
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Sun Jun  9 17:57:30 2024
// Netlist written on Sun Jun  9 17:57:45 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( clk, pin6, pin5, pin4, pin3, pin2, pin1, Vcn, Vc, Vbn, Vb, Van, 
              Va );
  input  clk;
  output pin6, pin5, pin4, pin3, pin2, pin1, Vcn, Vc, Vbn, Vb, Van, Va;
  wire   \tw_gen.n17647 , \tri_wave[11] , \tw_gen.n10730 , \tri_wave[10] , 
         \tw_gen.n62[9] , \tw_gen.n62[10] , \tw_gen.n17614 , VCC_net, 
         \tri_wave[1] , \tw_gen.n62_adj_251[0] , \tw_gen.n10734 , 
         \tw_gen.n17632 , \tw_gen.n62[0] , \tw_gen.n10722 , \tw_gen.n17641 , 
         \tri_wave[7] , \tw_gen.n10726 , \tri_wave[6] , \tw_gen.n62[5] , 
         \tw_gen.n62[6] , \tw_gen.n10728 , \tw_gen.n17638 , \tri_wave[5] , 
         \tw_gen.n10724 , \tri_wave[4] , \tw_gen.n62[3] , \tw_gen.n62[4] , 
         \tw_gen.n17635 , \tri_wave[3] , \tri_wave[2] , \tw_gen.n62[1] , 
         \tw_gen.n62[2] , \tw_gen.n17629 , \tw_gen.n10742 , 
         \tw_gen.n62_adj_251[9] , \tw_gen.n62_adj_251[10] , \tw_gen.n17626 , 
         \tri_wave[9] , \tw_gen.n10740 , \tri_wave[8] , 
         \tw_gen.n62_adj_251[7] , \tw_gen.n62_adj_251[8] , \tw_gen.n17623 , 
         \tw_gen.n10738 , \tw_gen.n62_adj_251[5] , \tw_gen.n62_adj_251[6] , 
         \tw_gen.n17620 , \tw_gen.n10736 , \tw_gen.n62_adj_251[3] , 
         \tw_gen.n62_adj_251[4] , \tw_gen.n17644 , \tw_gen.n62[7] , 
         \tw_gen.n62[8] , \tw_gen.n17617 , \tw_gen.n62_adj_251[1] , 
         \tw_gen.n62_adj_251[2] , \sine_gen.address3_11__N_54[10] , 
         \sine_gen.address3_11__N_54[9] , \sine_gen.n17590 , 
         \sine_gen.address3[10] , \sine_gen.n10767 , \sine_gen.address3[9] , 
         \sine_gen.slow_clk , \sine_gen.n10769 , 
         \sine_gen.address2_11__N_42[11] , \sine_gen.n17575 , 
         \sine_gen.n10782 , \sine_gen.address2[11] , 
         \sine_gen.address2_11__N_42[10] , \sine_gen.address2_11__N_42[9] , 
         \sine_gen.n17572 , \sine_gen.address2[10] , \sine_gen.n10780 , 
         \sine_gen.address2[9] , \sine_gen.address2_11__N_42[8] , 
         \sine_gen.address2_11__N_42[7] , \sine_gen.n17569 , 
         \sine_gen.address2[8] , \sine_gen.n10778 , \sine_gen.address2[7] , 
         \sine_gen.address3_11__N_54[8] , \sine_gen.address3_11__N_54[7] , 
         \sine_gen.n17587 , \sine_gen.address3[8] , \sine_gen.n10765 , 
         \sine_gen.address3[7] , \sine_gen.address3_11__N_54[6] , 
         \sine_gen.address3_11__N_54[5] , \sine_gen.n17584 , 
         \sine_gen.address3[6] , \sine_gen.n10763 , \sine_gen.address3[5] , 
         \sine_gen.address3_11__N_54[4] , \sine_gen.address3_11__N_54[3] , 
         \sine_gen.n17581 , \sine_gen.address3[4] , \sine_gen.n10761 , 
         \sine_gen.address3[3] , \sine_gen.address3_11__N_54[2] , 
         \sine_gen.address3_11__N_54[1] , \sine_gen.n17578 , 
         \sine_gen.address3[2] , \sine_gen.n10759 , \sine_gen.address3[1] , 
         \sine_gen.address2_11__N_42[6] , \sine_gen.address2_11__N_42[5] , 
         \sine_gen.n17566 , \sine_gen.address2[6] , \sine_gen.n10776 , 
         \sine_gen.address2[5] , \sine_gen.address3_11__N_54[0] , 
         \sine_gen.n17554 , \sine_gen.address3[0] , 
         \sine_gen.address1_11__N_30[11] , \sine_gen.n17611 , 
         \sine_gen.n10756 , \sine_gen.address1[11] , 
         \sine_gen.address2_11__N_42[4] , \sine_gen.address2_11__N_42[3] , 
         \sine_gen.n17563 , \sine_gen.address2[4] , \sine_gen.n10774 , 
         \sine_gen.address2[3] , \sine_gen.address2_11__N_42[2] , 
         \sine_gen.address2_11__N_42[1] , \sine_gen.n17560 , 
         \sine_gen.address2[2] , \sine_gen.n10772 , \sine_gen.address2[1] , 
         \sine_gen.address1_11__N_30[4] , \sine_gen.address1_11__N_30[3] , 
         \sine_gen.n17599 , \sine_gen.address1[4] , \sine_gen.n10748 , 
         \sine_gen.address1[3] , \sine_gen.n10750 , 
         \sine_gen.address2_11__N_42[0] , \sine_gen.n17557 , 
         \sine_gen.address2[0] , \sine_gen.address1_11__N_30[2] , 
         \sine_gen.address1_11__N_30[1] , \sine_gen.n17596 , 
         \sine_gen.address1[2] , \sine_gen.n10746 , \sine_gen.address1[1] , 
         \sine_gen.address1_11__N_30[10] , \sine_gen.address1_11__N_30[9] , 
         \sine_gen.n17608 , \sine_gen.address1[10] , \sine_gen.n10754 , 
         \sine_gen.address1[9] , \sine_gen.address1_11__N_30[8] , 
         \sine_gen.address1_11__N_30[7] , \sine_gen.n17605 , 
         \sine_gen.address1[8] , \sine_gen.n10752 , \sine_gen.address1[7] , 
         \sine_gen.address3_11__N_54[11] , \sine_gen.n17593 , 
         \sine_gen.address3[11] , \sine_gen.address1_11__N_30[0] , 
         \sine_gen.n17551 , \sine_gen.address1[0] , 
         \sine_gen.address1_11__N_30[6] , \sine_gen.address1_11__N_30[5] , 
         \sine_gen.n17602 , \sine_gen.address1[6] , \sine_gen.address1[5] , 
         \tw_gen.tri_wave_11__N_1[10] , \tw_gen.n8565 , \tw_gen.direction , 
         \tw_gen.n11010 , \tw_gen.n4 , \tw_gen.n12470 , \tw_gen.slow_clk , 
         \tw_gen.tri_wave_11__N_1[8] , \tw_gen.tri_wave_11__N_1[9] , 
         \tw_gen.tri_wave_11__N_1[6] , \tw_gen.tri_wave_11__N_1[7] , 
         \tw_gen.tri_wave_11__N_1[4] , \tw_gen.tri_wave_11__N_1[5] , 
         \tw_gen.tri_wave_11__N_1[2] , \tw_gen.tri_wave_11__N_1[3] , 
         \tw_gen.tri_wave_11__N_1[0] , \tw_gen.tri_wave_11__N_1[1] , 
         \tw_gen.clk_divider_N_78 , \tw_gen.n8419 , \tw_gen.clk_divider , 
         clk_c, \sine_gen.n16614 , \sine_gen.n16524 , \sine_gen.n16590 , 
         \sine_gen.n13257 , \sine_gen.n16611 , \sine_gen.n13188 , 
         \sine_gen.n16521 , \sine_gen.n16512 , \sine_wave3[0] , 
         \sine_wave3[4] , \sine_gen.n21[2] , \sine_gen.n21[3] , 
         \sine_gen.clk_divider[2] , \sine_gen.clk_divider[1] , 
         \sine_gen.clk_divider[0] , \sine_gen.clk_divider[3] , 
         \sine_gen.n8563 , \sine_gen.n21[0] , \sine_gen.n21[1] , 
         \sine_gen.n16248 , \sine_gen.n16236 , \sine_gen.n12954 , 
         \sine_gen.n16245 , \sine_wave3[8] , \sine_gen.n16452 , 
         \sine_gen.n16440 , \sine_gen.n16449 , \sine_gen.n13131 , 
         \sine_wave1[8] , \sine_gen.sine_wave1_0__N_14 , 
         \sine_gen.sine_wave1_4__N_13 , \sine_gen.n15972 , \sine_gen.n17226 , 
         \sine_gen.n15960 , \sine_gen.n13060 , \sine_wave1[4] , 
         \sine_wave1[0] , \sine_gen.n9594 , \sine_gen.n16815 , 
         \sine_gen.n5037 , \sine_gen.n5035 , \sine_gen.n16818 , 
         \sine_gen.n1479 , \sine_gen.n1392 , \sine_gen.n17133 , 
         \sine_gen.n16497 , \sine_gen.n13093 , \sine_gen.n16176 , 
         \sine_gen.n1371 , \sine_gen.n13178 , \sine_gen.n1037 , 
         \sine_gen.n15_adj_171 , \sine_gen.n16617 , \sine_gen.n10_adj_123 , 
         \sine_gen.n16620 , \sine_gen.n53 , \sine_gen.n2064 , \sine_gen.n1711 , 
         \sine_gen.n16533 , \sine_gen.n2065 , \sine_gen.n4921 , 
         \sine_gen.n16536 , \sine_gen.n53_adj_103 , \sine_gen.n4258 , 
         \sine_gen.n16359 , \sine_gen.n4259 , \sine_gen.n5169 , 
         \sine_gen.n16362 , \sine_gen.n30_adj_216 , \sine_gen.n2677 , 
         \sine_gen.n1488 , \sine_gen.n1903 , \sine_gen.n15_adj_173 , 
         \sine_gen.n3231 , \sine_gen.n16269 , \sine_gen.n10_adj_225 , 
         \sine_gen.n16272 , \sine_gen.n3682 , \sine_gen.n4097 , 
         \sine_gen.n15_adj_210 , \sine_gen.n3224 , \sine_gen.n16803 , 
         \sine_gen.n12811 , \sine_gen.n3466 , \sine_gen.n3464 , 
         \sine_gen.n16347 , \sine_gen.n3453 , \sine_gen.n17187 , 
         \sine_gen.n17190 , \sine_gen.n15948 , \sine_gen.n3455 , 
         \sine_gen.n4502 , \sine_gen.n3673 , \sine_gen.n3586 , 
         \sine_gen.n15963 , \sine_gen.n3565 , \sine_gen.n15966 , 
         \sine_gen.n15_adj_98 , \sine_gen.n1030 , \sine_gen.n16935 , 
         \sine_gen.n1272 , \sine_gen.n12778 , \sine_gen.n1270 , 
         \sine_gen.n16527 , \sine_gen.n30_adj_125 , \sine_gen.n483 , 
         \sine_gen.n4789 , \sine_gen.n17199 , \sine_gen.n9596 , 
         \sine_gen.n4787 , \sine_gen.n17202 , \sine_gen.n31_adj_237 , 
         \sine_gen.n475 , \sine_gen.n15_adj_113 , \sine_gen.n45 , 
         \sine_gen.n17193 , \sine_gen.n62 , \sine_gen.n14 , 
         \sine_gen.n15_adj_80 , \sine_gen.n10885 , \sine_gen.n31_adj_238 , 
         \sine_gen.n2669 , \sine_gen.n15_adj_109 , \sine_gen.n29_adj_107 , 
         \sine_gen.n17181 , \sine_gen.n16320 , \sine_gen.n17184 , 
         \sine_gen.n62_adj_121 , \sine_gen.n13103 , \sine_gen.n3701 , 
         \sine_gen.n3523 , \sine_gen.n17007 , \sine_gen.n3527 , 
         \sine_gen.n12741 , \sine_gen.n3539 , \sine_gen.n3518 , 
         \sine_gen.n17229 , \sine_gen.n13252 , \sine_gen.n12583 , 
         \sine_gen.n3528 , \sine_gen.n16227 , 
         \sine_gen.sine_wave2_11__N_16[3] , \sine_gen.sine_wave2_11__N_15[3] , 
         sine_wave2_0__N_26, \sine_wave2[11] , \comp2.n8416 , \comp2.n5 , 
         \comp2.n6 , \sine_wave2[8] , \comp2.n9 , \comp2.n8559 , 
         \comp2.n11004 , \comp2.n18 , Vb_c_N_74, \sine_gen.n13145 , 
         \sine_gen.n13146 , \sine_gen.n528 , \sine_gen.n16557 , \sine_gen.n7 , 
         \sine_gen.n13196 , \sine_gen.n16881 , \sine_gen.n13197 , 
         \sine_gen.n13200 , \sine_gen.n13199 , \sine_gen.n16044 , 
         \sine_gen.n16032 , \sine_gen.n439 , \sine_gen.n464 , 
         \sine_gen.n15_adj_81 , \sine_gen.n30_adj_124 , \sine_gen.n441 , 
         \sine_gen.n9598 , \sine_gen.n456 , \sine_gen.n12606 , 
         \sine_gen.n15_adj_82 , \sine_gen.n2657 , \sine_gen.n30_adj_84 , 
         \sine_gen.n668 , \sine_gen.n14_adj_190 , \sine_gen.n450 , 
         \sine_gen.n8317 , \sine_gen.n30_adj_85 , \sine_gen.n13396 , 
         \sine_gen.n3275 , \sine_gen.n1941 , \sine_gen.n1942 , 
         \sine_gen.n16863 , \sine_gen.n16866 , \sine_gen.n16860 , 
         \sine_gen.n1521 , \sine_gen.n1943 , \sine_gen.n13134 , 
         \sine_gen.n9351 , \sine_gen.n3274 , \sine_gen.n1292 , 
         \sine_gen.n16857 , \sine_gen.n1945 , \sine_gen.n1522 , 
         \sine_gen.n1944 , \sine_gen.n3235 , \sine_gen.n3236 , 
         \sine_gen.n15933 , \sine_gen.n3917 , \sine_gen.n3918 , 
         \sine_gen.n15936 , \sine_gen.n16374 , \sine_gen.n17166 , 
         \sine_gen.n17163 , \sine_gen.n16830 , \sine_gen.n4233 , 
         \sine_gen.n13057 , \sine_gen.n12651 , \sine_gen.n16080 , 
         \sine_gen.n5148 , \sine_gen.n9600 , \sine_gen.n2569 , 
         \sine_gen.n2737 , \sine_gen.n16845 , \sine_gen.n9643 , 
         \sine_gen.n16389 , \sine_gen.n3012 , \sine_gen.n2578 , 
         \sine_gen.n9570 , \sine_gen.n16392 , \sine_gen.n1341 , 
         \sine_gen.n1345 , \sine_gen.n16551 , \sine_gen.n1333 , 
         \sine_gen.n1335 , \sine_gen.n16554 , \sine_gen.n1350 , \sine_gen.n6 , 
         \sine_gen.n16545 , \sine_gen.n1351 , \sine_gen.n30_adj_115 , 
         \sine_gen.n16548 , \sine_gen.n995 , \sine_gen.n4927 , 
         \sine_gen.n1033 , \sine_gen.n1011 , \sine_gen.n13076 , \sine_gen.n10 , 
         \sine_gen.n7600 , \sine_gen.n12412 , \sine_gen.n2843 , 
         \sine_gen.n2689 , \sine_gen.n30_adj_160 , \sine_gen.n16839 , 
         \sine_gen.n2684 , \sine_gen.n7985 , \sine_gen.n9387 , 
         \sine_gen.n10_adj_211 , \sine_gen.n16842 , \sine_gen.n16836 , 
         \sine_gen.n3021 , \sine_gen.n16833 , \sine_gen.n3308 , 
         \sine_gen.n61_adj_108 , \sine_gen.n3098 , \sine_gen.n9564 , 
         \sine_gen.n2566 , \sine_gen.n3341 , \sine_gen.n2722 , 
         \sine_gen.n16827 , \sine_gen.n30_adj_111 , \sine_gen.n2849 , 
         \sine_gen.n2850 , \sine_gen.n2682 , \sine_gen.n16821 , 
         \sine_gen.n16824 , \sine_gen.n9509 , \sine_gen.n13104 , 
         \sine_gen.n16812 , \sine_gen.n3434 , \sine_gen.n3290 , 
         \sine_gen.n16809 , \sine_gen.n3433 , \sine_gen.n4492 , 
         \sine_gen.n15_adj_93 , \sine_gen.n15_adj_114 , \sine_gen.n3297 , 
         \sine_gen.n16086 , \sine_gen.n12666 , \sine_gen.n30_adj_106 , 
         \sine_gen.n12667 , \sine_gen.n3561 , \sine_gen.n9427 , 
         \sine_gen.n13253 , \sine_gen.n16797 , \sine_gen.n3593 , 
         \sine_gen.n5129 , \sine_gen.n3608 , \sine_gen.n3597 , 
         \sine_gen.n16800 , \sine_gen.n2869 , \sine_gen.n11024 , 
         \sine_gen.n61_adj_163 , \sine_gen.n3404 , \sine_gen.n16791 , 
         \sine_gen.n16794 , \sine_gen.n16788 , \sine_gen.n13392 , 
         \sine_gen.n8456 , \sine_gen.n13086 , \sine_gen.n8552 , 
         \sine_gen.n2872 , \sine_gen.n29_adj_227 , \sine_gen.n16785 , 
         \sine_gen.n2873 , \sine_gen.n5048 , \sine_gen.n13501 , 
         \sine_gen.n2875 , \sine_gen.n2742 , \sine_gen.n16779 , 
         \sine_gen.n2876 , \sine_gen.n12419 , \sine_gen.n3317 , 
         \sine_gen.n16782 , \sine_gen.n2878 , \sine_gen.n2608 , 
         \sine_gen.n16773 , \sine_gen.n16776 , \sine_gen.n16770 , 
         \sine_gen.n2745 , \sine_gen.n2746 , \sine_gen.n13068 , 
         \sine_gen.n12434 , \sine_gen.n16041 , \sine_gen.n1066 , 
         \sine_gen.n1063 , \sine_gen.n2610 , \sine_gen.n2605 , 
         \sine_gen.n30_adj_166 , \sine_gen.n46_adj_144 , \sine_gen.n16767 , 
         \sine_gen.n17139 , \sine_gen.n3251 , \sine_gen.n3247 , 
         \sine_gen.n17142 , \sine_gen.n3736 , \sine_gen.n3244 , 
         \sine_gen.n15_adj_143 , \sine_gen.n463 , \sine_gen.n2884 , 
         \sine_gen.n2752 , \sine_gen.n16761 , \sine_gen.n16716 , 
         \sine_gen.n16764 , \sine_gen.n5054 , \sine_gen.n2748 , 
         \sine_gen.n13065 , \sine_gen.n3300 , \sine_gen.n30_adj_148 , 
         \sine_gen.n16755 , \sine_gen.n3415 , \sine_gen.n3305 , 
         \sine_gen.n12829 , \sine_gen.n681 , \sine_gen.n548 , 
         \sine_gen.n16749 , \sine_gen.n682 , \sine_gen.n12407 , 
         \sine_gen.n1123 , \sine_gen.n16752 , \sine_gen.n13107 , 
         \sine_gen.n16410 , \sine_gen.n16743 , \sine_gen.n12834 , 
         \sine_gen.n16170 , \sine_gen.n15_adj_151 , \sine_gen.n15_adj_100 , 
         \sine_gen.n1103 , \sine_gen.n16212 , \sine_gen.n12933 , 
         \sine_gen.n30_adj_102 , \sine_gen.n12934 , \sine_gen.n3544 , 
         \sine_gen.n3556 , \sine_gen.n16737 , \sine_gen.n12841 , 
         \sine_gen.n5248 , \sine_gen.n3545 , \sine_gen.n3549 , 
         \sine_gen.n16239 , \sine_gen.n3773 , \sine_gen.n3684 , 
         \sine_gen.n16731 , \sine_gen.n3538 , \sine_gen.n3536 , 
         \sine_gen.n1397 , \sine_gen.n1574 , \sine_gen.n17127 , 
         \sine_gen.n1575 , \sine_gen.n1388 , \sine_gen.n13096 , 
         \sine_gen.n15_adj_154 , \sine_gen.n16725 , \sine_gen.n430 , 
         \sine_gen.n30_adj_126 , \sine_gen.n15_adj_129 , \sine_gen.n12630 , 
         \sine_gen.n2590 , \sine_gen.n31_adj_156 , \sine_gen.n2601 , 
         \sine_gen.n16713 , \sine_gen.n2589 , \sine_gen.n31_adj_153 , 
         \sine_gen.n46_adj_157 , \sine_gen.n30_adj_138 , \sine_gen.n16707 , 
         \sine_gen.n4822 , \sine_gen.n12847 , \sine_gen.n9548 , 
         \sine_gen.n30_adj_158 , \sine_gen.n16071 , \sine_gen.n16869 , 
         \sine_gen.n3 , \sine_gen.n7608 , \sine_gen.n9539 , 
         \sine_gen.n62_adj_161 , \sine_gen.n61_adj_118 , \sine_gen.n16701 , 
         \sine_gen.n16704 , \sine_gen.n46_adj_162 , \sine_gen.n16695 , 
         \sine_gen.n12853 , \sine_gen.n5070 , \sine_gen.n16383 , 
         \sine_gen.n62_adj_164 , \sine_gen.n61_adj_165 , \sine_gen.n16689 , 
         \sine_gen.n16692 , \sine_gen.n31_adj_150 , \sine_gen.n62_adj_147 , 
         \sine_gen.n30_adj_149 , \sine_gen.n16683 , \sine_gen.n62_adj_145 , 
         \sine_gen.n16686 , \sine_gen.n12939 , \sine_gen.n16218 , 
         \sine_gen.n884 , \sine_gen.n16560 , \sine_gen.n16677 , 
         \sine_gen.n16626 , \sine_gen.n13434 , \sine_gen.n12408 , 
         \sine_gen.n12458 , \sine_gen.n13316 , \sine_gen.n12636 , 
         \sine_gen.n12635 , \sine_gen.n16671 , \sine_gen.n12716 , 
         \sine_gen.n12717 , \sine_gen.n395 , \sine_gen.n31_adj_139 , 
         \sine_gen.n12894 , \sine_gen.n12626 , \sine_gen.n12627 , 
         \sine_gen.n684 , \sine_gen.n414 , \sine_gen.n16665 , 
         \sine_gen.n12629 , \sine_gen.n552 , \sine_gen.n12897 , 
         \sine_gen.n12747 , \sine_gen.n12746 , \sine_gen.n16659 , 
         \sine_gen.n12750 , \sine_gen.n12749 , \sine_gen.n4139 , 
         \sine_gen.n3486 , \sine_gen.n16662 , \sine_gen.n31 , 
         \sine_gen.n62_adj_133 , \sine_gen.n30_adj_134 , \sine_gen.n400 , 
         \sine_gen.n16653 , \sine_gen.n62_adj_131 , \sine_gen.n31_adj_141 , 
         \sine_gen.n61_adj_130 , \sine_gen.n16656 , \sine_gen.n16647 , 
         \sine_gen.n2633 , \sine_gen.n61 , \sine_gen.n2640 , \sine_gen.n13289 , 
         \sine_gen.n16641 , \sine_gen.n16488 , \sine_gen.n4584 , 
         \sine_gen.n13161 , \sine_gen.n13160 , \sine_gen.n16485 , 
         \sine_gen.n16635 , \sine_gen.n4585 , \sine_gen.n12745 , 
         \sine_gen.n12919 , \sine_gen.n1684 , \sine_gen.n1134 , 
         \sine_gen.n30_adj_117 , \sine_gen.n384 , \sine_gen.n16629 , 
         \sine_gen.n16632 , \sine_gen.n16602 , \sine_gen.n4907 , 
         \sine_gen.n1685 , \sine_gen.n16953 , \sine_gen.n9610 , 
         \sine_gen.n13347 , \sine_gen.n3349 , \sine_gen.n9638 , 
         \sine_gen.n12612 , \sine_gen.n16062 , \sine_gen.n533 , 
         \sine_gen.n16623 , \sine_gen.n12614 , \sine_gen.n12615 , 
         \sine_gen.n671 , \sine_gen.n4795 , \sine_gen.n8544 , 
         \sine_gen.n7_adj_174 , \sine_gen.n16605 , \sine_gen.n14_adj_175 , 
         \sine_gen.n8542 , \sine_gen.n16608 , \sine_gen.n1690 , 
         \sine_gen.n16599 , \sine_gen.n4908 , \sine_gen.n1687 , 
         \sine_gen.n1688 , \sine_gen.n12579 , \sine_gen.n12578 , 
         \sine_gen.n16593 , \sine_gen.n12727 , \sine_gen.n4571 , 
         \sine_gen.n13254 , \sine_gen.n16251 , \sine_gen.n13194 , 
         \sine_gen.n16530 , \sine_gen.n16587 , \sine_gen.n16518 , 
         \sine_gen.n13191 , \sine_gen.n12587 , \sine_gen.n12588 , 
         \sine_gen.n22_adj_152 , \sine_gen.n466 , \sine_gen.n16581 , 
         \sine_gen.n13226 , \sine_gen.n13227 , \sine_gen.n471 , 
         \sine_gen.n9637 , \sine_gen.n13514 , \sine_gen.n4913 , 
         \sine_gen.n1106 , \sine_gen.n16575 , \sine_gen.n16578 , 
         \sine_gen.n1698 , \sine_gen.n13524 , \sine_gen.n13206 , 
         \sine_gen.n12424 , \sine_gen.n29 , \sine_gen.n16569 , 
         \sine_gen.n15975 , \sine_gen.n12429 , \sine_gen.n4561 , 
         \sine_gen.n5199 , \sine_gen.n3443 , \sine_gen.n15978 , 
         \sine_gen.n11014 , \sine_gen.n675 , \sine_gen.n16563 , 
         \sine_gen.n16566 , \sine_gen.n15942 , \sine_gen.n13332 , 
         \sine_gen.n8434 , \sine_gen.n12903 , \sine_gen.n13143 , 
         \sine_gen.n13142 , \sine_gen.n15_adj_194 , \sine_gen.n12936 , 
         \sine_gen.n12935 , \sine_gen.n1097 , \sine_gen.n1230 , 
         \sine_gen.n16539 , \sine_gen.n12775 , \sine_gen.n13530 , 
         \sine_gen.n30_adj_99 , \sine_gen.n1079 , \sine_gen.n16542 , 
         \sine_gen.n13077 , \sine_gen.n13098 , \sine_gen.n16398 , 
         \sine_gen.n1744 , \sine_gen.n1000 , \sine_gen.n16515 , 
         \sine_gen.n13110 , \sine_gen.n16416 , \sine_gen.n1013 , 
         \sine_gen.n16413 , \sine_gen.n15_adj_97 , \sine_gen.n13167 , 
         \sine_gen.n13166 , \sine_gen.n16509 , \sine_gen.n16446 , 
         \sine_gen.n4998 , \sine_gen.n2195 , \sine_gen.n997 , \sine_gen.n1419 , 
         \sine_gen.n16503 , \sine_gen.n16428 , \sine_gen.n13122 , 
         \sine_gen.n12860 , \sine_gen.n16425 , \sine_gen.n12861 , 
         \sine_gen.n16506 , \sine_gen.n16182 , \sine_gen.n1573 , 
         \sine_gen.n1401 , \sine_gen.n16179 , \sine_gen.n5000 , 
         \sine_gen.n12787 , \sine_gen.n16491 , \sine_gen.n13214 , 
         \sine_gen.n13215 , \sine_gen.n1915 , \sine_gen.n1343 , 
         \sine_gen.n16494 , \sine_gen.n12816 , \sine_gen.n12815 , 
         \sine_gen.n3505 , \sine_gen.n3526 , \sine_gen.n12819 , 
         \sine_gen.n12818 , \sine_gen.n16479 , \sine_gen.n16482 , 
         \sine_gen.n2293 , \sine_gen.n13157 , \sine_gen.n13158 , 
         \sine_gen.n16956 , \sine_gen.n12821 , \sine_gen.n12822 , 
         \sine_gen.n16473 , \sine_gen.n16476 , \sine_gen.n16296 , 
         \sine_gen.n13155 , \sine_gen.n13154 , \sine_gen.n13203 , 
         \sine_gen.n1355 , \sine_gen.n16911 , \sine_gen.n1362 , 
         \sine_gen.n15_adj_186 , \sine_gen.n15927 , \sine_gen.n17121 , 
         \sine_gen.n15930 , \sine_gen.n16926 , \sine_gen.n2723 , 
         \sine_gen.n13101 , \sine_gen.n12825 , \sine_gen.n12824 , 
         \sine_gen.n16467 , \sine_gen.n16470 , \sine_gen.n13151 , 
         \sine_gen.n13152 , \sine_gen.n10887 , \sine_gen.n10886 , 
         \sine_gen.n1261 , \sine_gen.n16461 , \sine_gen.n13149 , 
         \sine_gen.n13148 , \sine_gen.n1043 , \sine_gen.n1259 , 
         \sine_gen.n16464 , \sine_gen.n12831 , \sine_gen.n12830 , 
         \sine_gen.n16455 , \sine_gen.n16458 , \sine_gen.n16038 , 
         \sine_gen.n13136 , \sine_gen.n13137 , \sine_gen.n13047 , 
         \sine_gen.n998 , \sine_gen.n16419 , \sine_gen.n15_adj_198 , 
         \sine_gen.n30_adj_89 , \sine_gen.n16422 , \sine_gen.n1210 , 
         \sine_gen.n13269 , \sine_gen.n13268 , \sine_gen.n1291 , 
         \sine_gen.n16443 , \sine_gen.n13271 , \sine_gen.n13272 , 
         \sine_gen.n4975 , \sine_gen.n1949 , \sine_gen.n13064 , 
         \sine_gen.n16437 , \sine_gen.n16386 , \sine_gen.n13062 , 
         \sine_gen.n5072 , \sine_gen.n3024 , \sine_gen.n1402 , 
         \sine_gen.n1399 , \sine_gen.n16431 , \sine_gen.n17043 , 
         \sine_gen.n16434 , \sine_gen.n13125 , \sine_gen.n12878 , 
         \sine_gen.n12879 , \sine_gen.n13179 , \sine_gen.n13328 , 
         \sine_gen.n1418 , \sine_gen.n13397 , \sine_gen.n9485 , 
         \sine_gen.n16875 , \sine_gen.n9537 , \sine_gen.n2712 , 
         \sine_gen.n16407 , \sine_gen.n30_adj_96 , \sine_gen.n2978 , 
         \sine_gen.n61_adj_120 , \sine_gen.n13284 , \sine_gen.n13283 , 
         \sine_gen.n9578 , \sine_gen.n2650 , \sine_gen.n16401 , 
         \sine_gen.n13287 , \sine_gen.n13286 , \sine_gen.n15_adj_167 , 
         \sine_gen.n13100 , \sine_gen.n46_adj_204 , \sine_gen.n61_adj_205 , 
         \sine_gen.n16395 , \sine_gen.n13311 , \sine_gen.n13310 , 
         \sine_gen.n2880 , \sine_gen.n5049 , \sine_gen.n13038 , 
         \sine_gen.n16350 , \sine_gen.n16377 , \sine_gen.n16344 , 
         \sine_gen.n13035 , \sine_gen.n16380 , \sine_gen.n4234 , 
         \sine_gen.n16371 , \sine_gen.n12654 , \sine_gen.n12653 , 
         \sine_gen.n3333 , \sine_gen.n8537 , \sine_gen.n5226 , 
         \sine_gen.n4243 , \sine_gen.n16365 , \sine_gen.n13141 , 
         \sine_gen.n16368 , \sine_gen.n518 , \sine_gen.n784 , \sine_gen.n8464 , 
         \sine_gen.n12433 , \sine_gen.n12684 , \sine_gen.n16092 , 
         \sine_gen.n5173 , \sine_gen.n3924 , \sine_gen.n16353 , 
         \sine_gen.n12686 , \sine_gen.n12687 , \sine_gen.n3222 , 
         \sine_gen.n3214 , \sine_gen.n16356 , \sine_gen.n2654 , 
         \sine_gen.n2857 , \sine_gen.n29_adj_232 , \sine_gen.n2988 , 
         \sine_gen.n30_adj_217 , \sine_gen.n5043 , \sine_gen.n12693 , 
         \sine_gen.n12692 , \sine_gen.n5175 , \sine_gen.n3189 , 
         \sine_gen.n30_adj_215 , \sine_gen.n15_adj_235 , \sine_gen.n9258 , 
         \sine_gen.n1080 , \sine_gen.n16098 , \sine_gen.n12702 , 
         \sine_gen.n3194 , \sine_gen.n3938 , \sine_gen.n16341 , 
         \sine_gen.n12705 , \sine_gen.n16104 , \sine_gen.n16101 , 
         \sine_gen.n3207 , \sine_gen.n15_adj_202 , \sine_gen.n13229 , 
         \sine_gen.n13230 , \sine_gen.n16335 , \sine_gen.n16332 , 
         \sine_gen.n16338 , \sine_gen.n13028 , \sine_gen.n13029 , 
         \sine_gen.n13169 , \sine_gen.n13232 , \sine_gen.n13233 , 
         \sine_gen.n16329 , \sine_gen.n13026 , \sine_gen.n13025 , 
         \sine_gen.n1332 , \sine_gen.n15_adj_122 , \sine_gen.n15_adj_83 , 
         \sine_gen.n2658 , \sine_gen.n5068 , \sine_gen.n13235 , 
         \sine_gen.n13236 , \sine_gen.n1311 , \sine_gen.n16323 , 
         \sine_gen.n2390 , \sine_gen.n16326 , \sine_gen.n13022 , 
         \sine_gen.n13023 , \sine_gen.n3927 , \sine_gen.n3226 , 
         \sine_gen.n17115 , \sine_gen.n17118 , \sine_gen.n4506 , 
         \sine_gen.n3928 , \sine_gen.n3463 , \sine_gen.n13239 , 
         \sine_gen.n13238 , \sine_gen.n2660 , \sine_gen.n16317 , 
         \sine_gen.n13016 , \sine_gen.n16851 , \sine_gen.n1307 , 
         \sine_gen.n30_adj_177 , \sine_gen.n1520 , \sine_gen.n1526 , 
         \sine_gen.n16311 , \sine_gen.n16314 , \sine_gen.n12601 , 
         \sine_gen.n9623 , \sine_gen.n17205 , \sine_gen.n9627 , 
         \sine_gen.n778 , \sine_gen.n16305 , \sine_gen.n16308 , 
         \sine_gen.n16224 , \sine_gen.n12596 , \sine_gen.n12597 , 
         \sine_gen.n12946 , \sine_gen.n3878 , \sine_gen.n3328 , 
         \sine_gen.n16299 , \sine_gen.n16302 , \sine_gen.n16290 , 
         \sine_gen.n5155 , \sine_gen.n3879 , \sine_gen.n13053 , 
         \sine_gen.n2637 , \sine_gen.n2862 , \sine_gen.n1243 , 
         \sine_gen.n16293 , \sine_gen.n1709 , \sine_gen.n4920 , 
         \sine_gen.n17109 , \sine_gen.n1436 , \sine_gen.n1864 , 
         \sine_gen.n13408 , \sine_gen.n13114 , \sine_gen.n3537 , 
         \sine_gen.n4109 , \sine_gen.n3535 , \sine_gen.n3541 , 
         \sine_gen.n12734 , \sine_gen.n16287 , \sine_gen.n3884 , 
         \sine_gen.n5156 , \sine_gen.n3881 , \sine_gen.n3882 , 
         \sine_gen.n12738 , \sine_gen.n16134 , \sine_gen.n4111 , 
         \sine_gen.n12889 , \sine_gen.n16281 , \sine_gen.n12740 , 
         \sine_gen.n4116 , \sine_gen.n5219 , \sine_gen.n16284 , 
         \sine_gen.n5215 , \sine_gen.n12735 , \sine_gen.n13522 , 
         \sine_gen.n5161 , \sine_gen.n3310 , \sine_gen.n16275 , 
         \sine_gen.n16278 , \sine_gen.n3892 , \sine_gen.n13534 , 
         \sine_gen.n17169 , \sine_gen.n2624 , \sine_gen.n678 , 
         \sine_gen.n8550 , \sine_gen.n15939 , \sine_gen.n543 , 
         \sine_gen.n4800 , \sine_gen.n7_adj_222 , \sine_gen.n3257 , 
         \sine_gen.n16023 , \sine_gen.n16026 , \sine_gen.n15996 , 
         \sine_gen.n3260 , \sine_gen.n12453 , \sine_gen.n13044 , 
         \sine_gen.n12902 , \sine_gen.n16263 , \sine_gen.n16188 , 
         \sine_gen.n16185 , \sine_gen.n16974 , \sine_gen.n818 , 
         \sine_gen.n12728 , \sine_gen.n12729 , \sine_gen.n5207 , 
         \sine_gen.n16257 , \sine_gen.n12732 , \sine_gen.n16128 , 
         \sine_gen.n16125 , \sine_gen.n30_adj_231 , \sine_gen.n16260 , 
         \sine_gen.n4405 , \sine_gen.n4574 , \sine_gen.n4573 , 
         \sine_gen.n8554 , \sine_gen.n16254 , \sine_gen.n4404 , 
         \sine_gen.n9501 , \sine_gen.n5205 , \sine_gen.n3733 , 
         \sine_gen.n17079 , \sine_gen.n3309 , \sine_gen.n3417 , 
         \sine_gen.n16242 , \sine_gen.n12462 , \sine_gen.n3424 , 
         \sine_gen.n17073 , \sine_gen.n3630 , \sine_gen.n13404 , 
         \sine_gen.n4058 , \sine_gen.n12709 , \sine_gen.n12893 , 
         \sine_gen.n16233 , \sine_gen.n16074 , \sine_gen.n12648 , 
         \sine_gen.n13165 , \sine_gen.n12586 , \sine_gen.n3514 , 
         \sine_gen.n17061 , \sine_gen.n3512 , \sine_gen.n16230 , 
         \sine_gen.n12605 , \sine_gen.n16215 , \sine_gen.n16056 , 
         \sine_gen.n12609 , \sine_gen.n16053 , \sine_gen.n30_adj_195 , 
         \sine_gen.n15_adj_94 , \sine_gen.n16209 , \sine_gen.n1096 , 
         \sine_gen.n1093 , \sine_gen.n3287 , \sine_gen.n16083 , 
         \sine_gen.n1200 , \sine_gen.n458 , \sine_gen.n16203 , 
         \sine_gen.n1201 , \sine_gen.n16206 , \sine_gen.n1026 , 
         \sine_gen.n1016 , \sine_gen.n1741 , \sine_gen.n13080 , 
         \sine_gen.n13079 , \sine_gen.n30 , \sine_gen.n17019 , 
         \sine_gen.n12753 , \sine_gen.n12752 , \sine_gen.n3485 , 
         \sine_gen.n16191 , \sine_gen.n12755 , \sine_gen.n12756 , 
         \sine_gen.n5223 , \sine_gen.n4143 , \sine_gen.n16194 , 
         \sine_gen.n12633 , \sine_gen.n12632 , \sine_gen.n4801 , 
         \sine_gen.n686 , \sine_gen.n17031 , \sine_gen.n2367 , 
         \sine_gen.n16146 , \sine_gen.n13117 , \sine_gen.n17034 , 
         \sine_gen.n13390 , \sine_gen.n8277 , \sine_gen.n1081 , 
         \sine_gen.n1073 , \sine_gen.n1398 , \sine_gen.n1396 , 
         \sine_gen.n1391 , \sine_gen.n1390 , \sine_gen.n16173 , 
         \sine_gen.n16167 , \sine_gen.n13437 , \sine_gen.n16152 , 
         \sine_gen.n1576 , \sine_gen.n1384 , \sine_gen.n16161 , 
         \sine_gen.n13033 , \sine_gen.n16164 , \sine_gen.n1373 , 
         \sine_gen.n1577 , \sine_gen.n17055 , \sine_gen.n17001 , 
         \sine_gen.n3478 , \sine_gen.n3481 , \sine_gen.n3487 , 
         \sine_gen.n3501 , \sine_gen.n3246 , \sine_gen.n16155 , 
         \sine_gen.n16158 , \sine_gen.n3249 , \sine_gen.n3241 , 
         \sine_gen.n4499 , \sine_gen.n3714 , \sine_gen.n3720 , 
         \sine_gen.n16995 , \sine_gen.n30_adj_135 , \sine_gen.n13290 , 
         \sine_gen.n2644 , \sine_gen.n2727 , \sine_gen.n16149 , 
         \sine_gen.n13292 , \sine_gen.n13293 , \sine_gen.n2865 , 
         \sine_gen.n29_adj_172 , \sine_gen.n16143 , \sine_gen.n1249 , 
         \sine_gen.n4951 , \sine_gen.n16992 , \sine_gen.n7598 , 
         \sine_gen.n16989 , \sine_gen.n16221 , \sine_gen.n13400 , 
         \sine_gen.n482 , \sine_gen.n7_adj_228 , \sine_gen.n8534 , 
         \sine_gen.n16137 , \sine_gen.n8532 , \sine_gen.n14_adj_229 , 
         \sine_gen.n16140 , \sine_gen.n372 , \sine_gen.n16965 , 
         \sine_gen.n827 , \sine_gen.n16968 , \sine_gen.n904 , \sine_gen.n3529 , 
         \sine_gen.n16131 , \sine_gen.n6_adj_159 , \sine_gen.n2210 , 
         \sine_gen.n4957 , \sine_gen.n9518 , \sine_gen.n2379 , 
         \sine_gen.n2211 , \sine_gen.n7596 , \sine_gen.n1347 , 
         \sine_gen.n2380 , \sine_gen.n3596 , \sine_gen.n16119 , 
         \sine_gen.n12890 , \sine_gen.n12891 , \sine_gen.n16122 , 
         \sine_gen.n9624 , \sine_gen.n13322 , \sine_gen.n1414 , 
         \sine_gen.n1403 , \sine_gen.n16929 , \sine_gen.n4881 , 
         \sine_gen.n16932 , \sine_gen.n30_adj_230 , \sine_gen.n495 , 
         \sine_gen.n3768 , \sine_gen.n3591 , \sine_gen.n15951 , 
         \sine_gen.n3769 , \sine_gen.n3582 , \sine_gen.n15954 , 
         \sine_gen.n16923 , \sine_gen.n2634 , \sine_gen.n3592 , 
         \sine_gen.n3590 , \sine_gen.n16917 , \sine_gen.n16920 , 
         \sine_gen.n3767 , \sine_gen.n3595 , \sine_gen.n4569 , 
         \sine_gen.n13363 , \sine_gen.n3612 , \sine_gen.n16113 , 
         \sine_gen.n12866 , \sine_gen.n12867 , \sine_gen.n16116 , 
         \sine_gen.n16908 , \sine_gen.n16905 , \sine_gen.n4570 , 
         \sine_gen.n3585 , \sine_gen.n3584 , \sine_gen.n16977 , 
         \sine_gen.n9395 , \sine_gen.n13 , \sine_gen.n16980 , \sine_gen.n656 , 
         \sine_gen.n15945 , \sine_gen.n3227 , \sine_gen.n3237 , 
         \sine_gen.n30_adj_187 , \sine_gen.n16107 , \sine_gen.n15_adj_188 , 
         \sine_gen.n3192 , \sine_gen.n16110 , \sine_gen.n1344 , 
         \sine_gen.n16899 , \sine_gen.n1342 , \sine_gen.n1579 , 
         \sine_gen.n1490 , \sine_gen.n1286 , \sine_gen.n1515 , 
         \sine_gen.n16893 , \sine_gen.n16896 , \sine_gen.n1309 , 
         \sine_gen.n1320 , \sine_gen.n1285 , \sine_gen.n30_adj_201 , 
         \sine_gen.n61_adj_196 , \sine_gen.n46_adj_197 , \sine_gen.n16095 , 
         \sine_gen.n529 , \sine_gen.n16089 , \sine_gen.n3205 , 
         \sine_gen.n3198 , \sine_gen.n3458 , \sine_gen.n7577 , 
         \sine_gen.n17235 , \sine_gen.n12575 , \sine_gen.n15984 , 
         \sine_gen.n17223 , \sine_gen.n16002 , \sine_gen.n3395 , 
         \sine_gen.n16077 , \sine_gen.n3394 , \sine_gen.n830 , 
         \sine_gen.n4824 , \sine_gen.n4809 , \sine_gen.n698 , 
         \sine_gen.n30_adj_236 , \sine_gen.n17217 , \sine_gen.n3511 , 
         \sine_gen.n3517 , \sine_gen.n30_adj_88 , \sine_gen.n12912 , 
         \sine_gen.n4900 , \sine_gen.n17211 , \sine_gen.n17214 , 
         \sine_gen.n16008 , \sine_gen.n2039 , \sine_gen.n16950 , 
         \sine_gen.n12592 , \sine_gen.n655 , \sine_gen.n7891 , \sine_gen.n488 , 
         \sine_gen.n16059 , \sine_gen.n61_adj_127 , \sine_gen.n446 , 
         \sine_gen.n13503 , \sine_gen.n7610 , \sine_gen.n16050 , 
         \sine_gen.n13051 , \sine_gen.n3425 , \sine_gen.n3267 , 
         \sine_gen.n16047 , \sine_gen.n5166 , \sine_gen.n3897 , 
         \sine_gen.n13043 , \sine_gen.n17157 , \sine_gen.n17160 , 
         \sine_gen.n13041 , \sine_gen.n1732 , \sine_gen.n1032 , 
         \sine_gen.n17151 , \sine_gen.n1020 , \sine_gen.n1267 , 
         \sine_gen.n17154 , \sine_gen.n46 , \sine_gen.n61_adj_223 , 
         \sine_gen.n17145 , \sine_gen.n30_adj_224 , \sine_gen.n15_adj_95 , 
         \sine_gen.n13083 , \sine_gen.n3437 , \sine_gen.n16035 , 
         \sine_gen.n5168 , \sine_gen.n3903 , \sine_gen.n1714 , 
         \sine_gen.n1050 , \sine_gen.n1057 , \sine_gen.n16029 , 
         \sine_gen.n1716 , \sine_gen.n12411 , \sine_gen.n16941 , 
         \sine_gen.n1239 , \sine_gen.n1540 , \sine_gen.n16197 , 
         \sine_gen.n376 , \sine_gen.n30_adj_132 , \sine_gen.n16200 , 
         \sine_gen.n2972 , \sine_gen.n3935 , \sine_gen.n13406 , 
         \sine_gen.n3220 , \sine_gen.n3210 , \sine_gen.n17103 , 
         \sine_gen.n3472 , \sine_gen.n3937 , \sine_gen.n17106 , 
         \sine_gen.n15_adj_239 , \sine_gen.n451 , \sine_gen.n1865 , 
         \sine_gen.n1866 , \sine_gen.n17097 , \sine_gen.n4950 , 
         \sine_gen.n1084 , \sine_gen.n13085 , \sine_gen.n17091 , 
         \sine_gen.n62_adj_233 , \sine_gen.n31_adj_234 , \sine_gen.n17085 , 
         \sine_gen.n3195 , \sine_gen.n3467 , \sine_gen.n3199 , 
         \sine_gen.n17088 , \sine_gen.n453 , \sine_gen.n16017 , 
         \sine_gen.n13176 , \sine_gen.n13175 , \sine_gen.n16020 , 
         \sine_gen.n4060 , \sine_gen.n4059 , \sine_gen.n3273 , 
         \sine_gen.n17067 , \sine_gen.n5198 , \sine_gen.n3278 , 
         \sine_gen.n12712 , \sine_gen.n1041 , \sine_gen.n1042 , 
         \sine_gen.n16011 , \sine_gen.n16014 , \sine_gen.n1724 , 
         \sine_gen.n1723 , \sine_gen.n9550 , \sine_gen.n13127 , 
         \sine_gen.n13128 , \sine_gen.n1368 , \sine_gen.n1899 , 
         \sine_gen.n10894 , \sine_gen.n4092 , \sine_gen.n17049 , 
         \sine_gen.n3562 , \sine_gen.n4093 , \sine_gen.n2040 , 
         \sine_gen.n16005 , \sine_gen.n12915 , \sine_gen.n12914 , 
         \sine_gen.n1139 , \sine_gen.n8547 , \sine_gen.n3480 , 
         \sine_gen.n3709 , \sine_gen.n16719 , \sine_gen.n16722 , 
         \sine_gen.n3503 , \sine_gen.n3479 , \sine_gen.n4567 , 
         \sine_gen.n12724 , \sine_gen.n15999 , \sine_gen.n2198 , 
         \sine_gen.n13119 , \sine_gen.n1871 , \sine_gen.n17037 , 
         \sine_gen.n2193 , \sine_gen.n4996 , \sine_gen.n1873 , 
         \sine_gen.n1002 , \sine_gen.n17040 , \sine_gen.n3908 , 
         \sine_gen.n15993 , \sine_gen.n12460 , \sine_gen.n3910 , 
         \sine_gen.n12423 , \sine_gen.n13173 , \sine_gen.n17025 , 
         \sine_gen.n13170 , \sine_gen.n4926 , \sine_gen.n1730 , 
         \sine_gen.n1040 , \sine_gen.n15987 , \sine_gen.n15990 , 
         \sine_gen.n1731 , \sine_gen.n1266 , \sine_gen.n13082 , 
         \sine_gen.n13074 , \sine_gen.n13073 , \sine_gen.n17013 , 
         \sine_gen.n2084 , \sine_gen.n1019 , \sine_gen.n1735 , 
         \sine_gen.n12715 , \sine_gen.n4564 , \sine_gen.n15981 , 
         \sine_gen.n4565 , \sine_gen.n12721 , \sine_gen.n7583 , 
         \sine_gen.n4960 , \sine_gen.n16983 , \sine_gen.n16986 , 
         \sine_gen.n13213 , \sine_gen.n1905 , \sine_gen.n1491 , 
         \sine_gen.n375 , \sine_gen.n16971 , \sine_gen.n12952 , 
         \sine_gen.n12958 , \sine_gen.n15969 , \sine_gen.n12901 , 
         \sine_gen.n1920 , \sine_gen.n1921 , \sine_gen.n16959 , 
         \sine_gen.n1922 , \sine_gen.n4972 , \sine_gen.n1324 , 
         \sine_gen.n16962 , \sine_gen.n13054 , \sine_gen.n15957 , 
         \sine_gen.n13048 , \sine_gen.n1147 , \sine_gen.n16947 , 
         \sine_gen.n16065 , \sine_gen.n2570 , \sine_gen.n61_adj_146 , 
         \sine_gen.n16068 , \sine_gen.n8442 , \sine_gen.n12439 , 
         \sine_gen.n4967 , \sine_gen.n679 , \sine_gen.n16887 , 
         \sine_gen.n1370 , \sine_gen.n17175 , \sine_gen.n13366 , 
         \sine_gen.n1367 , n8423, \comp3.n10 , n8414, \comp3.n18_c , 
         \tw_gen.n12 , \tw_gen.n12446 , \tw_gen.n13 , \tw_gen.n12466 , 
         \sine_wave2[4] , \sine_wave2[0] , \sine_gen.sine_wave2_11__N_16[0] , 
         \sine_gen.sine_wave2_11__N_15[0] , \comp2.n10 , Vb_c, 
         \sine_wave2_11__N_16[1] , \sine_wave2_11__N_15[1] , 
         \sine_gen.sine_wave2_11__N_16[2] , \sine_gen.sine_wave2_11__N_15[2] , 
         \comp1.n10 , n18, Va_c, \sine_gen.n4953 , \sine_gen.n12859 , 
         \sine_gen.n12857 , \sine_gen.n12858 , \sine_gen.n15 , 
         \sine_gen.n13420 , \sine_gen.n1417 , \sine_gen.n1874 , 
         \sine_gen.n13365 , \sine_gen.n3277 , \sine_gen.n3775 , 
         \sine_gen.n1336 , \sine_gen.n1580 , \sine_gen.n1917 , 
         \sine_gen.n15_adj_86 , \sine_gen.n2230 , \sine_gen.n7_adj_87 , 
         \sine_gen.n8520 , \sine_gen.n8450 , \sine_gen.n1312 , 
         \sine_gen.n1938 , \sine_gen.n3774 , \sine_gen.n13260 , 
         \sine_gen.n13261 , \sine_gen.n1581 , \sine_gen.n30_adj_90 , 
         \sine_gen.n3530 , \sine_gen.n1334 , \sine_gen.n2391 , 
         \sine_gen.n1264 , \sine_gen.n30_adj_91 , \sine_gen.n30_adj_92 , 
         \sine_gen.n1329 , \sine_gen.n3292 , \sine_gen.n3734 , 
         \sine_gen.n1003 , \sine_gen.n1745 , \sine_gen.n1734 , 
         \sine_gen.n13183 , \sine_gen.n12594 , \sine_gen.n15_adj_226 , 
         \sine_gen.n1273 , \sine_gen.n1001 , \sine_gen.n1738 , 
         \sine_gen.n1083 , \sine_gen.n15_adj_101 , \sine_gen.n1098 , 
         \sine_gen.n4917 , \sine_gen.n1703 , \sine_gen.n1507 , 
         \sine_gen.n30_adj_104 , \sine_gen.n15_adj_105 , \sine_gen.n3873 , 
         \sine_gen.n3399 , \sine_gen.n3567 , \sine_gen.n3771 , 
         \sine_gen.n1116 , \sine_gen.n1692 , \sine_gen.n30_adj_110 , 
         \sine_gen.n3770 , \sine_gen.n3578 , \sine_gen.n30_adj_112 , 
         \sine_gen.n1323 , \sine_gen.n3515 , \sine_gen.n3564 , 
         \sine_gen.n4807 , \sine_gen.n30_adj_116 , \sine_gen.n554 , 
         \sine_gen.n30_adj_119 , \sine_gen.n1318 , \sine_gen.n12576 , 
         \sine_gen.n8440 , \sine_gen.n13418 , \sine_gen.n3513 , 
         \sine_gen.n442 , \sine_gen.n1205 , \sine_gen.n1317 , \sine_gen.n1679 , 
         \sine_gen.n13330 , \sine_gen.n8516 , \sine_gen.n7_adj_128 , 
         \sine_gen.n8472 , \sine_gen.n3506 , \sine_gen.n4132 , 
         \sine_gen.n12744 , \sine_gen.n4424 , \sine_gen.n30_adj_142 , 
         \sine_gen.n408 , \sine_gen.n413 , \sine_gen.n3509 , \sine_gen.n3476 , 
         \sine_gen.n4138 , \sine_gen.n30_adj_137 , \sine_gen.n15_adj_136 , 
         \sine_gen.n3495 , \sine_gen.n3488 , \sine_gen.n3493 , 
         \sine_gen.n12886 , \sine_gen.n4137 , \sine_gen.n405 , \sine_gen.n410 , 
         \sine_gen.n8437 , \sine_gen.n4910 , \sine_gen.n8438 , 
         \sine_gen.n30_adj_140 , \sine_gen.n396 , \sine_gen.n407 , 
         \sine_gen.n690 , \sine_gen.n4805 , \sine_gen.n4819 , \sine_gen.n794 , 
         \sine_gen.n460 , \sine_gen.n663 , \sine_gen.n373 , \sine_gen.n1321 , 
         \sine_gen.n2585 , \sine_gen.n2597 , \sine_gen.n2567 , 
         \sine_gen.n3281 , \sine_gen.n3735 , \sine_gen.n1287 , 
         \sine_gen.n12464 , \sine_gen.n1319 , \sine_gen.n8459 , 
         \sine_gen.n5158 , \sine_gen.n8460 , \sine_gen.n30_adj_155 , 
         \sine_gen.n2599 , \sine_gen.n2886 , \sine_gen.n12642 , 
         \sine_gen.n5055 , \sine_gen.n12888 , \sine_gen.n12887 , 
         \sine_gen.n12884 , \sine_gen.n12885 , \sine_gen.n1293 , 
         \sine_gen.n1055 , \sine_gen.n30_adj_168 , \sine_gen.n15_adj_178 , 
         \sine_gen.n12881 , \sine_gen.n12882 , \sine_gen.n15_adj_208 , 
         \sine_gen.n3929 , \sine_gen.n30_adj_169 , \sine_gen.n15_adj_209 , 
         \sine_gen.n3234 , \sine_gen.n30_adj_170 , \sine_gen.n1053 , 
         \sine_gen.n1052 , \sine_gen.n3250 , \sine_gen.n4065 , 
         \sine_gen.n1294 , \sine_gen.n3445 , \sine_gen.n1315 , 
         \sine_gen.n2636 , \sine_gen.n3070 , \sine_gen.n2635 , 
         \sine_gen.n30_adj_221 , \sine_gen.n15_adj_176 , \sine_gen.n12875 , 
         \sine_gen.n12876 , \sine_gen.n12877 , \sine_gen.n1284 , 
         \sine_gen.n3886 , \sine_gen.n1282 , \sine_gen.n12873 , 
         \sine_gen.n12872 , \sine_gen.n12874 , \sine_gen.n3285 , 
         \sine_gen.n12420 , \sine_gen.n12869 , \sine_gen.n12870 , 
         \sine_gen.n688 , \sine_gen.n403 , \sine_gen.n30_adj_179 , 
         \sine_gen.n4803 , \sine_gen.n15_adj_180 , \sine_gen.n12454 , 
         \sine_gen.n15_adj_181 , \sine_gen.n12864 , \sine_gen.n12863 , 
         \sine_gen.n12865 , \sine_gen.n1743 , \sine_gen.n15_adj_182 , 
         \sine_gen.n30_adj_183 , \sine_gen.n1115 , \sine_gen.n1269 , 
         \sine_gen.n30_adj_184 , \sine_gen.n30_adj_185 , \sine_gen.n3230 , 
         \sine_gen.n5243 , \sine_gen.n30_adj_207 , \sine_gen.n1056 , 
         \sine_gen.n1251 , \sine_gen.n30_adj_189 , \sine_gen.n1223 , 
         \sine_gen.n3939 , \sine_gen.n1221 , \sine_gen.n1111 , 
         \sine_gen.n61_adj_191 , \sine_gen.n30_adj_193 , 
         \sine_gen.n46_adj_192 , \sine_gen.n4068 , \sine_gen.n3613 , 
         \sine_gen.n4389 , \sine_gen.n15_adj_213 , \sine_gen.n3213 , 
         \sine_gen.n30_adj_199 , \sine_gen.n5051 , \sine_gen.n1539 , 
         \sine_gen.n30_adj_200 , \sine_gen.n1091 , \sine_gen.n3932 , 
         \sine_gen.n455 , \sine_gen.n1087 , \sine_gen.n15_adj_203 , 
         \sine_gen.n30_adj_206 , \sine_gen.n3197 , \sine_gen.n2607 , 
         \sine_gen.n3191 , \sine_gen.n1541 , \sine_gen.n15_adj_212 , 
         \sine_gen.n8462 , \sine_gen.n13414 , \sine_gen.n2892 , 
         \sine_gen.n5057 , \sine_gen.n12436 , \sine_gen.n3926 , 
         \sine_gen.n15_adj_214 , \sine_gen.n696 , \sine_gen.n2665 , 
         \sine_gen.n15_adj_218 , \sine_gen.n2645 , \sine_gen.n1542 , 
         \sine_gen.n1047 , \sine_gen.n2647 , \sine_gen.n692 , 
         \sine_gen.n12906 , \sine_gen.n15_adj_219 , \sine_gen.n649 , 
         \sine_gen.n2649 , \sine_gen.n12907 , \sine_gen.n30_adj_220 , 
         \sine_gen.n1349 , \sine_gen.n1036 , \sine_gen.n13317 , 
         \sine_gen.n5130 , \sine_gen.n5209 , \sine_gen.n4882 , 
         \sine_gen.n4961 , \sine_gen.n1119 , \sine_gen.n4977 , 
         \sine_gen.n2049 , \sine_gen.n3313 , \sine_gen.n4100 , 
         \sine_gen.n3543 , \sine_gen.n13416 , \sine_gen.n4381 , 
         \sine_gen.n5201 , \sine_gen.n12720 , \sine_gen.n5245 , 
         \sine_gen.n3611 , \sine_gen.n4099 , \sine_gen.n3554 , 
         \sine_gen.n12714 , \sine_gen.n4067 , \sine_gen.n4387 , 
         \sine_gen.n1004 , \sine_gen.n1733 , \sine_gen.n13218 , 
         \sine_gen.n13219 , \sine_gen.n1906 , \sine_gen.n13212 , 
         \sine_gen.n4392 , \sine_gen.n2187 , \sine_gen.n4955 , 
         \sine_gen.n1411 , \sine_gen.n1884 , \sine_gen.n5203 , 
         \sine_gen.n3605 , \sine_gen.n4078 , \sine_gen.n12723 , 
         \sine_gen.n13326 , \sine_gen.n1898 , \sine_gen.n10891 , 
         \sine_gen.n513 , \sine_gen.n3905 , \sine_gen.n4278 , \sine_gen.n2882 , 
         \sine_gen.n2890 , \sine_gen.n12643 , \sine_gen.n13361 , Vc_c, 
         Vc_c_N_76, \sine_gen.address2[11].sig_000.FeedThruLUT , Va_c_N_71, 
         \sine_gen.n8421 , GND_net;

  tw_gen_SLICE_0 \tw_gen.SLICE_0 ( .D1(\tw_gen.n17647 ), .B1(\tri_wave[11] ), 
    .D0(\tw_gen.n10730 ), .B0(\tri_wave[10] ), .CIN0(\tw_gen.n10730 ), 
    .CIN1(\tw_gen.n17647 ), .F0(\tw_gen.n62[9] ), .F1(\tw_gen.n62[10] ), 
    .COUT0(\tw_gen.n17647 ));
  tw_gen_SLICE_1 \tw_gen.SLICE_1 ( .D1(\tw_gen.n17614 ), .C1(VCC_net), 
    .B1(\tri_wave[1] ), .CIN1(\tw_gen.n17614 ), .F1(\tw_gen.n62_adj_251[0] ), 
    .COUT1(\tw_gen.n10734 ), .COUT0(\tw_gen.n17614 ));
  tw_gen_SLICE_2 \tw_gen.SLICE_2 ( .D1(\tw_gen.n17632 ), .C1(VCC_net), 
    .B1(\tri_wave[1] ), .CIN1(\tw_gen.n17632 ), .F1(\tw_gen.n62[0] ), 
    .COUT1(\tw_gen.n10722 ), .COUT0(\tw_gen.n17632 ));
  tw_gen_SLICE_3 \tw_gen.SLICE_3 ( .D1(\tw_gen.n17641 ), .B1(\tri_wave[7] ), 
    .D0(\tw_gen.n10726 ), .B0(\tri_wave[6] ), .CIN0(\tw_gen.n10726 ), 
    .CIN1(\tw_gen.n17641 ), .F0(\tw_gen.n62[5] ), .F1(\tw_gen.n62[6] ), 
    .COUT1(\tw_gen.n10728 ), .COUT0(\tw_gen.n17641 ));
  tw_gen_SLICE_4 \tw_gen.SLICE_4 ( .D1(\tw_gen.n17638 ), .B1(\tri_wave[5] ), 
    .D0(\tw_gen.n10724 ), .B0(\tri_wave[4] ), .CIN0(\tw_gen.n10724 ), 
    .CIN1(\tw_gen.n17638 ), .F0(\tw_gen.n62[3] ), .F1(\tw_gen.n62[4] ), 
    .COUT1(\tw_gen.n10726 ), .COUT0(\tw_gen.n17638 ));
  tw_gen_SLICE_5 \tw_gen.SLICE_5 ( .D1(\tw_gen.n17635 ), .B1(\tri_wave[3] ), 
    .D0(\tw_gen.n10722 ), .B0(\tri_wave[2] ), .CIN0(\tw_gen.n10722 ), 
    .CIN1(\tw_gen.n17635 ), .F0(\tw_gen.n62[1] ), .F1(\tw_gen.n62[2] ), 
    .COUT1(\tw_gen.n10724 ), .COUT0(\tw_gen.n17635 ));
  tw_gen_SLICE_6 \tw_gen.SLICE_6 ( .D1(\tw_gen.n17629 ), .C1(VCC_net), 
    .B1(\tri_wave[11] ), .D0(\tw_gen.n10742 ), .C0(VCC_net), 
    .B0(\tri_wave[10] ), .CIN0(\tw_gen.n10742 ), .CIN1(\tw_gen.n17629 ), 
    .F0(\tw_gen.n62_adj_251[9] ), .F1(\tw_gen.n62_adj_251[10] ), 
    .COUT0(\tw_gen.n17629 ));
  tw_gen_SLICE_7 \tw_gen.SLICE_7 ( .D1(\tw_gen.n17626 ), .C1(VCC_net), 
    .B1(\tri_wave[9] ), .D0(\tw_gen.n10740 ), .C0(VCC_net), .B0(\tri_wave[8] ), 
    .CIN0(\tw_gen.n10740 ), .CIN1(\tw_gen.n17626 ), 
    .F0(\tw_gen.n62_adj_251[7] ), .F1(\tw_gen.n62_adj_251[8] ), 
    .COUT1(\tw_gen.n10742 ), .COUT0(\tw_gen.n17626 ));
  tw_gen_SLICE_8 \tw_gen.SLICE_8 ( .D1(\tw_gen.n17623 ), .C1(VCC_net), 
    .B1(\tri_wave[7] ), .D0(\tw_gen.n10738 ), .C0(VCC_net), .B0(\tri_wave[6] ), 
    .CIN0(\tw_gen.n10738 ), .CIN1(\tw_gen.n17623 ), 
    .F0(\tw_gen.n62_adj_251[5] ), .F1(\tw_gen.n62_adj_251[6] ), 
    .COUT1(\tw_gen.n10740 ), .COUT0(\tw_gen.n17623 ));
  tw_gen_SLICE_9 \tw_gen.SLICE_9 ( .D1(\tw_gen.n17620 ), .C1(VCC_net), 
    .B1(\tri_wave[5] ), .D0(\tw_gen.n10736 ), .C0(VCC_net), .B0(\tri_wave[4] ), 
    .CIN0(\tw_gen.n10736 ), .CIN1(\tw_gen.n17620 ), 
    .F0(\tw_gen.n62_adj_251[3] ), .F1(\tw_gen.n62_adj_251[4] ), 
    .COUT1(\tw_gen.n10738 ), .COUT0(\tw_gen.n17620 ));
  tw_gen_SLICE_10 \tw_gen.SLICE_10 ( .D1(\tw_gen.n17644 ), .B1(\tri_wave[9] ), 
    .D0(\tw_gen.n10728 ), .B0(\tri_wave[8] ), .CIN0(\tw_gen.n10728 ), 
    .CIN1(\tw_gen.n17644 ), .F0(\tw_gen.n62[7] ), .F1(\tw_gen.n62[8] ), 
    .COUT1(\tw_gen.n10730 ), .COUT0(\tw_gen.n17644 ));
  tw_gen_SLICE_11 \tw_gen.SLICE_11 ( .D1(\tw_gen.n17617 ), .C1(VCC_net), 
    .B1(\tri_wave[3] ), .D0(\tw_gen.n10734 ), .C0(VCC_net), .B0(\tri_wave[2] ), 
    .CIN0(\tw_gen.n10734 ), .CIN1(\tw_gen.n17617 ), 
    .F0(\tw_gen.n62_adj_251[1] ), .F1(\tw_gen.n62_adj_251[2] ), 
    .COUT1(\tw_gen.n10736 ), .COUT0(\tw_gen.n17617 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( 
    .DI1(\sine_gen.address3_11__N_54[10] ), 
    .DI0(\sine_gen.address3_11__N_54[9] ), .D1(\sine_gen.n17590 ), 
    .C1(\sine_gen.address3[10] ), .D0(\sine_gen.n10767 ), 
    .C0(\sine_gen.address3[9] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10767 ), .CIN1(\sine_gen.n17590 ), 
    .Q0(\sine_gen.address3[9] ), .Q1(\sine_gen.address3[10] ), 
    .F0(\sine_gen.address3_11__N_54[9] ), 
    .F1(\sine_gen.address3_11__N_54[10] ), .COUT1(\sine_gen.n10769 ), 
    .COUT0(\sine_gen.n17590 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( 
    .DI0(\sine_gen.address2_11__N_42[11] ), .D1(\sine_gen.n17575 ), 
    .D0(\sine_gen.n10782 ), .C0(\sine_gen.address2[11] ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n10782 ), 
    .CIN1(\sine_gen.n17575 ), .Q0(\sine_gen.address2[11] ), 
    .F0(\sine_gen.address2_11__N_42[11] ), .COUT0(\sine_gen.n17575 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( 
    .DI1(\sine_gen.address2_11__N_42[10] ), 
    .DI0(\sine_gen.address2_11__N_42[9] ), .D1(\sine_gen.n17572 ), 
    .C1(\sine_gen.address2[10] ), .D0(\sine_gen.n10780 ), 
    .C0(\sine_gen.address2[9] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10780 ), .CIN1(\sine_gen.n17572 ), 
    .Q0(\sine_gen.address2[9] ), .Q1(\sine_gen.address2[10] ), 
    .F0(\sine_gen.address2_11__N_42[9] ), 
    .F1(\sine_gen.address2_11__N_42[10] ), .COUT1(\sine_gen.n10782 ), 
    .COUT0(\sine_gen.n17572 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( .DI1(\sine_gen.address2_11__N_42[8] ), 
    .DI0(\sine_gen.address2_11__N_42[7] ), .D1(\sine_gen.n17569 ), 
    .C1(\sine_gen.address2[8] ), .D0(\sine_gen.n10778 ), 
    .C0(\sine_gen.address2[7] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10778 ), .CIN1(\sine_gen.n17569 ), 
    .Q0(\sine_gen.address2[7] ), .Q1(\sine_gen.address2[8] ), 
    .F0(\sine_gen.address2_11__N_42[7] ), .F1(\sine_gen.address2_11__N_42[8] ), 
    .COUT1(\sine_gen.n10780 ), .COUT0(\sine_gen.n17569 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( .DI1(\sine_gen.address3_11__N_54[8] ), 
    .DI0(\sine_gen.address3_11__N_54[7] ), .D1(\sine_gen.n17587 ), 
    .C1(\sine_gen.address3[8] ), .D0(\sine_gen.n10765 ), 
    .C0(\sine_gen.address3[7] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10765 ), .CIN1(\sine_gen.n17587 ), 
    .Q0(\sine_gen.address3[7] ), .Q1(\sine_gen.address3[8] ), 
    .F0(\sine_gen.address3_11__N_54[7] ), .F1(\sine_gen.address3_11__N_54[8] ), 
    .COUT1(\sine_gen.n10767 ), .COUT0(\sine_gen.n17587 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( .DI1(\sine_gen.address3_11__N_54[6] ), 
    .DI0(\sine_gen.address3_11__N_54[5] ), .D1(\sine_gen.n17584 ), 
    .C1(\sine_gen.address3[6] ), .D0(\sine_gen.n10763 ), 
    .C0(\sine_gen.address3[5] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10763 ), .CIN1(\sine_gen.n17584 ), 
    .Q0(\sine_gen.address3[5] ), .Q1(\sine_gen.address3[6] ), 
    .F0(\sine_gen.address3_11__N_54[5] ), .F1(\sine_gen.address3_11__N_54[6] ), 
    .COUT1(\sine_gen.n10765 ), .COUT0(\sine_gen.n17584 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( .DI1(\sine_gen.address3_11__N_54[4] ), 
    .DI0(\sine_gen.address3_11__N_54[3] ), .D1(\sine_gen.n17581 ), 
    .C1(\sine_gen.address3[4] ), .D0(\sine_gen.n10761 ), 
    .C0(\sine_gen.address3[3] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10761 ), .CIN1(\sine_gen.n17581 ), 
    .Q0(\sine_gen.address3[3] ), .Q1(\sine_gen.address3[4] ), 
    .F0(\sine_gen.address3_11__N_54[3] ), .F1(\sine_gen.address3_11__N_54[4] ), 
    .COUT1(\sine_gen.n10763 ), .COUT0(\sine_gen.n17581 ));
  sine_gen_SLICE_19 \sine_gen.SLICE_19 ( .DI1(\sine_gen.address3_11__N_54[2] ), 
    .DI0(\sine_gen.address3_11__N_54[1] ), .D1(\sine_gen.n17578 ), 
    .C1(\sine_gen.address3[2] ), .D0(\sine_gen.n10759 ), 
    .C0(\sine_gen.address3[1] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10759 ), .CIN1(\sine_gen.n17578 ), 
    .Q0(\sine_gen.address3[1] ), .Q1(\sine_gen.address3[2] ), 
    .F0(\sine_gen.address3_11__N_54[1] ), .F1(\sine_gen.address3_11__N_54[2] ), 
    .COUT1(\sine_gen.n10761 ), .COUT0(\sine_gen.n17578 ));
  sine_gen_SLICE_20 \sine_gen.SLICE_20 ( .DI1(\sine_gen.address2_11__N_42[6] ), 
    .DI0(\sine_gen.address2_11__N_42[5] ), .D1(\sine_gen.n17566 ), 
    .C1(\sine_gen.address2[6] ), .D0(\sine_gen.n10776 ), 
    .C0(\sine_gen.address2[5] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10776 ), .CIN1(\sine_gen.n17566 ), 
    .Q0(\sine_gen.address2[5] ), .Q1(\sine_gen.address2[6] ), 
    .F0(\sine_gen.address2_11__N_42[5] ), .F1(\sine_gen.address2_11__N_42[6] ), 
    .COUT1(\sine_gen.n10778 ), .COUT0(\sine_gen.n17566 ));
  sine_gen_SLICE_21 \sine_gen.SLICE_21 ( .DI1(\sine_gen.address3_11__N_54[0] ), 
    .D1(\sine_gen.n17554 ), .C1(\sine_gen.address3[0] ), .B1(VCC_net), 
    .CLK(\sine_gen.slow_clk ), .CIN1(\sine_gen.n17554 ), 
    .Q1(\sine_gen.address3[0] ), .F1(\sine_gen.address3_11__N_54[0] ), 
    .COUT1(\sine_gen.n10759 ), .COUT0(\sine_gen.n17554 ));
  sine_gen_SLICE_22 \sine_gen.SLICE_22 ( 
    .DI0(\sine_gen.address1_11__N_30[11] ), .D1(\sine_gen.n17611 ), 
    .D0(\sine_gen.n10756 ), .C0(\sine_gen.address1[11] ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n10756 ), 
    .CIN1(\sine_gen.n17611 ), .Q0(\sine_gen.address1[11] ), 
    .F0(\sine_gen.address1_11__N_30[11] ), .COUT0(\sine_gen.n17611 ));
  sine_gen_SLICE_23 \sine_gen.SLICE_23 ( .DI1(\sine_gen.address2_11__N_42[4] ), 
    .DI0(\sine_gen.address2_11__N_42[3] ), .D1(\sine_gen.n17563 ), 
    .C1(\sine_gen.address2[4] ), .D0(\sine_gen.n10774 ), 
    .C0(\sine_gen.address2[3] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10774 ), .CIN1(\sine_gen.n17563 ), 
    .Q0(\sine_gen.address2[3] ), .Q1(\sine_gen.address2[4] ), 
    .F0(\sine_gen.address2_11__N_42[3] ), .F1(\sine_gen.address2_11__N_42[4] ), 
    .COUT1(\sine_gen.n10776 ), .COUT0(\sine_gen.n17563 ));
  sine_gen_SLICE_24 \sine_gen.SLICE_24 ( .DI1(\sine_gen.address2_11__N_42[2] ), 
    .DI0(\sine_gen.address2_11__N_42[1] ), .D1(\sine_gen.n17560 ), 
    .C1(\sine_gen.address2[2] ), .D0(\sine_gen.n10772 ), 
    .C0(\sine_gen.address2[1] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10772 ), .CIN1(\sine_gen.n17560 ), 
    .Q0(\sine_gen.address2[1] ), .Q1(\sine_gen.address2[2] ), 
    .F0(\sine_gen.address2_11__N_42[1] ), .F1(\sine_gen.address2_11__N_42[2] ), 
    .COUT1(\sine_gen.n10774 ), .COUT0(\sine_gen.n17560 ));
  sine_gen_SLICE_25 \sine_gen.SLICE_25 ( .DI1(\sine_gen.address1_11__N_30[4] ), 
    .DI0(\sine_gen.address1_11__N_30[3] ), .D1(\sine_gen.n17599 ), 
    .C1(\sine_gen.address1[4] ), .D0(\sine_gen.n10748 ), 
    .C0(\sine_gen.address1[3] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10748 ), .CIN1(\sine_gen.n17599 ), 
    .Q0(\sine_gen.address1[3] ), .Q1(\sine_gen.address1[4] ), 
    .F0(\sine_gen.address1_11__N_30[3] ), .F1(\sine_gen.address1_11__N_30[4] ), 
    .COUT1(\sine_gen.n10750 ), .COUT0(\sine_gen.n17599 ));
  sine_gen_SLICE_26 \sine_gen.SLICE_26 ( .DI1(\sine_gen.address2_11__N_42[0] ), 
    .D1(\sine_gen.n17557 ), .C1(\sine_gen.address2[0] ), .B1(VCC_net), 
    .CLK(\sine_gen.slow_clk ), .CIN1(\sine_gen.n17557 ), 
    .Q1(\sine_gen.address2[0] ), .F1(\sine_gen.address2_11__N_42[0] ), 
    .COUT1(\sine_gen.n10772 ), .COUT0(\sine_gen.n17557 ));
  sine_gen_SLICE_27 \sine_gen.SLICE_27 ( .DI1(\sine_gen.address1_11__N_30[2] ), 
    .DI0(\sine_gen.address1_11__N_30[1] ), .D1(\sine_gen.n17596 ), 
    .C1(\sine_gen.address1[2] ), .D0(\sine_gen.n10746 ), 
    .C0(\sine_gen.address1[1] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10746 ), .CIN1(\sine_gen.n17596 ), 
    .Q0(\sine_gen.address1[1] ), .Q1(\sine_gen.address1[2] ), 
    .F0(\sine_gen.address1_11__N_30[1] ), .F1(\sine_gen.address1_11__N_30[2] ), 
    .COUT1(\sine_gen.n10748 ), .COUT0(\sine_gen.n17596 ));
  sine_gen_SLICE_28 \sine_gen.SLICE_28 ( 
    .DI1(\sine_gen.address1_11__N_30[10] ), 
    .DI0(\sine_gen.address1_11__N_30[9] ), .D1(\sine_gen.n17608 ), 
    .C1(\sine_gen.address1[10] ), .D0(\sine_gen.n10754 ), 
    .C0(\sine_gen.address1[9] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10754 ), .CIN1(\sine_gen.n17608 ), 
    .Q0(\sine_gen.address1[9] ), .Q1(\sine_gen.address1[10] ), 
    .F0(\sine_gen.address1_11__N_30[9] ), 
    .F1(\sine_gen.address1_11__N_30[10] ), .COUT1(\sine_gen.n10756 ), 
    .COUT0(\sine_gen.n17608 ));
  sine_gen_SLICE_29 \sine_gen.SLICE_29 ( .DI1(\sine_gen.address1_11__N_30[8] ), 
    .DI0(\sine_gen.address1_11__N_30[7] ), .D1(\sine_gen.n17605 ), 
    .C1(\sine_gen.address1[8] ), .D0(\sine_gen.n10752 ), 
    .C0(\sine_gen.address1[7] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10752 ), .CIN1(\sine_gen.n17605 ), 
    .Q0(\sine_gen.address1[7] ), .Q1(\sine_gen.address1[8] ), 
    .F0(\sine_gen.address1_11__N_30[7] ), .F1(\sine_gen.address1_11__N_30[8] ), 
    .COUT1(\sine_gen.n10754 ), .COUT0(\sine_gen.n17605 ));
  sine_gen_SLICE_30 \sine_gen.SLICE_30 ( 
    .DI0(\sine_gen.address3_11__N_54[11] ), .D1(\sine_gen.n17593 ), 
    .D0(\sine_gen.n10769 ), .C0(\sine_gen.address3[11] ), 
    .CLK(\sine_gen.slow_clk ), .CIN0(\sine_gen.n10769 ), 
    .CIN1(\sine_gen.n17593 ), .Q0(\sine_gen.address3[11] ), 
    .F0(\sine_gen.address3_11__N_54[11] ), .COUT0(\sine_gen.n17593 ));
  sine_gen_SLICE_31 \sine_gen.SLICE_31 ( .DI1(\sine_gen.address1_11__N_30[0] ), 
    .D1(\sine_gen.n17551 ), .C1(\sine_gen.address1[0] ), .B1(VCC_net), 
    .CLK(\sine_gen.slow_clk ), .CIN1(\sine_gen.n17551 ), 
    .Q1(\sine_gen.address1[0] ), .F1(\sine_gen.address1_11__N_30[0] ), 
    .COUT1(\sine_gen.n10746 ), .COUT0(\sine_gen.n17551 ));
  sine_gen_SLICE_32 \sine_gen.SLICE_32 ( .DI1(\sine_gen.address1_11__N_30[6] ), 
    .DI0(\sine_gen.address1_11__N_30[5] ), .D1(\sine_gen.n17602 ), 
    .C1(\sine_gen.address1[6] ), .D0(\sine_gen.n10750 ), 
    .C0(\sine_gen.address1[5] ), .CLK(\sine_gen.slow_clk ), 
    .CIN0(\sine_gen.n10750 ), .CIN1(\sine_gen.n17602 ), 
    .Q0(\sine_gen.address1[5] ), .Q1(\sine_gen.address1[6] ), 
    .F0(\sine_gen.address1_11__N_30[5] ), .F1(\sine_gen.address1_11__N_30[6] ), 
    .COUT1(\sine_gen.n10752 ), .COUT0(\sine_gen.n17602 ));
  tw_gen_SLICE_33 \tw_gen.SLICE_33 ( .DI1(\tw_gen.tri_wave_11__N_1[10] ), 
    .DI0(\tw_gen.n8565 ), .D1(\tw_gen.n62[10] ), .B1(\tw_gen.n62_adj_251[10] ), 
    .A1(\tw_gen.direction ), .D0(\tw_gen.n11010 ), .C0(\tw_gen.n4 ), 
    .B0(\tw_gen.direction ), .A0(\tw_gen.n12470 ), .CLK(\tw_gen.slow_clk ), 
    .Q0(\tw_gen.direction ), .Q1(\tri_wave[11] ), .F0(\tw_gen.n8565 ), 
    .F1(\tw_gen.tri_wave_11__N_1[10] ));
  tw_gen_SLICE_35 \tw_gen.SLICE_35 ( .DI1(\tw_gen.tri_wave_11__N_1[8] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[9] ), .C1(\tw_gen.direction ), 
    .B1(\tw_gen.n62[8] ), .A1(\tw_gen.n62_adj_251[8] ), 
    .D0(\tw_gen.n62_adj_251[9] ), .C0(\tw_gen.direction ), 
    .B0(\tw_gen.n62[9] ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[10] ), 
    .Q1(\tri_wave[9] ), .F0(\tw_gen.tri_wave_11__N_1[9] ), 
    .F1(\tw_gen.tri_wave_11__N_1[8] ));
  tw_gen_SLICE_37 \tw_gen.SLICE_37 ( .DI1(\tw_gen.tri_wave_11__N_1[6] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[7] ), .D1(\tw_gen.direction ), 
    .B1(\tw_gen.n62_adj_251[6] ), .A1(\tw_gen.n62[6] ), .C0(\tw_gen.n62[7] ), 
    .B0(\tw_gen.n62_adj_251[7] ), .A0(\tw_gen.direction ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[8] ), .Q1(\tri_wave[7] ), 
    .F0(\tw_gen.tri_wave_11__N_1[7] ), .F1(\tw_gen.tri_wave_11__N_1[6] ));
  tw_gen_SLICE_39 \tw_gen.SLICE_39 ( .DI1(\tw_gen.tri_wave_11__N_1[4] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[5] ), .D1(\tw_gen.n62_adj_251[4] ), 
    .C1(\tw_gen.n62[4] ), .A1(\tw_gen.direction ), .C0(\tw_gen.n62[5] ), 
    .B0(\tw_gen.direction ), .A0(\tw_gen.n62_adj_251[5] ), 
    .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[6] ), .Q1(\tri_wave[5] ), 
    .F0(\tw_gen.tri_wave_11__N_1[5] ), .F1(\tw_gen.tri_wave_11__N_1[4] ));
  tw_gen_SLICE_41 \tw_gen.SLICE_41 ( .DI1(\tw_gen.tri_wave_11__N_1[2] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[3] ), .C1(\tw_gen.n62[2] ), 
    .B1(\tw_gen.n62_adj_251[2] ), .A1(\tw_gen.direction ), 
    .D0(\tw_gen.direction ), .C0(\tw_gen.n62_adj_251[3] ), 
    .A0(\tw_gen.n62[3] ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[4] ), 
    .Q1(\tri_wave[3] ), .F0(\tw_gen.tri_wave_11__N_1[3] ), 
    .F1(\tw_gen.tri_wave_11__N_1[2] ));
  tw_gen_SLICE_43 \tw_gen.SLICE_43 ( .DI1(\tw_gen.tri_wave_11__N_1[0] ), 
    .DI0(\tw_gen.tri_wave_11__N_1[1] ), .D1(\tw_gen.n62_adj_251[0] ), 
    .C1(\tw_gen.direction ), .B1(\tw_gen.n62[0] ), 
    .D0(\tw_gen.n62_adj_251[1] ), .C0(\tw_gen.n62[1] ), 
    .B0(\tw_gen.direction ), .CLK(\tw_gen.slow_clk ), .Q0(\tri_wave[2] ), 
    .Q1(\tri_wave[1] ), .F0(\tw_gen.tri_wave_11__N_1[1] ), 
    .F1(\tw_gen.tri_wave_11__N_1[0] ));
  tw_gen_SLICE_45 \tw_gen.SLICE_45 ( .DI1(\tw_gen.clk_divider_N_78 ), 
    .DI0(\tw_gen.n8419 ), .D1(\tw_gen.clk_divider ), .B0(\tw_gen.slow_clk ), 
    .A0(\tw_gen.clk_divider ), .CLK(clk_c), .Q0(\tw_gen.slow_clk ), 
    .Q1(\tw_gen.clk_divider ), .F0(\tw_gen.n8419 ), 
    .F1(\tw_gen.clk_divider_N_78 ));
  sine_gen_SLICE_47 \sine_gen.SLICE_47 ( .DI1(\sine_gen.n16614 ), 
    .DI0(\sine_gen.n16524 ), .D1(\sine_gen.n16590 ), .C1(\sine_gen.n13257 ), 
    .B1(\sine_gen.n16611 ), .A1(\sine_gen.address3[11] ), 
    .D0(\sine_gen.address3[11] ), .C0(\sine_gen.n13188 ), 
    .B0(\sine_gen.n16521 ), .A0(\sine_gen.n16512 ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave3[0] ), .Q1(\sine_wave3[4] ), .F0(\sine_gen.n16524 ), 
    .F1(\sine_gen.n16614 ));
  sine_gen_SLICE_49 \sine_gen.SLICE_49 ( .DI1(\sine_gen.n21[2] ), 
    .DI0(\sine_gen.n21[3] ), .D1(\sine_gen.clk_divider[2] ), 
    .C1(\sine_gen.clk_divider[1] ), .B1(\sine_gen.clk_divider[0] ), 
    .D0(\sine_gen.clk_divider[3] ), .C0(\sine_gen.clk_divider[0] ), 
    .B0(\sine_gen.clk_divider[1] ), .A0(\sine_gen.clk_divider[2] ), 
    .LSR(\sine_gen.n8563 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[3] ), 
    .Q1(\sine_gen.clk_divider[2] ), .F0(\sine_gen.n21[3] ), 
    .F1(\sine_gen.n21[2] ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .DI1(\sine_gen.n21[0] ), 
    .DI0(\sine_gen.n21[1] ), .B1(\sine_gen.clk_divider[0] ), 
    .C0(\sine_gen.clk_divider[0] ), .B0(\sine_gen.clk_divider[1] ), 
    .LSR(\sine_gen.n8563 ), .CLK(clk_c), .Q0(\sine_gen.clk_divider[1] ), 
    .Q1(\sine_gen.clk_divider[0] ), .F0(\sine_gen.n21[1] ), 
    .F1(\sine_gen.n21[0] ));
  sine_gen_SLICE_52 \sine_gen.SLICE_52 ( .DI0(\sine_gen.n16248 ), 
    .D0(\sine_gen.n16236 ), .C0(\sine_gen.n12954 ), .B0(\sine_gen.n16245 ), 
    .A0(\sine_gen.address3[11] ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave3[8] ), .F0(\sine_gen.n16248 ));
  sine_gen_SLICE_54 \sine_gen.SLICE_54 ( .DI0(\sine_gen.n16452 ), 
    .D0(\sine_gen.n16440 ), .C0(\sine_gen.address1[11] ), 
    .B0(\sine_gen.n16449 ), .A0(\sine_gen.n13131 ), .CLK(\sine_gen.slow_clk ), 
    .Q0(\sine_wave1[8] ), .F0(\sine_gen.n16452 ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .DI1(\sine_gen.sine_wave1_0__N_14 ), 
    .DI0(\sine_gen.sine_wave1_4__N_13 ), .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n15972 ), .B1(\sine_gen.n17226 ), .C0(\sine_gen.n15960 ), 
    .B0(\sine_gen.n13060 ), .A0(\sine_gen.address1[11] ), 
    .CLK(\sine_gen.slow_clk ), .Q0(\sine_wave1[4] ), .Q1(\sine_wave1[0] ), 
    .F0(\sine_gen.sine_wave1_4__N_13 ), .F1(\sine_gen.sine_wave1_0__N_14 ));
  sine_gen_SLICE_59 \sine_gen.SLICE_59 ( .D1(\sine_gen.n9594 ), 
    .C1(\sine_gen.n16815 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n5037 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n5035 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n9594 ), .F0(\sine_gen.n16815 ), 
    .F1(\sine_gen.n16818 ));
  sine_gen_SLICE_61 \sine_gen.SLICE_61 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1479 ), .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1392 ), 
    .F0(\sine_gen.n17133 ), .F1(\sine_gen.n1479 ));
  sine_gen_SLICE_62 \sine_gen.SLICE_62 ( .D1(\sine_gen.n16497 ), 
    .C1(\sine_gen.n13093 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n16176 ), .D0(\sine_gen.n17133 ), .C0(\sine_gen.n1371 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1479 ), .F0(\sine_gen.n13093 ), 
    .F1(\sine_gen.n13178 ));
  sine_gen_SLICE_63 \sine_gen.SLICE_63 ( .D1(\sine_gen.n1037 ), 
    .C1(\sine_gen.n15_adj_171 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n15_adj_171 ), 
    .F1(\sine_gen.n16617 ));
  sine_gen_SLICE_64 \sine_gen.SLICE_64 ( .D0(\sine_gen.n10_adj_123 ), 
    .C0(\sine_gen.n16617 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1037 ), 
    .F0(\sine_gen.n16620 ));
  sine_gen_SLICE_65 \sine_gen.SLICE_65 ( .D1(\sine_gen.n53 ), 
    .C1(\sine_gen.n2064 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .C0(\sine_gen.n1711 ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n2064 ), .F1(\sine_gen.n16533 ));
  sine_gen_SLICE_66 \sine_gen.SLICE_66 ( .D1(\sine_gen.n53 ), 
    .C1(\sine_gen.n2065 ), .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n16533 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.n4921 ), 
    .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n2065 ), .F1(\sine_gen.n16536 ));
  sine_gen_SLICE_67 \sine_gen.SLICE_67 ( .D0(\sine_gen.n53_adj_103 ), 
    .C0(\sine_gen.n4258 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n16359 ));
  sine_gen_SLICE_68 \sine_gen.SLICE_68 ( .D1(\sine_gen.n16359 ), 
    .C1(\sine_gen.n4259 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n53_adj_103 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.n5169 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n4259 ), 
    .F1(\sine_gen.n16362 ));
  sine_gen_SLICE_69 \sine_gen.SLICE_69 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_216 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n30_adj_216 ), 
    .F1(\sine_gen.n2677 ));
  sine_gen_SLICE_71 \sine_gen.SLICE_71 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n1488 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1488 ), .F1(\sine_gen.n1903 ));
  sine_gen_SLICE_73 \sine_gen.SLICE_73 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n15_adj_173 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n3231 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_173 ), 
    .F1(\sine_gen.n16269 ));
  sine_gen_SLICE_74 \sine_gen.SLICE_74 ( .D0(\sine_gen.n3231 ), 
    .C0(\sine_gen.n16269 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n10_adj_225 ), .F0(\sine_gen.n16272 ));
  sine_gen_SLICE_75 \sine_gen.SLICE_75 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3682 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3682 ), .F1(\sine_gen.n4097 ));
  sine_gen_SLICE_77 \sine_gen.SLICE_77 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n15_adj_210 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n3224 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_210 ), 
    .F1(\sine_gen.n16803 ));
  sine_gen_SLICE_78 \sine_gen.SLICE_78 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n12811 ), .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n3466 ), 
    .D0(\sine_gen.n3224 ), .C0(\sine_gen.n16803 ), .B0(\sine_gen.n3464 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n12811 ), 
    .F1(\sine_gen.n16347 ));
  sine_gen_SLICE_79 \sine_gen.SLICE_79 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3231 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3453 ), 
    .F0(\sine_gen.n17187 ), .F1(\sine_gen.n3231 ));
  sine_gen_SLICE_80 \sine_gen.SLICE_80 ( .C1(\sine_gen.n17190 ), 
    .B1(\sine_gen.n15948 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n3455 ), .B0(\sine_gen.n17187 ), 
    .A0(\sine_gen.n3231 ), .F0(\sine_gen.n17190 ), .F1(\sine_gen.n4502 ));
  sine_gen_SLICE_81 \sine_gen.SLICE_81 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3673 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3586 ), 
    .F0(\sine_gen.n15963 ), .F1(\sine_gen.n3673 ));
  sine_gen_SLICE_82 \sine_gen.SLICE_82 ( .D0(\sine_gen.n15963 ), 
    .C0(\sine_gen.n3673 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3565 ), 
    .F0(\sine_gen.n15966 ));
  sine_gen_SLICE_83 \sine_gen.SLICE_83 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n15_adj_98 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n1030 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n15_adj_98 ), 
    .F1(\sine_gen.n16935 ));
  sine_gen_SLICE_84 \sine_gen.SLICE_84 ( .D1(\sine_gen.n1272 ), 
    .C1(\sine_gen.n12778 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n16935 ), .B0(\sine_gen.n1030 ), .A0(\sine_gen.n1270 ), 
    .F0(\sine_gen.n12778 ), .F1(\sine_gen.n16527 ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n30_adj_125 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n30_adj_125 ), 
    .F1(\sine_gen.n483 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .D1(\sine_gen.n4789 ), 
    .C1(\sine_gen.n17199 ), .B1(\sine_gen.n9596 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n4787 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n9596 ), .F0(\sine_gen.n17199 ), 
    .F1(\sine_gen.n17202 ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n31_adj_237 ), .B1(\sine_gen.n475 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n15_adj_113 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n45 ), .F0(\sine_gen.n31_adj_237 ), .F1(\sine_gen.n17193 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .D1(\sine_gen.n31_adj_237 ), 
    .C1(\sine_gen.n62 ), .B1(\sine_gen.n17193 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n14 ), .C0(\sine_gen.n15_adj_80 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n62 ), .F1(\sine_gen.n10885 ));
  sine_gen_SLICE_91 \sine_gen.SLICE_91 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n31_adj_238 ), .B1(\sine_gen.n2669 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n15_adj_109 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n29_adj_107 ), .F0(\sine_gen.n31_adj_238 ), 
    .F1(\sine_gen.n17181 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .D1(\sine_gen.n16320 ), 
    .C1(\sine_gen.n17184 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n62_adj_121 ), 
    .B0(\sine_gen.n17181 ), .A0(\sine_gen.n31_adj_238 ), 
    .F0(\sine_gen.n17184 ), .F1(\sine_gen.n13103 ));
  sine_gen_SLICE_93 \sine_gen.SLICE_93 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3701 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3523 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3701 ), .F1(\sine_gen.n17007 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3523 ), .B1(\sine_gen.n17007 ), .A1(\sine_gen.n3527 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3523 ), .F1(\sine_gen.n12741 ));
  sine_gen_SLICE_95 \sine_gen.SLICE_95 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3539 ), .B1(\sine_gen.n3518 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3539 ), .F1(\sine_gen.n17229 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .D1(\sine_gen.n13252 ), 
    .C1(\sine_gen.n12583 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n17229 ), .B0(\sine_gen.n3518 ), .A0(\sine_gen.n3528 ), 
    .F0(\sine_gen.n12583 ), .F1(\sine_gen.n16227 ));
  comp2_SLICE_97 \comp2.SLICE_97 ( .D1(\sine_gen.sine_wave2_11__N_16[3] ), 
    .B1(\sine_gen.sine_wave2_11__N_15[3] ), .A1(sine_wave2_0__N_26), 
    .D0(\tri_wave[1] ), .C0(\sine_wave2[11] ), .B0(\tri_wave[3] ), 
    .A0(\tri_wave[2] ), .F0(\comp2.n8416 ), .F1(\sine_wave2[11] ));
  comp2_SLICE_98 \comp2.SLICE_98 ( .D1(\tri_wave[8] ), .C1(\comp2.n5 ), 
    .B1(\comp2.n6 ), .A1(\sine_wave2[8] ), .D0(\comp2.n8416 ), 
    .C0(\tri_wave[6] ), .B0(\comp2.n9 ), .A0(\sine_wave2[11] ), 
    .F0(\comp2.n5 ), .F1(\comp2.n8559 ));
  comp2_SLICE_99 \comp2.SLICE_99 ( .D1(\sine_wave2[11] ), .C1(\comp2.n11004 ), 
    .B1(\tri_wave[11] ), .A1(\comp2.n18 ), .D0(\tri_wave[9] ), 
    .C0(\comp2.n8559 ), .B0(\tri_wave[10] ), .A0(\sine_wave2[11] ), 
    .F0(\comp2.n11004 ), .F1(Vb_c_N_74));
  sine_gen_SLICE_101 \sine_gen.SLICE_101 ( .D1(\sine_gen.n13145 ), 
    .C1(\sine_gen.n13146 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n528 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n14 ), .F0(\sine_gen.n13146 ), .F1(\sine_gen.n16557 ));
  sine_gen_SLICE_102 \sine_gen.SLICE_102 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n528 ), .F1(\sine_gen.n7 ));
  sine_gen_SLICE_103 \sine_gen.SLICE_103 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n13196 ), .B0(\sine_gen.n16881 ), .A0(\sine_gen.n13197 ), 
    .F0(\sine_gen.n13257 ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n13200 ), 
    .A1(\sine_gen.n13199 ), .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n16044 ), .A0(\sine_gen.n16032 ), .F0(\sine_gen.n13200 ), 
    .F1(\sine_gen.n16881 ));
  sine_gen_SLICE_106 \sine_gen.SLICE_106 ( .D1(\sine_gen.n439 ), 
    .C1(\sine_gen.n15_adj_80 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n15_adj_80 ), .F1(\sine_gen.n464 ));
  sine_gen_SLICE_107 \sine_gen.SLICE_107 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_81 ), .A1(\sine_gen.n30_adj_124 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n15_adj_81 ), .F1(\sine_gen.n441 ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .D1(\sine_gen.n9598 ), 
    .C1(\sine_gen.n456 ), .B1(\sine_gen.address3[5] ), .D0(\sine_gen.n45 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n15_adj_81 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n456 ), .F1(\sine_gen.n12606 ));
  sine_gen_SLICE_109 \sine_gen.SLICE_109 ( .C1(\sine_gen.n15_adj_82 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_82 ), .F1(\sine_gen.n2657 ));
  sine_gen_SLICE_111 \sine_gen.SLICE_111 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_84 ), .B1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n30_adj_84 ), .F1(\sine_gen.n668 ));
  sine_gen_SLICE_112 \sine_gen.SLICE_112 ( .D1(\sine_gen.n30_adj_84 ), 
    .C1(\sine_gen.n14_adj_190 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n14_adj_190 ), .F1(\sine_gen.n450 ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n8317 ), 
    .F1(\sine_gen.n30_adj_85 ));
  sine_gen_SLICE_114 \sine_gen.SLICE_114 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n13396 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n8317 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13396 ), .F1(\sine_gen.n3275 ));
  sine_gen_SLICE_115 \sine_gen.SLICE_115 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1941 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n1942 ), 
    .F0(\sine_gen.n16863 ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .C1(\sine_gen.n16866 ), 
    .B1(\sine_gen.n16860 ), .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n1521 ), 
    .C0(\sine_gen.n1943 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n16863 ), 
    .F0(\sine_gen.n16866 ), .F1(\sine_gen.n13134 ));
  sine_gen_SLICE_117 \sine_gen.SLICE_117 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n9351 ), .B1(\sine_gen.n30_adj_85 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n9351 ), .F1(\sine_gen.n3274 ));
  sine_gen_SLICE_119 \sine_gen.SLICE_119 ( .D1(\sine_gen.n1292 ), 
    .C1(\sine_gen.n16857 ), .B1(\sine_gen.n1945 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n1522 ), .C0(\sine_gen.n1944 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n16857 ), 
    .F1(\sine_gen.n16860 ));
  sine_gen_SLICE_121 \sine_gen.SLICE_121 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3235 ), .B0(\sine_gen.n3236 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n15933 ));
  sine_gen_SLICE_122 \sine_gen.SLICE_122 ( .D1(\sine_gen.n3917 ), 
    .C1(\sine_gen.n3918 ), .B1(\sine_gen.n15933 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n3455 ), .C0(\sine_gen.n3453 ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3918 ), .F1(\sine_gen.n15936 ));
  sine_gen_SLICE_123 \sine_gen.SLICE_123 ( .D1(\sine_gen.n16374 ), 
    .C1(\sine_gen.n17166 ), .A1(\sine_gen.address1[8] ), 
    .D0(\sine_gen.address1[7] ), .C0(\sine_gen.n17163 ), 
    .B0(\sine_gen.n16830 ), .A0(\sine_gen.n4233 ), .F0(\sine_gen.n17166 ), 
    .F1(\sine_gen.n13057 ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n12651 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n16080 ), .C0(\sine_gen.n5148 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n9600 ), .F0(\sine_gen.n12651 ), .F1(\sine_gen.n17163 ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2569 ), .B1(\sine_gen.n2737 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2569 ), .F1(\sine_gen.n16845 ));
  sine_gen_SLICE_126 \sine_gen.SLICE_126 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n9643 ), .B1(\sine_gen.n16389 ), .A1(\sine_gen.n3012 ), 
    .D0(\sine_gen.n2578 ), .C0(\sine_gen.n16845 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n9570 ), .F0(\sine_gen.n9643 ), .F1(\sine_gen.n16392 ));
  sine_gen_SLICE_127 \sine_gen.SLICE_127 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1341 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1345 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1341 ), .F1(\sine_gen.n16551 ));
  sine_gen_SLICE_128 \sine_gen.SLICE_128 ( .D1(\sine_gen.n16551 ), 
    .C1(\sine_gen.n1333 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1335 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1333 ), .F1(\sine_gen.n16554 ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1350 ), .B1(\sine_gen.n6 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1350 ), .F1(\sine_gen.n16545 ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( .D1(\sine_gen.n16545 ), 
    .C1(\sine_gen.n1351 ), .B1(\sine_gen.n30_adj_115 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1351 ), .F1(\sine_gen.n16548 ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .D1(\sine_gen.n995 ), 
    .C1(\sine_gen.n4927 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.n1033 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1011 ), .F0(\sine_gen.n4927 ), 
    .F1(\sine_gen.n13076 ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .D1(\sine_gen.n53 ), 
    .C1(\sine_gen.n10 ), .B1(\sine_gen.n7600 ), .A1(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n10 ), .F1(\sine_gen.n4921 ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n53 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n53 ), .F1(\sine_gen.n12412 ));
  sine_gen_SLICE_135 \sine_gen.SLICE_135 ( .D1(\sine_gen.n2843 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n2689 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n15_adj_109 ), .A0(\sine_gen.n30_adj_160 ), 
    .F0(\sine_gen.n2689 ), .F1(\sine_gen.n16839 ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2684 ), .B1(\sine_gen.n16839 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n7985 ), .C0(\sine_gen.n9387 ), .B0(\sine_gen.n10_adj_211 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n2684 ), .F1(\sine_gen.n16842 ));
  sine_gen_SLICE_137 \sine_gen.SLICE_137 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n16836 ), .A1(\sine_gen.n3021 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16833 ), .B0(\sine_gen.n3308 ), .A0(\sine_gen.n61_adj_108 ), 
    .F0(\sine_gen.n16836 ), .F1(\sine_gen.n3098 ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n9564 ), .B1(\sine_gen.n2566 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n9564 ), .F1(\sine_gen.n16833 ));
  sine_gen_SLICE_139 \sine_gen.SLICE_139 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3341 ), .B1(\sine_gen.n2722 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3341 ), .F1(\sine_gen.n16827 ));
  sine_gen_SLICE_140 \sine_gen.SLICE_140 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n30_adj_111 ), .B1(\sine_gen.n16827 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_111 ), 
    .F1(\sine_gen.n16830 ));
  sine_gen_SLICE_141 \sine_gen.SLICE_141 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2849 ), .B1(\sine_gen.n2850 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n2682 ), .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n7985 ), 
    .A0(\sine_gen.n10_adj_211 ), .F0(\sine_gen.n2849 ), .F1(\sine_gen.n16821 ));
  sine_gen_SLICE_142 \sine_gen.SLICE_142 ( .C1(\sine_gen.n16824 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n16818 ), 
    .D0(\sine_gen.n16821 ), .C0(\sine_gen.n2677 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n9509 ), .F0(\sine_gen.n16824 ), .F1(\sine_gen.n13104 ));
  sine_gen_SLICE_143 \sine_gen.SLICE_143 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n16812 ), .B1(\sine_gen.n3434 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n3290 ), .B0(\sine_gen.n16809 ), 
    .A0(\sine_gen.n3433 ), .F0(\sine_gen.n16812 ), .F1(\sine_gen.n4492 ));
  sine_gen_SLICE_145 \sine_gen.SLICE_145 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_93 ), .A1(\sine_gen.n15_adj_114 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_93 ), .F1(\sine_gen.n3297 ));
  sine_gen_SLICE_146 \sine_gen.SLICE_146 ( .D1(\sine_gen.n16086 ), 
    .C1(\sine_gen.n12666 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n3297 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n30_adj_106 ), 
    .F0(\sine_gen.n12666 ), .F1(\sine_gen.n12667 ));
  sine_gen_SLICE_147 \sine_gen.SLICE_147 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3561 ), .B1(\sine_gen.n9427 ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3561 ), .F1(\sine_gen.n13253 ));
  sine_gen_SLICE_149 \sine_gen.SLICE_149 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n16797 ), .B1(\sine_gen.n3593 ), .A1(\sine_gen.n5129 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n3608 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3597 ), .F0(\sine_gen.n16797 ), 
    .F1(\sine_gen.n16800 ));
  sine_gen_SLICE_151 \sine_gen.SLICE_151 ( .D1(\sine_gen.n2869 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n11024 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n61_adj_163 ), .A0(\sine_gen.n3404 ), .F0(\sine_gen.n2869 ), 
    .F1(\sine_gen.n16791 ));
  sine_gen_SLICE_152 \sine_gen.SLICE_152 ( .C1(\sine_gen.n16794 ), 
    .B1(\sine_gen.n16788 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n13392 ), .C0(\sine_gen.n8456 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n16791 ), .F0(\sine_gen.n16794 ), .F1(\sine_gen.n13086 ));
  sine_gen_SLICE_153 \sine_gen.SLICE_153 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n8552 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n2872 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n29_adj_227 ), 
    .F0(\sine_gen.n8552 ), .F1(\sine_gen.n16785 ));
  sine_gen_SLICE_154 \sine_gen.SLICE_154 ( .D1(\sine_gen.n16785 ), 
    .C1(\sine_gen.n2873 ), .B1(\sine_gen.n5048 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n2578 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n13501 ), 
    .F0(\sine_gen.n2873 ), .F1(\sine_gen.n16788 ));
  sine_gen_SLICE_155 \sine_gen.SLICE_155 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n2875 ), .B0(\sine_gen.n2742 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n16779 ));
  sine_gen_SLICE_156 \sine_gen.SLICE_156 ( .D1(\sine_gen.n2876 ), 
    .C1(\sine_gen.n12419 ), .B1(\sine_gen.n16779 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n29_adj_227 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3317 ), .F0(\sine_gen.n12419 ), .F1(\sine_gen.n16782 ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n2878 ), .B0(\sine_gen.n2608 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n16773 ));
  sine_gen_SLICE_158 \sine_gen.SLICE_158 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n16776 ), .B1(\sine_gen.n16770 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n2745 ), .B0(\sine_gen.n2746 ), 
    .A0(\sine_gen.n16773 ), .F0(\sine_gen.n16776 ), .F1(\sine_gen.n13068 ));
  sine_gen_SLICE_159 \sine_gen.SLICE_159 ( .D1(\sine_gen.n12434 ), 
    .C1(\sine_gen.n16041 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n1066 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n7 ), .B0(\sine_gen.n1063 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n16041 ), 
    .F1(\sine_gen.n16044 ));
  sine_gen_SLICE_161 \sine_gen.SLICE_161 ( .D1(\sine_gen.n2610 ), 
    .C1(\sine_gen.n2605 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n30_adj_166 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n46_adj_144 ), 
    .F0(\sine_gen.n2605 ), .F1(\sine_gen.n16767 ));
  sine_gen_SLICE_162 \sine_gen.SLICE_162 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2608 ), .B1(\sine_gen.n16767 ), .A1(\sine_gen.n2746 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n46_adj_144 ), 
    .A0(\sine_gen.n61_adj_163 ), .F0(\sine_gen.n2608 ), .F1(\sine_gen.n16770 ));
  sine_gen_SLICE_163 \sine_gen.SLICE_163 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n17139 ), .B0(\sine_gen.n3251 ), .A0(\sine_gen.n3247 ), 
    .F0(\sine_gen.n17142 ));
  sine_gen_SLICE_164 \sine_gen.SLICE_164 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3736 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3244 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3736 ), .F1(\sine_gen.n17139 ));
  sine_gen_SLICE_165 \sine_gen.SLICE_165 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n15_adj_143 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15_adj_143 ), .F1(\sine_gen.n463 ));
  sine_gen_SLICE_167 \sine_gen.SLICE_167 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2884 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n2752 ), 
    .C0(\sine_gen.n9564 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3308 ), 
    .F0(\sine_gen.n2884 ), .F1(\sine_gen.n16761 ));
  sine_gen_SLICE_168 \sine_gen.SLICE_168 ( .D1(\sine_gen.n16716 ), 
    .C1(\sine_gen.n16764 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n5054 ), .B0(\sine_gen.n2748 ), 
    .A0(\sine_gen.n16761 ), .F0(\sine_gen.n16764 ), .F1(\sine_gen.n13065 ));
  sine_gen_SLICE_169 \sine_gen.SLICE_169 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3300 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n30_adj_148 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3300 ), .F1(\sine_gen.n16755 ));
  sine_gen_SLICE_170 \sine_gen.SLICE_170 ( .D1(\sine_gen.n3415 ), 
    .C1(\sine_gen.n3305 ), .B1(\sine_gen.n16755 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3305 ), .F1(\sine_gen.n12829 ));
  sine_gen_SLICE_171 \sine_gen.SLICE_171 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n681 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n548 ), 
    .F0(\sine_gen.n16749 ));
  sine_gen_SLICE_172 \sine_gen.SLICE_172 ( .D1(\sine_gen.n682 ), 
    .C1(\sine_gen.n12407 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n16749 ), .D0(\sine_gen.n14 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.n1123 ), .F0(\sine_gen.n12407 ), 
    .F1(\sine_gen.n16752 ));
  sine_gen_SLICE_173 \sine_gen.SLICE_173 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n13107 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n16410 ), .F0(\sine_gen.n16743 ));
  sine_gen_SLICE_174 \sine_gen.SLICE_174 ( .D1(\sine_gen.address1[10] ), 
    .C1(\sine_gen.n12834 ), .B1(\sine_gen.address1[11] ), 
    .A1(\sine_gen.n16170 ), .D0(\sine_gen.n13103 ), .C0(\sine_gen.n16743 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.n13104 ), 
    .F0(\sine_gen.n12834 ), .F1(\sine_gen.n16449 ));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .D1(\sine_gen.n15_adj_151 ), 
    .C1(\sine_gen.n15_adj_100 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15_adj_100 ), .F1(\sine_gen.n1103 ));
  sine_gen_SLICE_176 \sine_gen.SLICE_176 ( .D1(\sine_gen.n16212 ), 
    .C1(\sine_gen.n12933 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n30_adj_102 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1103 ), .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n12933 ), 
    .F1(\sine_gen.n12934 ));
  sine_gen_SLICE_177 \sine_gen.SLICE_177 ( .D1(\sine_gen.n3544 ), 
    .C1(\sine_gen.n3556 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3556 ), .F1(\sine_gen.n16737 ));
  sine_gen_SLICE_178 \sine_gen.SLICE_178 ( .D1(\sine_gen.n12841 ), 
    .C1(\sine_gen.n5248 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16737 ), .B0(\sine_gen.n3545 ), .A0(\sine_gen.n3549 ), 
    .F0(\sine_gen.n5248 ), .F1(\sine_gen.n16239 ));
  sine_gen_SLICE_179 \sine_gen.SLICE_179 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3773 ), .B1(\sine_gen.n3684 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3773 ), .F1(\sine_gen.n16731 ));
  sine_gen_SLICE_180 \sine_gen.SLICE_180 ( .D1(\sine_gen.n3538 ), 
    .C1(\sine_gen.n3536 ), .B1(\sine_gen.n16731 ), .A1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3536 ), .F1(\sine_gen.n12841 ));
  sine_gen_SLICE_181 \sine_gen.SLICE_181 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1397 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1574 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1397 ), .F1(\sine_gen.n17127 ));
  sine_gen_SLICE_182 \sine_gen.SLICE_182 ( .D1(\sine_gen.n1575 ), 
    .C1(\sine_gen.n1388 ), .B1(\sine_gen.n17127 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1388 ), .F1(\sine_gen.n13096 ));
  sine_gen_SLICE_183 \sine_gen.SLICE_183 ( .D1(\sine_gen.n15_adj_154 ), 
    .C1(\sine_gen.n16725 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n430 ), 
    .D0(\sine_gen.n30_adj_126 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n15_adj_129 ), 
    .F0(\sine_gen.n16725 ), .F1(\sine_gen.n12630 ));
  sine_gen_SLICE_185 \sine_gen.SLICE_185 ( .D1(\sine_gen.n2590 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n31_adj_156 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n2601 ), 
    .B0(\sine_gen.n46_adj_144 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n2590 ), .F1(\sine_gen.n16713 ));
  sine_gen_SLICE_186 \sine_gen.SLICE_186 ( .D0(\sine_gen.n2589 ), 
    .C0(\sine_gen.n16713 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n31_adj_153 ), .F0(\sine_gen.n16716 ));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n46_adj_157 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n30_adj_138 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n46_adj_157 ), 
    .F1(\sine_gen.n16707 ));
  sine_gen_SLICE_188 \sine_gen.SLICE_188 ( .D1(\sine_gen.n4822 ), 
    .C1(\sine_gen.n12847 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n9548 ), .C0(\sine_gen.n16707 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n30_adj_158 ), 
    .F0(\sine_gen.n12847 ), .F1(\sine_gen.n16071 ));
  sine_gen_SLICE_189 \sine_gen.SLICE_189 ( .D1(\sine_gen.n9387 ), 
    .C1(\sine_gen.n16869 ), .B1(\sine_gen.n30_adj_160 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n7608 ), 
    .F0(\sine_gen.n16869 ), .F1(\sine_gen.n9539 ));
  sine_gen_SLICE_191 \sine_gen.SLICE_191 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n62_adj_161 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n61_adj_118 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n62_adj_161 ), 
    .F1(\sine_gen.n16701 ));
  sine_gen_SLICE_192 \sine_gen.SLICE_192 ( .D0(\sine_gen.n1123 ), 
    .C0(\sine_gen.n16701 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n30_adj_126 ), .F0(\sine_gen.n16704 ));
  sine_gen_SLICE_193 \sine_gen.SLICE_193 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n46_adj_162 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n61_adj_163 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n46_adj_162 ), 
    .F1(\sine_gen.n16695 ));
  sine_gen_SLICE_194 \sine_gen.SLICE_194 ( .D1(\sine_gen.n12853 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n5070 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n30_adj_148 ), 
    .C0(\sine_gen.n16695 ), .B0(\sine_gen.n9564 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n12853 ), .F1(\sine_gen.n16383 ));
  sine_gen_SLICE_195 \sine_gen.SLICE_195 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n62_adj_164 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n61_adj_165 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n62_adj_164 ), 
    .F1(\sine_gen.n16689 ));
  sine_gen_SLICE_196 \sine_gen.SLICE_196 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16689 ), .B0(\sine_gen.n3317 ), .A0(\sine_gen.n30_adj_166 ), 
    .F0(\sine_gen.n16692 ));
  sine_gen_SLICE_197 \sine_gen.SLICE_197 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n31_adj_150 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n62_adj_147 ), .D0(\sine_gen.n3308 ), 
    .C0(\sine_gen.n30_adj_149 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n31_adj_150 ), .F1(\sine_gen.n16683 ));
  sine_gen_SLICE_198 \sine_gen.SLICE_198 ( .D1(\sine_gen.n16683 ), 
    .C1(\sine_gen.n62_adj_145 ), .B1(\sine_gen.n31_adj_156 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n61_adj_108 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n46_adj_144 ), 
    .F0(\sine_gen.n62_adj_145 ), .F1(\sine_gen.n16686 ));
  sine_gen_SLICE_199 \sine_gen.SLICE_199 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n12939 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n16218 ), .D0(\sine_gen.address3[7] ), .C0(\sine_gen.n884 ), 
    .A0(\sine_gen.n16560 ), .F0(\sine_gen.n12939 ), .F1(\sine_gen.n16677 ));
  sine_gen_SLICE_200 \sine_gen.SLICE_200 ( .D1(\sine_gen.n16626 ), 
    .C1(\sine_gen.n13434 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.n16677 ), .C0(\sine_gen.n12408 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n12458 ), 
    .F0(\sine_gen.n13434 ), .F1(\sine_gen.n13316 ));
  sine_gen_SLICE_201 \sine_gen.SLICE_201 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n12636 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n12635 ), .F0(\sine_gen.n16671 ));
  sine_gen_SLICE_202 \sine_gen.SLICE_202 ( .D1(\sine_gen.n16671 ), 
    .C1(\sine_gen.n12716 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n12717 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n395 ), 
    .A0(\sine_gen.n31_adj_139 ), .F0(\sine_gen.n12716 ), 
    .F1(\sine_gen.n12894 ));
  sine_gen_SLICE_203 \sine_gen.SLICE_203 ( .D1(\sine_gen.n12626 ), 
    .C1(\sine_gen.n12627 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n684 ), .A0(\sine_gen.n414 ), .F0(\sine_gen.n12627 ), 
    .F1(\sine_gen.n16665 ));
  sine_gen_SLICE_204 \sine_gen.SLICE_204 ( .D1(\sine_gen.n12630 ), 
    .C1(\sine_gen.n12629 ), .B1(\sine_gen.n16665 ), 
    .A1(\sine_gen.address3[7] ), .C0(\sine_gen.n552 ), .B0(\sine_gen.n414 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n12629 ), 
    .F1(\sine_gen.n12897 ));
  sine_gen_SLICE_205 \sine_gen.SLICE_205 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n12747 ), .B0(\sine_gen.n12746 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n16659 ));
  sine_gen_SLICE_206 \sine_gen.SLICE_206 ( .D1(\sine_gen.n12750 ), 
    .C1(\sine_gen.n12749 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n16659 ), .C0(\sine_gen.n4139 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n3486 ), .F0(\sine_gen.n12749 ), .F1(\sine_gen.n16662 ));
  sine_gen_SLICE_207 \sine_gen.SLICE_207 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n31 ), .B1(\sine_gen.n62_adj_133 ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n30_adj_134 ), 
    .B0(\sine_gen.n400 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n31 ), 
    .F1(\sine_gen.n16653 ));
  sine_gen_SLICE_208 \sine_gen.SLICE_208 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n62_adj_131 ), .B1(\sine_gen.n16653 ), 
    .A1(\sine_gen.n31_adj_141 ), .D0(\sine_gen.n15_adj_129 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n61_adj_130 ), 
    .F0(\sine_gen.n62_adj_131 ), .F1(\sine_gen.n16656 ));
  sine_gen_SLICE_209 \sine_gen.SLICE_209 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n16647 ), .B1(\sine_gen.n2633 ), .A1(\sine_gen.n61 ), 
    .D0(\sine_gen.n2640 ), .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n13501 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n16647 ), 
    .F1(\sine_gen.n13289 ));
  sine_gen_SLICE_211 \sine_gen.SLICE_211 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n61 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n61 ), .F1(\sine_gen.n16641 ));
  sine_gen_SLICE_213 \sine_gen.SLICE_213 ( .D1(\sine_gen.n16488 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n4584 ), .D0(\sine_gen.n13161 ), .C0(\sine_gen.n13160 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n16485 ), 
    .F0(\sine_gen.n16488 ), .F1(\sine_gen.n16635 ));
  sine_gen_SLICE_214 \sine_gen.SLICE_214 ( .D0(\sine_gen.n4585 ), 
    .C0(\sine_gen.n12745 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n16635 ), .F0(\sine_gen.n12919 ));
  sine_gen_SLICE_215 \sine_gen.SLICE_215 ( .D1(\sine_gen.n1684 ), 
    .C1(\sine_gen.n1134 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n30_adj_117 ), 
    .B0(\sine_gen.n384 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1134 ), 
    .F1(\sine_gen.n16629 ));
  sine_gen_SLICE_216 \sine_gen.SLICE_216 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n16632 ), .B1(\sine_gen.n16602 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.n4907 ), 
    .C0(\sine_gen.address3[6] ), .B0(\sine_gen.n16629 ), .A0(\sine_gen.n1685 ), 
    .F0(\sine_gen.n16632 ), .F1(\sine_gen.n16953 ));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n9610 ), .B1(\sine_gen.n13347 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n3349 ), 
    .B0(\sine_gen.n15_adj_109 ), .F0(\sine_gen.n9610 ), .F1(\sine_gen.n9638 ));
  sine_gen_SLICE_219 \sine_gen.SLICE_219 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n12612 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n16062 ), .C0(\sine_gen.n450 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n533 ), .F0(\sine_gen.n12612 ), .F1(\sine_gen.n16623 ));
  sine_gen_SLICE_220 \sine_gen.SLICE_220 ( .D1(\sine_gen.n16623 ), 
    .C1(\sine_gen.n12614 ), .B1(\sine_gen.n12615 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n671 ), .A0(\sine_gen.n4795 ), .F0(\sine_gen.n12614 ), 
    .F1(\sine_gen.n16626 ));
  sine_gen_SLICE_221 \sine_gen.SLICE_221 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n8544 ), .B1(\sine_gen.n7_adj_174 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n8544 ), .F1(\sine_gen.n16605 ));
  sine_gen_SLICE_222 \sine_gen.SLICE_222 ( .D1(\sine_gen.n16605 ), 
    .C1(\sine_gen.n14_adj_175 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n8542 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n14_adj_175 ), .F1(\sine_gen.n16608 ));
  sine_gen_SLICE_223 \sine_gen.SLICE_223 ( .D1(\sine_gen.n1690 ), 
    .C1(\sine_gen.n16599 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n4908 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n1687 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1688 ), .F0(\sine_gen.n16599 ), 
    .F1(\sine_gen.n16602 ));
  sine_gen_SLICE_225 \sine_gen.SLICE_225 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n12579 ), .B0(\sine_gen.n12578 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n16593 ));
  sine_gen_SLICE_226 \sine_gen.SLICE_226 ( .D1(\sine_gen.n12727 ), 
    .C1(\sine_gen.n4571 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n13254 ), 
    .C0(\sine_gen.n13253 ), .B0(\sine_gen.n16593 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n4571 ), .F1(\sine_gen.n16251 ));
  sine_gen_SLICE_227 \sine_gen.SLICE_227 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n13194 ), .B0(\sine_gen.n16530 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n16587 ));
  sine_gen_SLICE_228 \sine_gen.SLICE_228 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n16518 ), .B0(\sine_gen.n13191 ), .A0(\sine_gen.n16587 ), 
    .F0(\sine_gen.n16590 ));
  sine_gen_SLICE_229 \sine_gen.SLICE_229 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n12587 ), .B1(\sine_gen.n12588 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n22_adj_152 ), .B0(\sine_gen.n466 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n12587 ), 
    .F1(\sine_gen.n16581 ));
  sine_gen_SLICE_230 \sine_gen.SLICE_230 ( .D1(\sine_gen.n16581 ), 
    .C1(\sine_gen.n13226 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n13227 ), .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n471 ), 
    .B0(\sine_gen.n14 ), .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n13226 ), 
    .F1(\sine_gen.n9637 ));
  sine_gen_SLICE_231 \sine_gen.SLICE_231 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13514 ), .B1(\sine_gen.n4913 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.n1106 ), .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n13514 ), 
    .F1(\sine_gen.n16575 ));
  sine_gen_SLICE_232 \sine_gen.SLICE_232 ( .C1(\sine_gen.n16578 ), 
    .B1(\sine_gen.n12934 ), .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n1698 ), 
    .C0(\sine_gen.n13524 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n16575 ), .F0(\sine_gen.n16578 ), .F1(\sine_gen.n13206 ));
  sine_gen_SLICE_233 \sine_gen.SLICE_233 ( .D1(\sine_gen.n12424 ), 
    .C1(\sine_gen.n29 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n29 ), .F1(\sine_gen.n16569 ));
  sine_gen_SLICE_234 \sine_gen.SLICE_234 ( .D1(\sine_gen.n15975 ), 
    .C1(\sine_gen.n12429 ), .B1(\sine_gen.address1[8] ), .A1(\sine_gen.n4561 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n5199 ), .B0(\sine_gen.n16569 ), 
    .A0(\sine_gen.n3443 ), .F0(\sine_gen.n12429 ), .F1(\sine_gen.n15978 ));
  sine_gen_SLICE_235 \sine_gen.SLICE_235 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n11014 ), .B1(\sine_gen.n675 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n11014 ), .F1(\sine_gen.n16563 ));
  sine_gen_SLICE_236 \sine_gen.SLICE_236 ( .C1(\sine_gen.n16566 ), 
    .B1(\sine_gen.n15942 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n13332 ), .C0(\sine_gen.n8434 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n16563 ), .F0(\sine_gen.n16566 ), .F1(\sine_gen.n12903 ));
  sine_gen_SLICE_238 \sine_gen.SLICE_238 ( .D1(\sine_gen.n16557 ), 
    .C1(\sine_gen.n13143 ), .B1(\sine_gen.n13142 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n14_adj_190 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.n15_adj_194 ), .F0(\sine_gen.n13143 ), 
    .F1(\sine_gen.n16560 ));
  sine_gen_SLICE_239 \sine_gen.SLICE_239 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n12936 ), .B1(\sine_gen.n12935 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1097 ), .A0(\sine_gen.n1230 ), .F0(\sine_gen.n12936 ), 
    .F1(\sine_gen.n16539 ));
  sine_gen_SLICE_240 \sine_gen.SLICE_240 ( .D1(\sine_gen.n12775 ), 
    .C1(\sine_gen.n13530 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n16539 ), .D0(\sine_gen.n30_adj_99 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.n1079 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n13530 ), 
    .F1(\sine_gen.n16542 ));
  sine_gen_SLICE_242 \sine_gen.SLICE_242 ( .D0(\sine_gen.n13077 ), 
    .C0(\sine_gen.n13076 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n16527 ), .F0(\sine_gen.n16530 ));
  sine_gen_SLICE_243 \sine_gen.SLICE_243 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13098 ), .B1(\sine_gen.n16398 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1744 ), .A0(\sine_gen.n1000 ), .F0(\sine_gen.n13098 ), 
    .F1(\sine_gen.n16515 ));
  sine_gen_SLICE_244 \sine_gen.SLICE_244 ( .D1(\sine_gen.n13110 ), 
    .C1(\sine_gen.n16416 ), .B1(\sine_gen.n16515 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n1013 ), .C0(\sine_gen.n16413 ), 
    .B0(\sine_gen.n15_adj_97 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n16416 ), .F1(\sine_gen.n16518 ));
  sine_gen_SLICE_245 \sine_gen.SLICE_245 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n13167 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n13166 ), .F0(\sine_gen.n16509 ));
  sine_gen_SLICE_246 \sine_gen.SLICE_246 ( .D0(\sine_gen.n16509 ), 
    .C0(\sine_gen.n16446 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n13134 ), .F0(\sine_gen.n16512 ));
  sine_gen_SLICE_247 \sine_gen.SLICE_247 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n4998 ), .B1(\sine_gen.n2195 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n997 ), .B0(\sine_gen.n1419 ), 
    .F0(\sine_gen.n4998 ), .F1(\sine_gen.n16503 ));
  sine_gen_SLICE_248 \sine_gen.SLICE_248 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n16428 ), .B1(\sine_gen.n13122 ), .A1(\sine_gen.n16503 ), 
    .D0(\sine_gen.n12860 ), .C0(\sine_gen.n16425 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n12861 ), 
    .F0(\sine_gen.n16428 ), .F1(\sine_gen.n16506 ));
  sine_gen_SLICE_249 \sine_gen.SLICE_249 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n16182 ), .B1(\sine_gen.n13096 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1573 ), .B0(\sine_gen.n1401 ), .A0(\sine_gen.n16179 ), 
    .F0(\sine_gen.n16182 ), .F1(\sine_gen.n16497 ));
  sine_gen_SLICE_251 \sine_gen.SLICE_251 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n5000 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n12787 ), 
    .F0(\sine_gen.n16491 ));
  sine_gen_SLICE_252 \sine_gen.SLICE_252 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n13214 ), .B1(\sine_gen.n13215 ), .A1(\sine_gen.n16491 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n1915 ), .B0(\sine_gen.n1343 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n13214 ), 
    .F1(\sine_gen.n16494 ));
  sine_gen_SLICE_253 \sine_gen.SLICE_253 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n12816 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n12815 ), .D0(\sine_gen.n3505 ), .C0(\sine_gen.n3526 ), 
    .B0(\sine_gen.address1[4] ), .F0(\sine_gen.n12816 ), 
    .F1(\sine_gen.n16485 ));
  sine_gen_SLICE_255 \sine_gen.SLICE_255 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n12819 ), .B1(\sine_gen.n12818 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1106 ), .A0(\sine_gen.n30_adj_158 ), .F0(\sine_gen.n12819 ), 
    .F1(\sine_gen.n16479 ));
  sine_gen_SLICE_256 \sine_gen.SLICE_256 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n16482 ), .B1(\sine_gen.n2293 ), .A1(\sine_gen.n16953 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n13157 ), 
    .B0(\sine_gen.n16479 ), .A0(\sine_gen.n13158 ), .F0(\sine_gen.n16482 ), 
    .F1(\sine_gen.n16956 ));
  sine_gen_SLICE_257 \sine_gen.SLICE_257 ( .D0(\sine_gen.n12821 ), 
    .C0(\sine_gen.n12822 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n16473 ));
  sine_gen_SLICE_258 \sine_gen.SLICE_258 ( .C1(\sine_gen.n16476 ), 
    .B1(\sine_gen.n16296 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n13155 ), 
    .B0(\sine_gen.n16473 ), .A0(\sine_gen.n13154 ), .F0(\sine_gen.n16476 ), 
    .F1(\sine_gen.n13203 ));
  sine_gen_SLICE_259 \sine_gen.SLICE_259 ( .D1(\sine_gen.n1355 ), 
    .C1(\sine_gen.n16911 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1351 ), 
    .D0(\sine_gen.n1350 ), .C0(\sine_gen.n1362 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n16911 ), .F1(\sine_gen.n5000 ));
  sine_gen_SLICE_261 \sine_gen.SLICE_261 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2633 ), .B1(\sine_gen.n15_adj_186 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2633 ), .F1(\sine_gen.n15927 ));
  sine_gen_SLICE_262 \sine_gen.SLICE_262 ( .D1(\sine_gen.n17121 ), 
    .C1(\sine_gen.n15930 ), .B1(\sine_gen.n16926 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n2722 ), .C0(\sine_gen.n15927 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n2723 ), .F0(\sine_gen.n15930 ), 
    .F1(\sine_gen.n13101 ));
  sine_gen_SLICE_263 \sine_gen.SLICE_263 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n12825 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n12824 ), .F0(\sine_gen.n16467 ));
  sine_gen_SLICE_264 \sine_gen.SLICE_264 ( .D1(\sine_gen.n16620 ), 
    .C1(\sine_gen.n16470 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n13151 ), 
    .B0(\sine_gen.n16467 ), .A0(\sine_gen.n13152 ), .F0(\sine_gen.n16470 ), 
    .F1(\sine_gen.n13199 ));
  sine_gen_SLICE_265 \sine_gen.SLICE_265 ( .D1(\sine_gen.n10887 ), 
    .C1(\sine_gen.n10886 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n1037 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1261 ), .F0(\sine_gen.n10886 ), 
    .F1(\sine_gen.n16461 ));
  sine_gen_SLICE_266 \sine_gen.SLICE_266 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13149 ), .B1(\sine_gen.n13148 ), .A1(\sine_gen.n16461 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1043 ), .A0(\sine_gen.n1259 ), 
    .F0(\sine_gen.n13149 ), .F1(\sine_gen.n16464 ));
  sine_gen_SLICE_267 \sine_gen.SLICE_267 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n12831 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n12830 ), .F0(\sine_gen.n16455 ));
  sine_gen_SLICE_268 \sine_gen.SLICE_268 ( .C1(\sine_gen.n16458 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n16038 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n13136 ), 
    .B0(\sine_gen.n16455 ), .A0(\sine_gen.n13137 ), .F0(\sine_gen.n16458 ), 
    .F1(\sine_gen.n13047 ));
  sine_gen_SLICE_269 \sine_gen.SLICE_269 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1043 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n998 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1043 ), .F1(\sine_gen.n16419 ));
  sine_gen_SLICE_270 \sine_gen.SLICE_270 ( .D1(\sine_gen.n16419 ), 
    .C1(\sine_gen.n15_adj_198 ), .B1(\sine_gen.n30_adj_89 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n15_adj_198 ), 
    .F1(\sine_gen.n16422 ));
  sine_gen_SLICE_271 \sine_gen.SLICE_271 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n1210 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n14_adj_190 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1210 ), .F1(\sine_gen.n681 ));
  sine_gen_SLICE_273 \sine_gen.SLICE_273 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13269 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n13268 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n1291 ), 
    .A0(\sine_gen.n1292 ), .F0(\sine_gen.n13269 ), .F1(\sine_gen.n16443 ));
  sine_gen_SLICE_274 \sine_gen.SLICE_274 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n13271 ), .B1(\sine_gen.n13272 ), .A1(\sine_gen.n16443 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n4975 ), .A0(\sine_gen.n1949 ), 
    .F0(\sine_gen.n13271 ), .F1(\sine_gen.n16446 ));
  sine_gen_SLICE_275 \sine_gen.SLICE_275 ( .D0(\sine_gen.n13064 ), 
    .C0(\sine_gen.n13065 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n16437 ));
  sine_gen_SLICE_276 \sine_gen.SLICE_276 ( .D1(\sine_gen.n16437 ), 
    .C1(\sine_gen.n16386 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n13062 ), .D0(\sine_gen.n5072 ), .C0(\sine_gen.n3024 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n16383 ), 
    .F0(\sine_gen.n16386 ), .F1(\sine_gen.n16440 ));
  sine_gen_SLICE_277 \sine_gen.SLICE_277 ( .D1(\sine_gen.n1402 ), 
    .C1(\sine_gen.n1399 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1399 ), .F1(\sine_gen.n16431 ));
  sine_gen_SLICE_278 \sine_gen.SLICE_278 ( .D1(\sine_gen.n17043 ), 
    .C1(\sine_gen.n16434 ), .B1(\sine_gen.n13125 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n12878 ), 
    .C0(\sine_gen.n16431 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n12879 ), .F0(\sine_gen.n16434 ), .F1(\sine_gen.n13179 ));
  sine_gen_SLICE_279 \sine_gen.SLICE_279 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n13328 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1418 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n13328 ), .F1(\sine_gen.n16425 ));
  sine_gen_SLICE_281 \sine_gen.SLICE_281 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n13397 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n9485 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n9485 ), .F1(\sine_gen.n16875 ));
  sine_gen_SLICE_282 \sine_gen.SLICE_282 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n9537 ), .B1(\sine_gen.n2712 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n15_adj_109 ), .C0(\sine_gen.n16875 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n7608 ), .F0(\sine_gen.n9537 ), 
    .F1(\sine_gen.n16407 ));
  sine_gen_SLICE_283 \sine_gen.SLICE_283 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n30_adj_96 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n30_adj_89 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n30_adj_96 ), 
    .F1(\sine_gen.n16413 ));
  sine_gen_SLICE_286 \sine_gen.SLICE_286 ( .D1(\sine_gen.n16407 ), 
    .C1(\sine_gen.n2978 ), .B1(\sine_gen.n9539 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n15_adj_109 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n61_adj_120 ), 
    .F0(\sine_gen.n2978 ), .F1(\sine_gen.n16410 ));
  sine_gen_SLICE_287 \sine_gen.SLICE_287 ( .D1(\sine_gen.n13284 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n13283 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n9578 ), .C0(\sine_gen.n2650 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n13284 ), 
    .F1(\sine_gen.n16401 ));
  sine_gen_SLICE_288 \sine_gen.SLICE_288 ( .D1(\sine_gen.n13287 ), 
    .C1(\sine_gen.n13286 ), .B1(\sine_gen.n16401 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n15_adj_167 ), 
    .C0(\sine_gen.n16641 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n30_adj_111 ), .F0(\sine_gen.n13286 ), 
    .F1(\sine_gen.n13100 ));
  sine_gen_SLICE_289 \sine_gen.SLICE_289 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n46_adj_204 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n61_adj_205 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n46_adj_204 ), 
    .F1(\sine_gen.n16395 ));
  sine_gen_SLICE_290 \sine_gen.SLICE_290 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n15_adj_97 ), .B1(\sine_gen.n16395 ), 
    .A1(\sine_gen.n30_adj_96 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n15_adj_97 ), 
    .F1(\sine_gen.n16398 ));
  sine_gen_SLICE_291 \sine_gen.SLICE_291 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n13311 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n13310 ), .D0(\sine_gen.n2880 ), .C0(\sine_gen.n5049 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n13311 ), 
    .F1(\sine_gen.n16389 ));
  sine_gen_SLICE_295 \sine_gen.SLICE_295 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n13038 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n16350 ), .F0(\sine_gen.n16377 ));
  sine_gen_SLICE_296 \sine_gen.SLICE_296 ( .D0(\sine_gen.n16377 ), 
    .C0(\sine_gen.n16344 ), .B0(\sine_gen.n13035 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n16380 ));
  sine_gen_SLICE_297 \sine_gen.SLICE_297 ( .D1(\sine_gen.n3404 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n4234 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3404 ), .F1(\sine_gen.n16371 ));
  sine_gen_SLICE_298 \sine_gen.SLICE_298 ( .D1(\sine_gen.n12654 ), 
    .C1(\sine_gen.n12653 ), .B1(\sine_gen.n16371 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3333 ), .B0(\sine_gen.n8537 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n12653 ), .F1(\sine_gen.n16374 ));
  sine_gen_SLICE_299 \sine_gen.SLICE_299 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n5226 ), .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n4243 ), 
    .F0(\sine_gen.n16365 ));
  sine_gen_SLICE_300 \sine_gen.SLICE_300 ( .D0(\sine_gen.n16365 ), 
    .C0(\sine_gen.n13141 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n12829 ), .F0(\sine_gen.n16368 ));
  sine_gen_SLICE_301 \sine_gen.SLICE_301 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n518 ), .B1(\sine_gen.n15_adj_113 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n518 ), .F1(\sine_gen.n784 ));
  sine_gen_SLICE_303 \sine_gen.SLICE_303 ( .D1(\sine_gen.n3404 ), 
    .C1(\sine_gen.n8464 ), .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n12433 ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.n10_adj_211 ), .F0(\sine_gen.n8464 ), .F1(\sine_gen.n12654 ));
  sine_gen_SLICE_304 \sine_gen.SLICE_304 ( .C1(\sine_gen.n12433 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n12433 ), 
    .F1(\sine_gen.n13392 ));
  sine_gen_SLICE_305 \sine_gen.SLICE_305 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n12684 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n16092 ), .C0(\sine_gen.n5173 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n3924 ), .F0(\sine_gen.n12684 ), .F1(\sine_gen.n16353 ));
  sine_gen_SLICE_306 \sine_gen.SLICE_306 ( .D1(\sine_gen.n16353 ), 
    .C1(\sine_gen.n12686 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n12687 ), .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n3222 ), 
    .A0(\sine_gen.n3214 ), .F0(\sine_gen.n12686 ), .F1(\sine_gen.n16356 ));
  sine_gen_SLICE_307 \sine_gen.SLICE_307 ( .D1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2654 ), 
    .F1(\sine_gen.n61_adj_108 ));
  sine_gen_SLICE_308 \sine_gen.SLICE_308 ( .C1(\sine_gen.n2857 ), 
    .B1(\sine_gen.n2657 ), .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n2654 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.n29_adj_232 ), .F0(\sine_gen.n2857 ), .F1(\sine_gen.n2988 ));
  sine_gen_SLICE_309 \sine_gen.SLICE_309 ( .C1(\sine_gen.n3349 ), 
    .B1(\sine_gen.n30_adj_217 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3349 ), .F1(\sine_gen.n2669 ));
  sine_gen_SLICE_310 \sine_gen.SLICE_310 ( .D1(\sine_gen.n61 ), 
    .C1(\sine_gen.n29_adj_227 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.n3349 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n29_adj_232 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n5037 ), .F1(\sine_gen.n5043 ));
  sine_gen_SLICE_312 \sine_gen.SLICE_312 ( .D1(\sine_gen.n12693 ), 
    .C1(\sine_gen.n12692 ), .B1(\sine_gen.n16347 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n5175 ), .B0(\sine_gen.n3189 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n12692 ), .F1(\sine_gen.n16350 ));
  sine_gen_SLICE_313 \sine_gen.SLICE_313 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n30_adj_215 ), 
    .F1(\sine_gen.n15_adj_235 ));
  sine_gen_SLICE_314 \sine_gen.SLICE_314 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n9258 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n30_adj_215 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n9258 ), .F1(\sine_gen.n1080 ));
  sine_gen_SLICE_315 \sine_gen.SLICE_315 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n16098 ), .B1(\sine_gen.n12702 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n3194 ), .C0(\sine_gen.n3938 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n12702 ), 
    .F1(\sine_gen.n16341 ));
  sine_gen_SLICE_316 \sine_gen.SLICE_316 ( .D1(\sine_gen.n12705 ), 
    .C1(\sine_gen.n16104 ), .B1(\sine_gen.n16341 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16101 ), .B0(\sine_gen.n3207 ), .A0(\sine_gen.n15_adj_202 ), 
    .F0(\sine_gen.n16104 ), .F1(\sine_gen.n16344 ));
  sine_gen_SLICE_317 \sine_gen.SLICE_317 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n13229 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n13230 ), .F0(\sine_gen.n16335 ));
  sine_gen_SLICE_318 \sine_gen.SLICE_318 ( .D1(\sine_gen.n16332 ), 
    .C1(\sine_gen.n16338 ), .B1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n13028 ), .C0(\sine_gen.address3[6] ), 
    .B0(\sine_gen.n16335 ), .A0(\sine_gen.n13029 ), .F0(\sine_gen.n16338 ), 
    .F1(\sine_gen.n13169 ));
  sine_gen_SLICE_319 \sine_gen.SLICE_319 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n13232 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n13233 ), .F0(\sine_gen.n16329 ));
  sine_gen_SLICE_320 \sine_gen.SLICE_320 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13026 ), .B1(\sine_gen.n13025 ), .A1(\sine_gen.n16329 ), 
    .D0(\sine_gen.n1332 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n15_adj_122 ), .F0(\sine_gen.n13026 ), 
    .F1(\sine_gen.n16332 ));
  sine_gen_SLICE_321 \sine_gen.SLICE_321 ( .D1(\sine_gen.n61_adj_120 ), 
    .C1(\sine_gen.n15_adj_83 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_83 ), .F1(\sine_gen.n62_adj_121 ));
  sine_gen_SLICE_322 \sine_gen.SLICE_322 ( .D1(\sine_gen.n2657 ), 
    .C1(\sine_gen.n2658 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.n29_adj_232 ), 
    .B0(\sine_gen.n15_adj_83 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n2658 ), .F1(\sine_gen.n5068 ));
  sine_gen_SLICE_323 \sine_gen.SLICE_323 ( .D1(\sine_gen.n13235 ), 
    .C1(\sine_gen.n13236 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n1332 ), .C0(\sine_gen.n1311 ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n13236 ), 
    .F1(\sine_gen.n16323 ));
  sine_gen_SLICE_324 \sine_gen.SLICE_324 ( .D1(\sine_gen.n2390 ), 
    .C1(\sine_gen.n16326 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n16323 ), .C0(\sine_gen.n13022 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n13023 ), 
    .F0(\sine_gen.n16326 ), .F1(\sine_gen.n13167 ));
  sine_gen_SLICE_325 \sine_gen.SLICE_325 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3927 ), .B0(\sine_gen.n3226 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n17115 ));
  sine_gen_SLICE_326 \sine_gen.SLICE_326 ( .C1(\sine_gen.n17118 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n4506 ), .D0(\sine_gen.n17115 ), 
    .C0(\sine_gen.n3928 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n3463 ), 
    .F0(\sine_gen.n17118 ), .F1(\sine_gen.n13038 ));
  sine_gen_SLICE_327 \sine_gen.SLICE_327 ( .D1(\sine_gen.n13239 ), 
    .C1(\sine_gen.n13238 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n3349 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n2660 ), .F0(\sine_gen.n13238 ), 
    .F1(\sine_gen.n16317 ));
  sine_gen_SLICE_328 \sine_gen.SLICE_328 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n16317 ), .B1(\sine_gen.n13016 ), .A1(\sine_gen.n9600 ), 
    .D0(\sine_gen.n2682 ), .B0(\sine_gen.n15_adj_109 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n9600 ), .F1(\sine_gen.n16320 ));
  sine_gen_SLICE_329 \sine_gen.SLICE_329 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n16851 ), .B1(\sine_gen.n1307 ), .A1(\sine_gen.n30_adj_177 ), 
    .D0(\sine_gen.n1520 ), .C0(\sine_gen.n1526 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n16851 ), 
    .F1(\sine_gen.n13272 ));
  sine_gen_SLICE_331 \sine_gen.SLICE_331 ( .D0(\sine_gen.n10885 ), 
    .C0(\sine_gen.n9637 ), .B0(\sine_gen.address3[8] ), .A0(\sine_gen.n16311 ), 
    .F0(\sine_gen.n16314 ));
  sine_gen_SLICE_332 \sine_gen.SLICE_332 ( .D1(\sine_gen.n17202 ), 
    .C1(\sine_gen.n12601 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n9623 ), .C0(\sine_gen.n483 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n17205 ), 
    .F0(\sine_gen.n12601 ), .F1(\sine_gen.n16311 ));
  sine_gen_SLICE_333 \sine_gen.SLICE_333 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.address3[6] ), .B0(\sine_gen.n9627 ), .A0(\sine_gen.n778 ), 
    .F0(\sine_gen.n16305 ));
  sine_gen_SLICE_334 \sine_gen.SLICE_334 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n16308 ), .B1(\sine_gen.n16224 ), .D0(\sine_gen.n16305 ), 
    .C0(\sine_gen.n12596 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n12597 ), .F0(\sine_gen.n16308 ), .F1(\sine_gen.n12946 ));
  sine_gen_SLICE_335 \sine_gen.SLICE_335 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3878 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3328 ), 
    .F0(\sine_gen.n16299 ));
  sine_gen_SLICE_336 \sine_gen.SLICE_336 ( .C1(\sine_gen.n16302 ), 
    .B1(\sine_gen.n16290 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n5155 ), .B0(\sine_gen.n16299 ), 
    .A0(\sine_gen.n3879 ), .F0(\sine_gen.n16302 ), .F1(\sine_gen.n13053 ));
  sine_gen_SLICE_337 \sine_gen.SLICE_337 ( .D1(\sine_gen.n29_adj_107 ), 
    .C1(\sine_gen.n15_adj_167 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_167 ), 
    .F1(\sine_gen.n2650 ));
  sine_gen_SLICE_339 \sine_gen.SLICE_339 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2637 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2637 ), .F1(\sine_gen.n2862 ));
  sine_gen_SLICE_341 \sine_gen.SLICE_341 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1080 ), .B0(\sine_gen.n1243 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n16293 ));
  sine_gen_SLICE_342 \sine_gen.SLICE_342 ( .D1(\sine_gen.n1709 ), 
    .C1(\sine_gen.n4920 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n16293 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.n7600 ), .F0(\sine_gen.n4920 ), 
    .F1(\sine_gen.n16296 ));
  sine_gen_SLICE_343 \sine_gen.SLICE_343 ( .D1(\sine_gen.n1230 ), 
    .C1(\sine_gen.n17109 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n1436 ), 
    .D0(\sine_gen.n1864 ), .C0(\sine_gen.n13408 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n17109 ), 
    .F1(\sine_gen.n13114 ));
  sine_gen_SLICE_345 \sine_gen.SLICE_345 ( .D1(\sine_gen.n3537 ), 
    .C1(\sine_gen.n4109 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n3535 ), .B0(\sine_gen.n3541 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n4109 ), .F1(\sine_gen.n12734 ));
  sine_gen_SLICE_347 \sine_gen.SLICE_347 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n16287 ), .B1(\sine_gen.n3884 ), .A1(\sine_gen.n5156 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n3881 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3882 ), .F0(\sine_gen.n16287 ), 
    .F1(\sine_gen.n16290 ));
  sine_gen_SLICE_349 \sine_gen.SLICE_349 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n12738 ), .B1(\sine_gen.n16134 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n4111 ), .C0(\sine_gen.n12889 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n12738 ), 
    .F1(\sine_gen.n16281 ));
  sine_gen_SLICE_350 \sine_gen.SLICE_350 ( .D1(\sine_gen.n12741 ), 
    .C1(\sine_gen.n12740 ), .B1(\sine_gen.n16281 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n4116 ), .B0(\sine_gen.n5219 ), .F0(\sine_gen.n12740 ), 
    .F1(\sine_gen.n16284 ));
  sine_gen_SLICE_351 \sine_gen.SLICE_351 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n5215 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3535 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n3541 ), .A0(\sine_gen.n3536 ), 
    .F0(\sine_gen.n5215 ), .F1(\sine_gen.n12735 ));
  sine_gen_SLICE_353 \sine_gen.SLICE_353 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n13522 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n5161 ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n3300 ), .A0(\sine_gen.n3310 ), 
    .F0(\sine_gen.n5161 ), .F1(\sine_gen.n16275 ));
  sine_gen_SLICE_354 \sine_gen.SLICE_354 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n16278 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n12667 ), .D0(\sine_gen.n3892 ), .C0(\sine_gen.n13534 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n16275 ), 
    .F0(\sine_gen.n16278 ), .F1(\sine_gen.n17169 ));
  sine_gen_SLICE_355 \sine_gen.SLICE_355 ( .D1(\sine_gen.n2737 ), 
    .C1(\sine_gen.n2624 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2624 ), .F1(\sine_gen.n5048 ));
  sine_gen_SLICE_356 \sine_gen.SLICE_356 ( .D1(\sine_gen.n2624 ), 
    .C1(\sine_gen.n29_adj_107 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n29_adj_107 ), .F1(\sine_gen.n2872 ));
  sine_gen_SLICE_357 \sine_gen.SLICE_357 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n678 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n8550 ), 
    .D0(\sine_gen.n45 ), .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n430 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n678 ), .F1(\sine_gen.n15939 ));
  sine_gen_SLICE_358 \sine_gen.SLICE_358 ( .C1(\sine_gen.n430 ), 
    .B1(\sine_gen.n543 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n430 ), .F1(\sine_gen.n4800 ));
  sine_gen_SLICE_359 \sine_gen.SLICE_359 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n7_adj_222 ), .B1(\sine_gen.n3257 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n7_adj_222 ), .F1(\sine_gen.n16023 ));
  sine_gen_SLICE_360 \sine_gen.SLICE_360 ( .D1(\sine_gen.address1[7] ), 
    .B1(\sine_gen.n16026 ), .A1(\sine_gen.n15996 ), .D0(\sine_gen.n16023 ), 
    .C0(\sine_gen.n3260 ), .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n12453 ), 
    .F0(\sine_gen.n16026 ), .F1(\sine_gen.n13044 ));
  sine_gen_SLICE_361 \sine_gen.SLICE_361 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n12903 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n12902 ), .F0(\sine_gen.n16263 ));
  sine_gen_SLICE_362 \sine_gen.SLICE_362 ( .D1(\sine_gen.n12897 ), 
    .C1(\sine_gen.n16188 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.n16263 ), .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n16185 ), .B0(\sine_gen.n16974 ), .A0(\sine_gen.n818 ), 
    .F0(\sine_gen.n16188 ), .F1(\sine_gen.n12954 ));
  sine_gen_SLICE_363 \sine_gen.SLICE_363 ( .D1(\sine_gen.n12728 ), 
    .C1(\sine_gen.n12729 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .C0(\sine_gen.n4097 ), .B0(\sine_gen.n5207 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n12729 ), 
    .F1(\sine_gen.n16257 ));
  sine_gen_SLICE_364 \sine_gen.SLICE_364 ( .D1(\sine_gen.n12732 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n16128 ), 
    .A1(\sine_gen.n16257 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16125 ), .B0(\sine_gen.n3545 ), .A0(\sine_gen.n30_adj_231 ), 
    .F0(\sine_gen.n16128 ), .F1(\sine_gen.n16260 ));
  sine_gen_SLICE_365 \sine_gen.SLICE_365 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3541 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3541 ), .F1(\sine_gen.n4405 ));
  sine_gen_SLICE_366 \sine_gen.SLICE_366 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n4574 ), .B1(\sine_gen.n16251 ), .A1(\sine_gen.n4573 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.n4405 ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.n8554 ), .F0(\sine_gen.n4574 ), 
    .F1(\sine_gen.n16254 ));
  sine_gen_SLICE_369 \sine_gen.SLICE_369 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3317 ), .A1(\sine_gen.n9570 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3317 ), .F1(\sine_gen.n5155 ));
  sine_gen_SLICE_371 \sine_gen.SLICE_371 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n4404 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.n9501 ), .C0(\sine_gen.n5205 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n4404 ), .F1(\sine_gen.n4573 ));
  sine_gen_SLICE_372 \sine_gen.SLICE_372 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n7608 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n7608 ), .F1(\sine_gen.n5205 ));
  sine_gen_SLICE_373 \sine_gen.SLICE_373 ( .D1(\sine_gen.n3733 ), 
    .C1(\sine_gen.n17079 ), .B1(\sine_gen.n3309 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n3308 ), .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n3417 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n17079 ), 
    .F1(\sine_gen.n13141 ));
  sine_gen_SLICE_376 \sine_gen.SLICE_376 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n12734 ), .B0(\sine_gen.n16239 ), .A0(\sine_gen.n12735 ), 
    .F0(\sine_gen.n16242 ));
  sine_gen_SLICE_377 \sine_gen.SLICE_377 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.n53_adj_103 ), 
    .F0(\sine_gen.n12462 ), .F1(\sine_gen.n13239 ));
  sine_gen_SLICE_378 \sine_gen.SLICE_378 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n53_adj_103 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n53_adj_103 ), .F1(\sine_gen.n12424 ));
  sine_gen_SLICE_379 \sine_gen.SLICE_379 ( .D1(\sine_gen.n3424 ), 
    .C1(\sine_gen.n17073 ), .B1(\sine_gen.n3630 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n13404 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n4058 ), .F0(\sine_gen.n17073 ), 
    .F1(\sine_gen.n12709 ));
  sine_gen_SLICE_381 \sine_gen.SLICE_381 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n12894 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n12893 ), .F0(\sine_gen.n16233 ));
  sine_gen_SLICE_382 \sine_gen.SLICE_382 ( .D0(\sine_gen.n16233 ), 
    .C0(\sine_gen.n16074 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n12648 ), .F0(\sine_gen.n16236 ));
  sine_gen_SLICE_384 \sine_gen.SLICE_384 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n13165 ), .B1(\sine_gen.n12586 ), .A1(\sine_gen.n16227 ), 
    .D0(\sine_gen.n3514 ), .C0(\sine_gen.n17061 ), .B0(\sine_gen.n3512 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n13165 ), 
    .F1(\sine_gen.n16230 ));
  sine_gen_SLICE_385 \sine_gen.SLICE_385 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n12606 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n12605 ), .F0(\sine_gen.n16215 ));
  sine_gen_SLICE_386 \sine_gen.SLICE_386 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n16056 ), .B1(\sine_gen.n12609 ), .A1(\sine_gen.n16215 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n16053 ), 
    .B0(\sine_gen.n30_adj_195 ), .A0(\sine_gen.n15_adj_81 ), 
    .F0(\sine_gen.n16056 ), .F1(\sine_gen.n16218 ));
  sine_gen_SLICE_387 \sine_gen.SLICE_387 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3526 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n15_adj_94 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3526 ), .F1(\sine_gen.n17061 ));
  sine_gen_SLICE_389 \sine_gen.SLICE_389 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n30_adj_102 ), .B1(\sine_gen.n16209 ), 
    .A1(\sine_gen.n15_adj_151 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n30_adj_102 ), 
    .F1(\sine_gen.n16212 ));
  sine_gen_SLICE_390 \sine_gen.SLICE_390 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1096 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1093 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1096 ), .F1(\sine_gen.n16209 ));
  sine_gen_SLICE_391 \sine_gen.SLICE_391 ( .D1(\sine_gen.n3287 ), 
    .C1(\sine_gen.n3290 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3290 ), .F1(\sine_gen.n16083 ));
  sine_gen_SLICE_392 \sine_gen.SLICE_392 ( .D1(\sine_gen.n16083 ), 
    .C1(\sine_gen.n30_adj_106 ), .B1(\sine_gen.n15_adj_114 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n30_adj_106 ), 
    .F1(\sine_gen.n16086 ));
  sine_gen_SLICE_393 \sine_gen.SLICE_393 ( .D1(\sine_gen.n1200 ), 
    .C1(\sine_gen.n458 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n458 ), .F1(\sine_gen.n16203 ));
  sine_gen_SLICE_394 \sine_gen.SLICE_394 ( .D1(\sine_gen.n1201 ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.n16203 ), .A1(\sine_gen.n439 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1201 ), .F1(\sine_gen.n16206 ));
  sine_gen_SLICE_395 \sine_gen.SLICE_395 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1026 ), .A1(\sine_gen.n1016 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1016 ), .F1(\sine_gen.n1741 ));
  sine_gen_SLICE_396 \sine_gen.SLICE_396 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13080 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n13079 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n1741 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n30 ), .F0(\sine_gen.n13080 ), 
    .F1(\sine_gen.n17019 ));
  sine_gen_SLICE_397 \sine_gen.SLICE_397 ( .D1(\sine_gen.n12753 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n12752 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3485 ), .B0(\sine_gen.n3486 ), .F0(\sine_gen.n12753 ), 
    .F1(\sine_gen.n16191 ));
  sine_gen_SLICE_398 \sine_gen.SLICE_398 ( .D1(\sine_gen.n16191 ), 
    .C1(\sine_gen.n12755 ), .B1(\sine_gen.n12756 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n5223 ), .B0(\sine_gen.n4143 ), .F0(\sine_gen.n12755 ), 
    .F1(\sine_gen.n16194 ));
  sine_gen_SLICE_399 \sine_gen.SLICE_399 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n12633 ), .B1(\sine_gen.n12632 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n4801 ), .A0(\sine_gen.n686 ), .F0(\sine_gen.n12633 ), 
    .F1(\sine_gen.n16185 ));
  sine_gen_SLICE_401 \sine_gen.SLICE_401 ( .D1(\sine_gen.n17031 ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n2367 ), .A1(\sine_gen.n16146 ), 
    .D0(\sine_gen.n13117 ), .C0(\sine_gen.n13114 ), 
    .B0(\sine_gen.address3[8] ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n17031 ), .F1(\sine_gen.n17034 ));
  sine_gen_SLICE_403 \sine_gen.SLICE_403 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n13390 ), .B1(\sine_gen.address3[2] ), .A1(\sine_gen.n8277 ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n13390 ), .F1(\sine_gen.n1081 ));
  sine_gen_SLICE_404 \sine_gen.SLICE_404 ( .C1(\sine_gen.n8277 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1073 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n8277 ), .F1(\sine_gen.n1243 ));
  sine_gen_SLICE_406 \sine_gen.SLICE_406 ( .D1(\sine_gen.n1398 ), 
    .C1(\sine_gen.n1396 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1396 ), .F1(\sine_gen.n16179 ));
  sine_gen_SLICE_407 \sine_gen.SLICE_407 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1391 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1390 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1391 ), .F1(\sine_gen.n16173 ));
  sine_gen_SLICE_408 \sine_gen.SLICE_408 ( .D1(\sine_gen.n1479 ), 
    .C1(\sine_gen.n1392 ), .B1(\sine_gen.n16173 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1392 ), .F1(\sine_gen.n16176 ));
  sine_gen_SLICE_409 \sine_gen.SLICE_409 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n13101 ), .B0(\sine_gen.n13100 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n16167 ));
  sine_gen_SLICE_410 \sine_gen.SLICE_410 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n13437 ), .B0(\sine_gen.n16152 ), .A0(\sine_gen.n16167 ), 
    .F0(\sine_gen.n16170 ));
  sine_gen_SLICE_411 \sine_gen.SLICE_411 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1576 ), .B1(\sine_gen.n1384 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1576 ), .F1(\sine_gen.n16161 ));
  sine_gen_SLICE_412 \sine_gen.SLICE_412 ( .D1(\sine_gen.n13033 ), 
    .C1(\sine_gen.n16164 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n16161 ), .B0(\sine_gen.n1373 ), .A0(\sine_gen.n1577 ), 
    .F0(\sine_gen.n16164 ), .F1(\sine_gen.n17055 ));
  sine_gen_SLICE_413 \sine_gen.SLICE_413 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n17001 ), .B1(\sine_gen.n3478 ), .A1(\sine_gen.n3481 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n3487 ), .B0(\sine_gen.n3501 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n17001 ), 
    .F1(\sine_gen.n12747 ));
  sine_gen_SLICE_415 \sine_gen.SLICE_415 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3246 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3247 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3247 ), .F1(\sine_gen.n16155 ));
  sine_gen_SLICE_416 \sine_gen.SLICE_416 ( .D1(\sine_gen.n17142 ), 
    .C1(\sine_gen.n16158 ), .B1(\sine_gen.address1[6] ), .D0(\sine_gen.n3249 ), 
    .C0(\sine_gen.n16155 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3241 ), 
    .F0(\sine_gen.n16158 ), .F1(\sine_gen.n4499 ));
  sine_gen_SLICE_417 \sine_gen.SLICE_417 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3714 ), .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3720 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3714 ), .F1(\sine_gen.n16995 ));
  sine_gen_SLICE_418 \sine_gen.SLICE_418 ( .D0(\sine_gen.n30_adj_135 ), 
    .C0(\sine_gen.n16995 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3501 ), 
    .F0(\sine_gen.n12756 ));
  sine_gen_SLICE_419 \sine_gen.SLICE_419 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n13290 ), .B1(\sine_gen.n13289 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n2644 ), .A0(\sine_gen.n2727 ), .F0(\sine_gen.n13290 ), 
    .F1(\sine_gen.n16149 ));
  sine_gen_SLICE_420 \sine_gen.SLICE_420 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n13292 ), .B1(\sine_gen.n13293 ), .A1(\sine_gen.n16149 ), 
    .D0(\sine_gen.n5043 ), .C0(\sine_gen.n2865 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n13292 ), .F1(\sine_gen.n16152 ));
  sine_gen_SLICE_421 \sine_gen.SLICE_421 ( .D1(\sine_gen.n12412 ), 
    .C1(\sine_gen.n29_adj_172 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n29_adj_172 ), 
    .F1(\sine_gen.n16143 ));
  sine_gen_SLICE_422 \sine_gen.SLICE_422 ( .D0(\sine_gen.n1249 ), 
    .C0(\sine_gen.n4951 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n16143 ), 
    .F0(\sine_gen.n16146 ));
  sine_gen_SLICE_423 \sine_gen.SLICE_423 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n16992 ), .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n518 ), 
    .D0(\sine_gen.n7598 ), .C0(\sine_gen.n16989 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n15_adj_113 ), .F0(\sine_gen.n16992 ), 
    .F1(\sine_gen.n16221 ));
  sine_gen_SLICE_424 \sine_gen.SLICE_424 ( .D1(\sine_gen.n13400 ), 
    .C1(\sine_gen.n482 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n482 ), .F1(\sine_gen.n16989 ));
  sine_gen_SLICE_425 \sine_gen.SLICE_425 ( .D1(\sine_gen.n7_adj_228 ), 
    .C1(\sine_gen.n8534 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n8534 ), .F1(\sine_gen.n16137 ));
  sine_gen_SLICE_426 \sine_gen.SLICE_426 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n8532 ), .B1(\sine_gen.n16137 ), .A1(\sine_gen.n14_adj_229 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n8532 ), .F1(\sine_gen.n16140 ));
  sine_gen_SLICE_427 \sine_gen.SLICE_427 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n9548 ), .A1(\sine_gen.n372 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n9548 ), .F1(\sine_gen.n16965 ));
  sine_gen_SLICE_428 \sine_gen.SLICE_428 ( .D1(\sine_gen.n827 ), 
    .C1(\sine_gen.n16968 ), .B1(\sine_gen.address3[6] ), .D0(\sine_gen.n400 ), 
    .C0(\sine_gen.n16965 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n61_adj_130 ), .F0(\sine_gen.n16968 ), .F1(\sine_gen.n904 ));
  sine_gen_SLICE_429 \sine_gen.SLICE_429 ( .D1(\sine_gen.n3529 ), 
    .C1(\sine_gen.n3527 ), .B1(\sine_gen.n16131 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3527 ), .F1(\sine_gen.n16134 ));
  sine_gen_SLICE_430 \sine_gen.SLICE_430 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3539 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3535 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3535 ), .F1(\sine_gen.n16131 ));
  sine_gen_SLICE_432 \sine_gen.SLICE_432 ( .D1(\sine_gen.n6_adj_159 ), 
    .C1(\sine_gen.n3544 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3544 ), .F1(\sine_gen.n16125 ));
  sine_gen_SLICE_433 \sine_gen.SLICE_433 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2210 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n4957 ), .B0(\sine_gen.address3[1] ), .A0(\sine_gen.n9518 ), 
    .F0(\sine_gen.n2210 ), .F1(\sine_gen.n2379 ));
  sine_gen_SLICE_434 \sine_gen.SLICE_434 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n7598 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n7598 ), .F1(\sine_gen.n4957 ));
  sine_gen_SLICE_435 \sine_gen.SLICE_435 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2211 ), .B1(\sine_gen.n7596 ), .A1(\sine_gen.n6 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1347 ), .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n2211 ), 
    .F1(\sine_gen.n2380 ));
  sine_gen_SLICE_436 \sine_gen.SLICE_436 ( .C1(\sine_gen.n1347 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1341 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1347 ), .F1(\sine_gen.n1915 ));
  sine_gen_SLICE_437 \sine_gen.SLICE_437 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3593 ), .B1(\sine_gen.n3596 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3593 ), .F1(\sine_gen.n16119 ));
  sine_gen_SLICE_438 \sine_gen.SLICE_438 ( .D1(\sine_gen.n16119 ), 
    .C1(\sine_gen.n12890 ), .B1(\sine_gen.n12891 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n12890 ), 
    .F1(\sine_gen.n16122 ));
  sine_gen_SLICE_439 \sine_gen.SLICE_439 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n9624 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n13322 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.n22_adj_152 ), .A0(\sine_gen.n15_adj_113 ), 
    .F0(\sine_gen.n9624 ), .F1(\sine_gen.n9627 ));
  sine_gen_SLICE_441 \sine_gen.SLICE_441 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1414 ), .B1(\sine_gen.n1403 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1414 ), .F1(\sine_gen.n16929 ));
  sine_gen_SLICE_442 \sine_gen.SLICE_442 ( .D1(\sine_gen.n16929 ), 
    .C1(\sine_gen.n4881 ), .B1(\sine_gen.n1399 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n4881 ), .F1(\sine_gen.n16932 ));
  sine_gen_SLICE_443 \sine_gen.SLICE_443 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_113 ), .A1(\sine_gen.n30_adj_230 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n15_adj_113 ), .F1(\sine_gen.n495 ));
  sine_gen_SLICE_445 \sine_gen.SLICE_445 ( .D1(\sine_gen.n3768 ), 
    .C1(\sine_gen.n3591 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3591 ), .F1(\sine_gen.n15951 ));
  sine_gen_SLICE_446 \sine_gen.SLICE_446 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3769 ), .B1(\sine_gen.n15951 ), .A1(\sine_gen.n3582 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3769 ), .F1(\sine_gen.n15954 ));
  sine_gen_SLICE_447 \sine_gen.SLICE_447 ( .D1(\sine_gen.n2723 ), 
    .C1(\sine_gen.n16923 ), .B1(\sine_gen.n2634 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n2722 ), .A0(\sine_gen.n61_adj_120 ), .F0(\sine_gen.n16923 ), 
    .F1(\sine_gen.n16926 ));
  sine_gen_SLICE_449 \sine_gen.SLICE_449 ( .D1(\sine_gen.n3592 ), 
    .C1(\sine_gen.n3590 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3590 ), .F1(\sine_gen.n16917 ));
  sine_gen_SLICE_450 \sine_gen.SLICE_450 ( .C1(\sine_gen.n16920 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n15954 ), .D0(\sine_gen.n3767 ), 
    .C0(\sine_gen.n16917 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3595 ), 
    .F0(\sine_gen.n16920 ), .F1(\sine_gen.n4569 ));
  sine_gen_SLICE_451 \sine_gen.SLICE_451 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n13363 ), .B1(\sine_gen.n3612 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n13363 ), .F1(\sine_gen.n16113 ));
  sine_gen_SLICE_452 \sine_gen.SLICE_452 ( .D1(\sine_gen.n16113 ), 
    .C1(\sine_gen.n12866 ), .B1(\sine_gen.n12867 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n12866 ), 
    .F1(\sine_gen.n16116 ));
  sine_gen_SLICE_453 \sine_gen.SLICE_453 ( .D1(\sine_gen.n15966 ), 
    .C1(\sine_gen.n16908 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n16905 ), .B0(\sine_gen.n3673 ), 
    .A0(\sine_gen.n3586 ), .F0(\sine_gen.n16908 ), .F1(\sine_gen.n4570 ));
  sine_gen_SLICE_454 \sine_gen.SLICE_454 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3585 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3584 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3585 ), .F1(\sine_gen.n16905 ));
  sine_gen_SLICE_455 \sine_gen.SLICE_455 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n16977 ), .B1(\sine_gen.n9395 ), .A1(\sine_gen.n30_adj_230 ), 
    .D0(\sine_gen.n7598 ), .C0(\sine_gen.n13 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n16977 ), 
    .F1(\sine_gen.n16980 ));
  sine_gen_SLICE_457 \sine_gen.SLICE_457 ( .D1(\sine_gen.n45 ), 
    .C1(\sine_gen.n439 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n439 ), .F1(\sine_gen.n656 ));
  sine_gen_SLICE_459 \sine_gen.SLICE_459 ( .D0(\sine_gen.n3224 ), 
    .C0(\sine_gen.n15945 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3227 ), 
    .F0(\sine_gen.n15948 ));
  sine_gen_SLICE_460 \sine_gen.SLICE_460 ( .D1(\sine_gen.n3453 ), 
    .C1(\sine_gen.n3237 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3237 ), .F1(\sine_gen.n15945 ));
  sine_gen_SLICE_461 \sine_gen.SLICE_461 ( .D1(\sine_gen.n30_adj_187 ), 
    .C1(\sine_gen.n16107 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n15_adj_188 ), .D0(\sine_gen.n3237 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3192 ), .F0(\sine_gen.n16107 ), .F1(\sine_gen.n16110 ));
  sine_gen_SLICE_463 \sine_gen.SLICE_463 ( .D1(\sine_gen.n29_adj_107 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n29_adj_232 ), .D0(\sine_gen.n61_adj_120 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.n29_adj_107 ), .F0(\sine_gen.n9578 ), .F1(\sine_gen.n2850 ));
  sine_gen_SLICE_464 \sine_gen.SLICE_464 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n61_adj_120 ), .B1(\sine_gen.n29_adj_107 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n61_adj_120 ), .F1(\sine_gen.n5035 ));
  sine_gen_SLICE_465 \sine_gen.SLICE_465 ( .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.n1344 ), .C0(\sine_gen.n16899 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n1342 ), .F0(\sine_gen.n12787 ), .F1(\sine_gen.n1342 ));
  sine_gen_SLICE_466 \sine_gen.SLICE_466 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1579 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1490 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1579 ), .F1(\sine_gen.n16899 ));
  sine_gen_SLICE_467 \sine_gen.SLICE_467 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1286 ), .B1(\sine_gen.n1515 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1286 ), .F1(\sine_gen.n16893 ));
  sine_gen_SLICE_468 \sine_gen.SLICE_468 ( .C1(\sine_gen.n16896 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n1309 ), .D0(\sine_gen.n1320 ), 
    .C0(\sine_gen.n16893 ), .B0(\sine_gen.n1285 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n16896 ), .F1(\sine_gen.n2390 ));
  sine_gen_SLICE_469 \sine_gen.SLICE_469 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_201 ), .B1(\sine_gen.n30_adj_187 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_201 ), 
    .F1(\sine_gen.n16101 ));
  sine_gen_SLICE_472 \sine_gen.SLICE_472 ( .D1(\sine_gen.n441 ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.n533 ), 
    .D0(\sine_gen.n15_adj_235 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.n45 ), .F0(\sine_gen.n533 ), 
    .F1(\sine_gen.n12615 ));
  sine_gen_SLICE_473 \sine_gen.SLICE_473 ( .D1(\sine_gen.n61_adj_196 ), 
    .C1(\sine_gen.n46_adj_197 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n46_adj_197 ), 
    .F1(\sine_gen.n16095 ));
  sine_gen_SLICE_474 \sine_gen.SLICE_474 ( .D1(\sine_gen.n30_adj_201 ), 
    .C1(\sine_gen.n15_adj_202 ), .B1(\sine_gen.n16095 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15_adj_202 ), 
    .F1(\sine_gen.n16098 ));
  sine_gen_SLICE_475 \sine_gen.SLICE_475 ( .D1(\sine_gen.n528 ), 
    .C1(\sine_gen.n529 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n529 ), .F1(\sine_gen.n13142 ));
  sine_gen_SLICE_476 \sine_gen.SLICE_476 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.n14 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.n45 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.n529 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n13145 ), .F1(\sine_gen.n8550 ));
  sine_gen_SLICE_477 \sine_gen.SLICE_477 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n16089 ), .B0(\sine_gen.n3205 ), .A0(\sine_gen.n3192 ), 
    .F0(\sine_gen.n16092 ));
  sine_gen_SLICE_478 \sine_gen.SLICE_478 ( .D1(\sine_gen.n3198 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n3458 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3198 ), .F1(\sine_gen.n16089 ));
  sine_gen_SLICE_479 \sine_gen.SLICE_479 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n11024 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n11024 ), .F1(\sine_gen.n7577 ));
  sine_gen_SLICE_481 \sine_gen.SLICE_481 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n13206 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n16542 ), .F0(\sine_gen.n17235 ));
  sine_gen_SLICE_482 \sine_gen.SLICE_482 ( .D0(\sine_gen.n17235 ), 
    .C0(\sine_gen.n16536 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n13203 ), .F0(\sine_gen.n12575 ));
  sine_gen_SLICE_483 \sine_gen.SLICE_483 ( .D1(\sine_gen.n3227 ), 
    .C1(\sine_gen.n3205 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3205 ), .F1(\sine_gen.n5175 ));
  sine_gen_SLICE_485 \sine_gen.SLICE_485 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n15978 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.n15984 ), .F0(\sine_gen.n17223 ));
  sine_gen_SLICE_486 \sine_gen.SLICE_486 ( .D0(\sine_gen.n16002 ), 
    .C0(\sine_gen.n16254 ), .B0(\sine_gen.n17223 ), 
    .A0(\sine_gen.address1[10] ), .F0(\sine_gen.n17226 ));
  sine_gen_SLICE_487 \sine_gen.SLICE_487 ( .D1(\sine_gen.n3395 ), 
    .C1(\sine_gen.n16077 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n2633 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[5] ), 
    .B0(\sine_gen.n3349 ), .A0(\sine_gen.n3394 ), .F0(\sine_gen.n16077 ), 
    .F1(\sine_gen.n16080 ));
  sine_gen_SLICE_490 \sine_gen.SLICE_490 ( .D1(\sine_gen.n16071 ), 
    .C1(\sine_gen.address3[7] ), .B1(\sine_gen.n830 ), .A1(\sine_gen.n4824 ), 
    .D0(\sine_gen.n4809 ), .C0(\sine_gen.n698 ), .B0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n830 ), .F1(\sine_gen.n16074 ));
  sine_gen_SLICE_491 \sine_gen.SLICE_491 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n30_adj_236 ), 
    .F1(\sine_gen.n471 ));
  sine_gen_SLICE_492 \sine_gen.SLICE_492 ( .D1(\sine_gen.n30_adj_236 ), 
    .C1(\sine_gen.n22_adj_152 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n22_adj_152 ), 
    .F1(\sine_gen.n475 ));
  sine_gen_SLICE_493 \sine_gen.SLICE_493 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n17217 ), .B1(\sine_gen.n3511 ), .A1(\sine_gen.n3517 ), 
    .D0(\sine_gen.n30_adj_88 ), .C0(\sine_gen.n3526 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n17217 ), .F1(\sine_gen.n12586 ));
  sine_gen_SLICE_495 \sine_gen.SLICE_495 ( .D1(\sine_gen.n16206 ), 
    .C1(\sine_gen.n12912 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n13227 ), .C0(\sine_gen.n4900 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n12912 ), 
    .F1(\sine_gen.n17211 ));
  sine_gen_SLICE_496 \sine_gen.SLICE_496 ( .C1(\sine_gen.n17214 ), 
    .B1(\sine_gen.address3[8] ), .A1(\sine_gen.n16008 ), 
    .D0(\sine_gen.address3[7] ), .C0(\sine_gen.n17211 ), .B0(\sine_gen.n2039 ), 
    .A0(\sine_gen.n16950 ), .F0(\sine_gen.n17214 ), .F1(\sine_gen.n12592 ));
  sine_gen_SLICE_497 \sine_gen.SLICE_497 ( .D1(\sine_gen.n656 ), 
    .C1(\sine_gen.n655 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n7891 ), .B0(\sine_gen.n10 ), .A0(\sine_gen.n488 ), 
    .F0(\sine_gen.n655 ), .F1(\sine_gen.n17205 ));
  sine_gen_SLICE_501 \sine_gen.SLICE_501 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n466 ), .F1(\sine_gen.n1309 ));
  sine_gen_SLICE_503 \sine_gen.SLICE_503 ( .D1(\sine_gen.n439 ), 
    .C1(\sine_gen.n16059 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n61_adj_127 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n446 ), .B0(\sine_gen.n13503 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n16059 ), .F1(\sine_gen.n16062 ));
  sine_gen_SLICE_505 \sine_gen.SLICE_505 ( .D1(\sine_gen.n7610 ), 
    .C1(\sine_gen.n53_adj_103 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.n10_adj_211 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .F0(\sine_gen.n10_adj_211 ), 
    .F1(\sine_gen.n5169 ));
  sine_gen_SLICE_507 \sine_gen.SLICE_507 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n61_adj_127 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n61_adj_127 ), 
    .F1(\sine_gen.n16053 ));
  sine_gen_SLICE_509 \sine_gen.SLICE_509 ( .D1(\sine_gen.n2682 ), 
    .C1(\sine_gen.n29_adj_227 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2682 ), .F1(\sine_gen.n5148 ));
  sine_gen_SLICE_512 \sine_gen.SLICE_512 ( .D0(\sine_gen.n17169 ), 
    .C0(\sine_gen.n4492 ), .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n16050 ), 
    .F0(\sine_gen.n13051 ));
  sine_gen_SLICE_513 \sine_gen.SLICE_513 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3424 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n3425 ), 
    .D0(\sine_gen.n3267 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n15_adj_93 ), .F0(\sine_gen.n3424 ), .F1(\sine_gen.n16047 ));
  sine_gen_SLICE_514 \sine_gen.SLICE_514 ( .D1(\sine_gen.n5166 ), 
    .C1(\sine_gen.n3897 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n16047 ), 
    .D0(\sine_gen.n15_adj_93 ), .C0(\sine_gen.n3287 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3897 ), .F1(\sine_gen.n16050 ));
  sine_gen_SLICE_515 \sine_gen.SLICE_515 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n13044 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n13043 ), .F0(\sine_gen.n17157 ));
  sine_gen_SLICE_516 \sine_gen.SLICE_516 ( .C1(\sine_gen.address1[10] ), 
    .B1(\sine_gen.n17160 ), .A1(\sine_gen.n16380 ), .D0(\sine_gen.n17157 ), 
    .C0(\sine_gen.n16356 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n13041 ), .F0(\sine_gen.n17160 ), .F1(\sine_gen.n13060 ));
  sine_gen_SLICE_517 \sine_gen.SLICE_517 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n1732 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1032 ), 
    .F0(\sine_gen.n17151 ));
  sine_gen_SLICE_518 \sine_gen.SLICE_518 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n1020 ), .B0(\sine_gen.n1267 ), .A0(\sine_gen.n17151 ), 
    .F0(\sine_gen.n17154 ));
  sine_gen_SLICE_519 \sine_gen.SLICE_519 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n46 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n61_adj_223 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n46 ), .F1(\sine_gen.n17145 ));
  sine_gen_SLICE_520 \sine_gen.SLICE_520 ( .D1(\sine_gen.n17145 ), 
    .C1(\sine_gen.n30_adj_224 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n15_adj_95 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n30_adj_224 ), 
    .F1(\sine_gen.n13083 ));
  sine_gen_SLICE_522 \sine_gen.SLICE_522 ( .D0(\sine_gen.n16980 ), 
    .C0(\sine_gen.n16221 ), .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n784 ), 
    .F0(\sine_gen.n16224 ));
  sine_gen_SLICE_523 \sine_gen.SLICE_523 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3437 ), .B1(\sine_gen.n3274 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n3267 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n8317 ), 
    .F0(\sine_gen.n3437 ), .F1(\sine_gen.n16035 ));
  sine_gen_SLICE_524 \sine_gen.SLICE_524 ( .D1(\sine_gen.n16035 ), 
    .C1(\sine_gen.n5168 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n3903 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.n7610 ), .F0(\sine_gen.n5168 ), 
    .F1(\sine_gen.n16038 ));
  sine_gen_SLICE_525 \sine_gen.SLICE_525 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n5068 ), .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n2988 ), 
    .F0(\sine_gen.n17121 ));
  sine_gen_SLICE_527 \sine_gen.SLICE_527 ( .D1(\sine_gen.n1249 ), 
    .C1(\sine_gen.n1714 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1050 ), .B0(\sine_gen.n1057 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1714 ), .F1(\sine_gen.n16029 ));
  sine_gen_SLICE_528 \sine_gen.SLICE_528 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n1716 ), .B0(\sine_gen.n16029 ), .A0(\sine_gen.n12411 ), 
    .F0(\sine_gen.n16032 ));
  sine_gen_SLICE_529 \sine_gen.SLICE_529 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n16941 ), .B1(\sine_gen.n1096 ), .A1(\sine_gen.n1239 ), 
    .D0(\sine_gen.n1540 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1079 ), .F0(\sine_gen.n16941 ), 
    .F1(\sine_gen.n12775 ));
  sine_gen_SLICE_531 \sine_gen.SLICE_531 ( .D1(\sine_gen.n372 ), 
    .C1(\sine_gen.n16197 ), .B1(\sine_gen.n376 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.n30_adj_138 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.n30_adj_132 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n16197 ), .F1(\sine_gen.n16200 ));
  sine_gen_SLICE_533 \sine_gen.SLICE_533 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_109 ), .B1(\sine_gen.n2682 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n15_adj_109 ), 
    .F1(\sine_gen.n2972 ));
  sine_gen_SLICE_535 \sine_gen.SLICE_535 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3935 ), .B1(\sine_gen.n13406 ), .A1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3220 ), .B0(\sine_gen.n3210 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3935 ), .F1(\sine_gen.n17103 ));
  sine_gen_SLICE_536 \sine_gen.SLICE_536 ( .D1(\sine_gen.n3472 ), 
    .C1(\sine_gen.n3937 ), .B1(\sine_gen.n17103 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n15_adj_210 ), .C0(\sine_gen.n3464 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3937 ), .F1(\sine_gen.n17106 ));
  sine_gen_SLICE_537 \sine_gen.SLICE_537 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_239 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n45 ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15_adj_239 ), .F1(\sine_gen.n451 ));
  sine_gen_SLICE_539 \sine_gen.SLICE_539 ( .D1(\sine_gen.n1865 ), 
    .C1(\sine_gen.n1866 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1239 ), .C0(\sine_gen.n1079 ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n1866 ), .F1(\sine_gen.n17097 ));
  sine_gen_SLICE_540 \sine_gen.SLICE_540 ( .D1(\sine_gen.n17097 ), 
    .C1(\sine_gen.n4950 ), .B1(\sine_gen.n1084 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.n1239 ), .A0(\sine_gen.n1096 ), 
    .F0(\sine_gen.n4950 ), .F1(\sine_gen.n13117 ));
  sine_gen_SLICE_541 \sine_gen.SLICE_541 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n13086 ), .B0(\sine_gen.n13085 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n17091 ));
  sine_gen_SLICE_542 \sine_gen.SLICE_542 ( .D0(\sine_gen.n13068 ), 
    .C0(\sine_gen.n16392 ), .B0(\sine_gen.n17091 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n13131 ));
  sine_gen_SLICE_543 \sine_gen.SLICE_543 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n62_adj_233 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n31_adj_234 ), .F0(\sine_gen.n17085 ));
  sine_gen_SLICE_544 \sine_gen.SLICE_544 ( .D1(\sine_gen.n17085 ), 
    .C1(\sine_gen.n3195 ), .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n3467 ), 
    .D0(\sine_gen.n15_adj_210 ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3199 ), .F0(\sine_gen.n3195 ), .F1(\sine_gen.n17088 ));
  sine_gen_SLICE_545 \sine_gen.SLICE_545 ( .C1(\sine_gen.n15_adj_194 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_195 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_194 ), .F1(\sine_gen.n453 ));
  sine_gen_SLICE_547 \sine_gen.SLICE_547 ( .D0(\sine_gen.n13178 ), 
    .C0(\sine_gen.n13179 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n16017 ));
  sine_gen_SLICE_548 \sine_gen.SLICE_548 ( .D1(\sine_gen.n13176 ), 
    .C1(\sine_gen.n13175 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.n16017 ), .D0(\sine_gen.address3[7] ), .C0(\sine_gen.n2379 ), 
    .B0(\sine_gen.n2380 ), .F0(\sine_gen.n13175 ), .F1(\sine_gen.n16020 ));
  sine_gen_SLICE_549 \sine_gen.SLICE_549 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n4060 ), .B1(\sine_gen.n4059 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n3433 ), .B0(\sine_gen.n3273 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n4060 ), .F1(\sine_gen.n17067 ));
  sine_gen_SLICE_550 \sine_gen.SLICE_550 ( .D1(\sine_gen.n17067 ), 
    .C1(\sine_gen.n5198 ), .B1(\sine_gen.n3278 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n3290 ), .C0(\sine_gen.n3433 ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n5198 ), .F1(\sine_gen.n12712 ));
  sine_gen_SLICE_551 \sine_gen.SLICE_551 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n1041 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1042 ), 
    .F0(\sine_gen.n16011 ));
  sine_gen_SLICE_552 \sine_gen.SLICE_552 ( .D1(\sine_gen.n16464 ), 
    .C1(\sine_gen.n16014 ), .B1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n16011 ), .C0(\sine_gen.n1724 ), .B0(\sine_gen.n1723 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n16014 ), 
    .F1(\sine_gen.n13197 ));
  sine_gen_SLICE_554 \sine_gen.SLICE_554 ( .C1(\sine_gen.n1123 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n9550 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1123 ), .F1(\sine_gen.n4907 ));
  sine_gen_SLICE_556 \sine_gen.SLICE_556 ( .D1(\sine_gen.n17055 ), 
    .C1(\sine_gen.n13127 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n13128 ), .D0(\sine_gen.n1368 ), .C0(\sine_gen.n1899 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n13127 ), 
    .F1(\sine_gen.n13176 ));
  sine_gen_SLICE_557 \sine_gen.SLICE_557 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n10894 ), .B1(\sine_gen.n4092 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n10894 ), .F1(\sine_gen.n17049 ));
  sine_gen_SLICE_558 \sine_gen.SLICE_558 ( .D1(\sine_gen.n17049 ), 
    .C1(\sine_gen.n3562 ), .B1(\sine_gen.n4093 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3562 ), .F1(\sine_gen.n12727 ));
  sine_gen_SLICE_559 \sine_gen.SLICE_559 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n2040 ), .B0(\sine_gen.n1210 ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n16005 ));
  sine_gen_SLICE_560 \sine_gen.SLICE_560 ( .D1(\sine_gen.n12915 ), 
    .C1(\sine_gen.n12914 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n16005 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n1139 ), 
    .B0(\sine_gen.n8547 ), .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n12914 ), 
    .F1(\sine_gen.n16008 ));
  sine_gen_SLICE_561 \sine_gen.SLICE_561 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n3480 ), .A1(\sine_gen.n3709 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3480 ), .F1(\sine_gen.n16719 ));
  sine_gen_SLICE_562 \sine_gen.SLICE_562 ( .C1(\sine_gen.n16722 ), 
    .B1(\sine_gen.n3503 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n16719 ), .B0(\sine_gen.n3514 ), 
    .A0(\sine_gen.n3479 ), .F0(\sine_gen.n16722 ), .F1(\sine_gen.n4584 ));
  sine_gen_SLICE_563 \sine_gen.SLICE_563 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n4567 ), .B0(\sine_gen.n12724 ), .A0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n15999 ));
  sine_gen_SLICE_564 \sine_gen.SLICE_564 ( .D0(\sine_gen.n4569 ), 
    .C0(\sine_gen.n4570 ), .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n15999 ), 
    .F0(\sine_gen.n16002 ));
  sine_gen_SLICE_565 \sine_gen.SLICE_565 ( .D1(\sine_gen.n16932 ), 
    .C1(\sine_gen.n2198 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1414 ), .A0(\sine_gen.n1403 ), 
    .F0(\sine_gen.n2198 ), .F1(\sine_gen.n17043 ));
  sine_gen_SLICE_567 \sine_gen.SLICE_567 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n13119 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n16422 ), .D0(\sine_gen.n1042 ), .C0(\sine_gen.n1871 ), 
    .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n13119 ), 
    .F1(\sine_gen.n17037 ));
  sine_gen_SLICE_568 \sine_gen.SLICE_568 ( .D1(\sine_gen.n17037 ), 
    .C1(\sine_gen.n2193 ), .B1(\sine_gen.n4996 ), .A1(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n1873 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1002 ), 
    .F0(\sine_gen.n2193 ), .F1(\sine_gen.n17040 ));
  sine_gen_SLICE_569 \sine_gen.SLICE_569 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.n29_adj_107 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3908 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3443 ), 
    .F0(\sine_gen.n15993 ), .F1(\sine_gen.n12460 ));
  sine_gen_SLICE_570 \sine_gen.SLICE_570 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3910 ), .B0(\sine_gen.n15993 ), .A0(\sine_gen.n12423 ), 
    .F0(\sine_gen.n15996 ));
  sine_gen_SLICE_571 \sine_gen.SLICE_571 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n13173 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n16494 ), .F0(\sine_gen.n17025 ));
  sine_gen_SLICE_572 \sine_gen.SLICE_572 ( .D0(\sine_gen.n13170 ), 
    .C0(\sine_gen.n13169 ), .B0(\sine_gen.n17025 ), 
    .A0(\sine_gen.address3[9] ), .F0(\sine_gen.n13188 ));
  sine_gen_SLICE_573 \sine_gen.SLICE_573 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n4926 ), .B1(\sine_gen.n1730 ), .A1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1040 ), .A0(\sine_gen.n1261 ), 
    .F0(\sine_gen.n4926 ), .F1(\sine_gen.n15987 ));
  sine_gen_SLICE_574 \sine_gen.SLICE_574 ( .C1(\sine_gen.n15990 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n17154 ), .D0(\sine_gen.n1731 ), 
    .C0(\sine_gen.n1266 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n15987 ), 
    .F0(\sine_gen.n15990 ), .F1(\sine_gen.n13196 ));
  sine_gen_SLICE_576 \sine_gen.SLICE_576 ( .D0(\sine_gen.n13083 ), 
    .C0(\sine_gen.n13082 ), .B0(\sine_gen.n17019 ), 
    .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n13191 ));
  sine_gen_SLICE_577 \sine_gen.SLICE_577 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n13074 ), .B0(\sine_gen.n13073 ), 
    .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n17013 ));
  sine_gen_SLICE_578 \sine_gen.SLICE_578 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n2084 ), .B1(\sine_gen.n1272 ), .A1(\sine_gen.n17013 ), 
    .D0(\sine_gen.n1019 ), .C0(\sine_gen.n1735 ), .B0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n2084 ), .F1(\sine_gen.n13194 ));
  sine_gen_SLICE_579 \sine_gen.SLICE_579 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n12715 ), .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n4564 ), 
    .F0(\sine_gen.n15981 ));
  sine_gen_SLICE_580 \sine_gen.SLICE_580 ( .D0(\sine_gen.n4565 ), 
    .C0(\sine_gen.n12721 ), .B0(\sine_gen.n15981 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n15984 ));
  sine_gen_SLICE_581 \sine_gen.SLICE_581 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n7583 ), .B1(\sine_gen.n45 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n7596 ), .C0(\sine_gen.address3[0] ), .B0(\sine_gen.n14 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n7583 ), .F1(\sine_gen.n12408 ));
  sine_gen_SLICE_583 \sine_gen.SLICE_583 ( .D1(\sine_gen.n14 ), 
    .C1(\sine_gen.n30_adj_138 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n30_adj_138 ), 
    .F1(\sine_gen.n675 ));
  sine_gen_SLICE_585 \sine_gen.SLICE_585 ( .D1(\sine_gen.n1903 ), 
    .C1(\sine_gen.n4960 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n4960 ), .F1(\sine_gen.n16983 ));
  sine_gen_SLICE_586 \sine_gen.SLICE_586 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n16986 ), .A1(\sine_gen.n13213 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n1905 ), .B0(\sine_gen.n16983 ), 
    .A0(\sine_gen.n1491 ), .F0(\sine_gen.n16986 ), .F1(\sine_gen.n13173 ));
  sine_gen_SLICE_587 \sine_gen.SLICE_587 ( .D0(\sine_gen.n12712 ), 
    .C0(\sine_gen.n12709 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n15975 ));
  sine_gen_SLICE_589 \sine_gen.SLICE_589 ( .D1(\sine_gen.n543 ), 
    .C1(\sine_gen.n375 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n375 ), .F1(\sine_gen.n16971 ));
  sine_gen_SLICE_590 \sine_gen.SLICE_590 ( .D1(\sine_gen.n384 ), 
    .C1(\sine_gen.n9550 ), .B1(\sine_gen.n16971 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n9550 ), .F1(\sine_gen.n16974 ));
  sine_gen_SLICE_591 \sine_gen.SLICE_591 ( .D1(\sine_gen.n12952 ), 
    .C1(\sine_gen.n12958 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.address1[10] ), .C0(\sine_gen.n16260 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n16242 ), 
    .F0(\sine_gen.n12958 ), .F1(\sine_gen.n15969 ));
  sine_gen_SLICE_592 \sine_gen.SLICE_592 ( .D1(\sine_gen.n15969 ), 
    .C1(\sine_gen.n12901 ), .B1(\sine_gen.n12919 ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.n16194 ), 
    .C0(\sine_gen.n16662 ), .B0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n12901 ), .F1(\sine_gen.n15972 ));
  sine_gen_SLICE_593 \sine_gen.SLICE_593 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n45 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n1920 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n1921 ), .F0(\sine_gen.n16959 ), 
    .F1(\sine_gen.n12458 ));
  sine_gen_SLICE_594 \sine_gen.SLICE_594 ( .D1(\sine_gen.n1922 ), 
    .C1(\sine_gen.n4972 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n16959 ), 
    .D0(\sine_gen.n1332 ), .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1324 ), 
    .F0(\sine_gen.n4972 ), .F1(\sine_gen.n16962 ));
  sine_gen_SLICE_597 \sine_gen.SLICE_597 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n13057 ), .B0(\sine_gen.address1[10] ), 
    .A0(\sine_gen.n13054 ), .F0(\sine_gen.n15957 ));
  sine_gen_SLICE_598 \sine_gen.SLICE_598 ( .D1(\sine_gen.n13051 ), 
    .C1(\sine_gen.n13048 ), .B1(\sine_gen.n15957 ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n13047 ), .A0(\sine_gen.n16362 ), .F0(\sine_gen.n13048 ), 
    .F1(\sine_gen.n15960 ));
  sine_gen_SLICE_599 \sine_gen.SLICE_599 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1147 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n528 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1147 ), .F1(\sine_gen.n16947 ));
  sine_gen_SLICE_600 \sine_gen.SLICE_600 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n30_adj_195 ), .B1(\sine_gen.n16947 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n30_adj_195 ), 
    .F1(\sine_gen.n16950 ));
  sine_gen_SLICE_601 \sine_gen.SLICE_601 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n16065 ), .B1(\sine_gen.n2566 ), .A1(\sine_gen.n2570 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n61_adj_146 ), 
    .B0(\sine_gen.n61_adj_163 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n16065 ), .F1(\sine_gen.n16068 ));
  sine_gen_SLICE_603 \sine_gen.SLICE_603 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n8442 ), .A1(\sine_gen.n1210 ), .D0(\sine_gen.n12439 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.n10 ), .F0(\sine_gen.n8442 ), .F1(\sine_gen.n12915 ));
  sine_gen_SLICE_604 \sine_gen.SLICE_604 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n12439 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n12439 ), 
    .F1(\sine_gen.n13332 ));
  sine_gen_SLICE_607 \sine_gen.SLICE_607 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n4967 ), .B1(\sine_gen.n1341 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n1342 ), .A0(\sine_gen.n1347 ), 
    .F0(\sine_gen.n4967 ), .F1(\sine_gen.n13215 ));
  sine_gen_SLICE_610 \sine_gen.SLICE_610 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n679 ), .B1(\sine_gen.n4800 ), .A1(\sine_gen.n15939 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n384 ), .A0(\sine_gen.n13503 ), 
    .F0(\sine_gen.n679 ), .F1(\sine_gen.n15942 ));
  sine_gen_SLICE_611 \sine_gen.SLICE_611 ( .D1(\sine_gen.n3526 ), 
    .C1(\sine_gen.n3517 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3517 ), .F1(\sine_gen.n16887 ));
  sine_gen_SLICE_612 \sine_gen.SLICE_612 ( .D1(\sine_gen.n3512 ), 
    .C1(\sine_gen.n15_adj_94 ), .B1(\sine_gen.n16887 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n15_adj_94 ), 
    .F1(\sine_gen.n13252 ));
  sine_gen_SLICE_613 \sine_gen.SLICE_613 ( .D1(\sine_gen.n1370 ), 
    .C1(\sine_gen.n1384 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1384 ), .F1(\sine_gen.n17175 ));
  sine_gen_SLICE_614 \sine_gen.SLICE_614 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n13366 ), .B1(\sine_gen.n17175 ), .A1(\sine_gen.n1367 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n13366 ), .F1(\sine_gen.n13033 ));
  sine_gen_SLICE_615 \sine_gen.SLICE_615 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n488 ), .B1(\sine_gen.n15_adj_113 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n488 ), .F1(\sine_gen.n778 ));
  sine_gen_SLICE_616 \sine_gen.SLICE_616 ( .D1(\sine_gen.n488 ), 
    .C1(\sine_gen.n14 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .F0(\sine_gen.n14 ), .F1(\sine_gen.n4900 ));
  tw_gen_SLICE_617 \tw_gen.SLICE_617 ( .C1(\tri_wave[5] ), .B1(\tri_wave[7] ), 
    .A1(\sine_wave2[11] ), .D0(\tri_wave[5] ), .C0(\tri_wave[7] ), 
    .B0(\tri_wave[6] ), .F0(n8423), .F1(\comp2.n6 ));
  comp3_SLICE_618 \comp3.SLICE_618 ( .D1(\tri_wave[8] ), .C1(\comp3.n10 ), 
    .B1(\sine_wave3[8] ), .A1(n8423), .D0(\sine_wave3[4] ), .C0(n8414), 
    .B0(\tri_wave[4] ), .A0(\sine_wave3[0] ), .F0(\comp3.n10 ), 
    .F1(\comp3.n18_c ));
  tw_gen_SLICE_619 \tw_gen.SLICE_619 ( .D1(\tri_wave[2] ), .C1(\tri_wave[10] ), 
    .A1(\tri_wave[3] ), .D0(\tri_wave[3] ), .B0(\tri_wave[10] ), 
    .A0(\tri_wave[2] ), .F0(\tw_gen.n12 ), .F1(\tw_gen.n12446 ));
  tw_gen_SLICE_620 \tw_gen.SLICE_620 ( .D1(\tri_wave[11] ), .C1(\tw_gen.n13 ), 
    .B1(\tw_gen.n12 ), .A1(n8423), .D0(\tri_wave[4] ), .C0(\tri_wave[8] ), 
    .B0(\tri_wave[9] ), .A0(\tri_wave[1] ), .F0(\tw_gen.n13 ), 
    .F1(\tw_gen.n11010 ));
  tw_gen_SLICE_622 \tw_gen.SLICE_622 ( .D1(\tw_gen.n12446 ), 
    .C1(\tw_gen.n12466 ), .B1(\tri_wave[4] ), .A1(\tri_wave[6] ), 
    .D0(\tri_wave[5] ), .C0(\tri_wave[7] ), .B0(\tri_wave[9] ), 
    .A0(\tri_wave[8] ), .F0(\tw_gen.n12466 ), .F1(\tw_gen.n12470 ));
  comp2_SLICE_625 \comp2.SLICE_625 ( .D1(\sine_wave2[4] ), 
    .C1(\sine_wave2[0] ), .B1(\comp2.n9 ), .C0(sine_wave2_0__N_26), 
    .B0(\sine_gen.sine_wave2_11__N_16[0] ), 
    .A0(\sine_gen.sine_wave2_11__N_15[0] ), .F0(\sine_wave2[0] ), 
    .F1(\comp2.n10 ));
  comp2_SLICE_627 \comp2.SLICE_627 ( .D1(\comp2.n11004 ), .C1(\comp2.n18 ), 
    .B1(\tri_wave[11] ), .A1(\sine_wave2[11] ), .D0(\tri_wave[8] ), 
    .C0(\comp2.n10 ), .A0(\sine_wave2[8] ), .F0(\comp2.n18 ), .F1(Vb_c));
  sine_gen_SLICE_630 \sine_gen.SLICE_630 ( .D1(\sine_wave2_11__N_16[1] ), 
    .C1(\sine_wave2_11__N_15[1] ), .B1(sine_wave2_0__N_26), .A1(\tri_wave[4] ), 
    .D0(\sine_gen.sine_wave2_11__N_16[2] ), 
    .B0(\sine_gen.sine_wave2_11__N_15[2] ), .A0(sine_wave2_0__N_26), 
    .F0(\sine_wave2[8] ), .F1(\comp2.n9 ));
  comp1_SLICE_631 \comp1.SLICE_631 ( .D1(\sine_wave1[4] ), .C1(n8414), 
    .B1(\sine_wave1[0] ), .A1(\tri_wave[4] ), .D0(\tri_wave[3] ), 
    .B0(\tri_wave[1] ), .A0(\tri_wave[2] ), .F0(n8414), .F1(\comp1.n10 ));
  comp1_SLICE_633 \comp1.SLICE_633 ( .D1(\tri_wave[11] ), .C1(n18), 
    .B1(\tri_wave[9] ), .A1(\tri_wave[10] ), .D0(n8423), .C0(\comp1.n10 ), 
    .B0(\sine_wave1[8] ), .A0(\tri_wave[8] ), .F0(n18), .F1(Va_c));
  sine_gen_SLICE_635 \sine_gen.SLICE_635 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n4953 ), .B1(\sine_gen.n12859 ), .D0(\sine_gen.n995 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1414 ), .F0(\sine_gen.n4953 ), 
    .F1(\sine_gen.n13122 ));
  sine_gen_SLICE_636 \sine_gen.SLICE_636 ( .C1(\sine_gen.n12857 ), 
    .B1(\sine_gen.n12858 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n12857 ), .F1(\sine_gen.n12859 ));
  sine_gen_SLICE_637 \sine_gen.SLICE_637 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30 ), .A1(\sine_gen.n46 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n30 ), .F1(\sine_gen.n1419 ));
  sine_gen_SLICE_639 \sine_gen.SLICE_639 ( .C1(\sine_gen.n15 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1030 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15 ), .F1(\sine_gen.n997 ));
  sine_gen_SLICE_641 \sine_gen.SLICE_641 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n13420 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n13 ), 
    .C0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n13 ), .F1(\sine_gen.n8434 ));
  sine_gen_SLICE_643 \sine_gen.SLICE_643 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1417 ), .A1(\sine_gen.n995 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1417 ), .F1(\sine_gen.n1874 ));
  sine_gen_SLICE_645 \sine_gen.SLICE_645 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n8537 ), .F1(\sine_gen.n13365 ));
  sine_gen_SLICE_648 \sine_gen.SLICE_648 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3267 ), .B1(\sine_gen.n3277 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3267 ), .F1(\sine_gen.n13136 ));
  sine_gen_SLICE_651 \sine_gen.SLICE_651 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3775 ), .A1(\sine_gen.n3529 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3775 ), .F1(\sine_gen.n4116 ));
  sine_gen_SLICE_653 \sine_gen.SLICE_653 ( .C1(\sine_gen.n1336 ), 
    .B1(\sine_gen.n1580 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1336 ), .F1(\sine_gen.n1917 ));
  sine_gen_SLICE_655 \sine_gen.SLICE_655 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_86 ), .B1(\sine_gen.n7 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15_adj_86 ), .F1(\sine_gen.n1066 ));
  sine_gen_SLICE_657 \sine_gen.SLICE_657 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1515 ), .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1285 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1515 ), .F1(\sine_gen.n2230 ));
  sine_gen_SLICE_659 \sine_gen.SLICE_659 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n7_adj_87 ), .A1(\sine_gen.n8520 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n7_adj_87 ), 
    .F1(\sine_gen.n8450 ));
  sine_gen_SLICE_660 \sine_gen.SLICE_660 ( .D1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[2] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n8520 ), .F1(\sine_gen.n7_adj_174 ));
  sine_gen_SLICE_661 \sine_gen.SLICE_661 ( .D1(\sine_gen.n1311 ), 
    .C1(\sine_gen.n1312 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1312 ), .F1(\sine_gen.n1938 ));
  sine_gen_SLICE_662 \sine_gen.SLICE_662 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1312 ), .B1(\sine_gen.n1311 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1311 ), .F1(\sine_gen.n13022 ));
  sine_gen_SLICE_663 \sine_gen.SLICE_663 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3244 ), .F1(\sine_gen.n3774 ));
  sine_gen_SLICE_664 \sine_gen.SLICE_664 ( .C1(\sine_gen.n3251 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3244 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3251 ), .F1(\sine_gen.n3908 ));
  sine_gen_SLICE_665 \sine_gen.SLICE_665 ( .C1(\sine_gen.n13260 ), 
    .B1(\sine_gen.n16608 ), .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1938 ), 
    .C0(\sine_gen.n8450 ), .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n13260 ), 
    .F1(\sine_gen.n13261 ));
  sine_gen_SLICE_667 \sine_gen.SLICE_667 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1335 ), 
    .F1(\sine_gen.n30_adj_99 ));
  sine_gen_SLICE_668 \sine_gen.SLICE_668 ( .C1(\sine_gen.n1581 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1335 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1581 ), .F1(\sine_gen.n1922 ));
  sine_gen_SLICE_671 \sine_gen.SLICE_671 ( .D1(\sine_gen.n1030 ), 
    .C1(\sine_gen.n30_adj_89 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_89 ), .F1(\sine_gen.n1020 ));
  sine_gen_SLICE_672 \sine_gen.SLICE_672 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1030 ), .A1(\sine_gen.n1033 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1030 ), .F1(\sine_gen.n13148 ));
  sine_gen_SLICE_673 \sine_gen.SLICE_673 ( .D1(\sine_gen.n998 ), 
    .C1(\sine_gen.n30_adj_90 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_90 ), .F1(\sine_gen.n1267 ));
  sine_gen_SLICE_674 \sine_gen.SLICE_674 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n998 ), .B1(\sine_gen.n1011 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n998 ), .F1(\sine_gen.n1266 ));
  sine_gen_SLICE_676 \sine_gen.SLICE_676 ( .D1(\sine_gen.n3774 ), 
    .C1(\sine_gen.n3530 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3530 ), .F1(\sine_gen.n4111 ));
  sine_gen_SLICE_677 \sine_gen.SLICE_677 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1334 ), .A1(\sine_gen.n1324 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1334 ), .F1(\sine_gen.n13229 ));
  sine_gen_SLICE_679 \sine_gen.SLICE_679 ( .C1(\sine_gen.n2391 ), 
    .B1(\sine_gen.n13261 ), .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n7596 ), 
    .C0(\sine_gen.n2230 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n1309 ), 
    .F0(\sine_gen.n2391 ), .F1(\sine_gen.n13166 ));
  sine_gen_SLICE_683 \sine_gen.SLICE_683 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1264 ), .B1(\sine_gen.n1030 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1264 ), .F1(\sine_gen.n1732 ));
  sine_gen_SLICE_685 \sine_gen.SLICE_685 ( .C1(\sine_gen.n30_adj_91 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_92 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n30_adj_91 ), .F1(\sine_gen.n1032 ));
  sine_gen_SLICE_688 \sine_gen.SLICE_688 ( .C1(\sine_gen.n3287 ), 
    .B1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3287 ), .F1(\sine_gen.n13534 ));
  sine_gen_SLICE_690 \sine_gen.SLICE_690 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1329 ), .A1(\sine_gen.n1333 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1329 ), .F1(\sine_gen.n1921 ));
  sine_gen_SLICE_691 \sine_gen.SLICE_691 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3292 ), .A1(\sine_gen.n3273 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3292 ), .F1(\sine_gen.n5166 ));
  sine_gen_SLICE_692 \sine_gen.SLICE_692 ( .D1(\sine_gen.n3734 ), 
    .C1(\sine_gen.n3273 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3273 ), .F1(\sine_gen.n16809 ));
  sine_gen_SLICE_694 \sine_gen.SLICE_694 ( .C0(\sine_gen.n15936 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n4502 ), .F0(\sine_gen.n13041 ));
  sine_gen_SLICE_695 \sine_gen.SLICE_695 ( .C1(\sine_gen.n1003 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n1745 ), .C0(\sine_gen.n995 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n30_adj_91 ), 
    .F0(\sine_gen.n1003 ), .F1(\sine_gen.n13110 ));
  sine_gen_SLICE_696 \sine_gen.SLICE_696 ( .D1(\sine_gen.n995 ), 
    .C1(\sine_gen.n1033 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n995 ), .F1(\sine_gen.n1744 ));
  sine_gen_SLICE_697 \sine_gen.SLICE_697 ( .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1016 ), .A0(\sine_gen.n30 ), .F0(\sine_gen.n1745 ));
  sine_gen_SLICE_700 \sine_gen.SLICE_700 ( .D1(\sine_gen.n1011 ), 
    .C1(\sine_gen.n1033 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1033 ), .F1(\sine_gen.n1734 ));
  sine_gen_SLICE_701 \sine_gen.SLICE_701 ( .D1(\sine_gen.n995 ), 
    .C1(\sine_gen.n15_adj_95 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_95 ), .F1(\sine_gen.n1000 ));
  sine_gen_SLICE_703 \sine_gen.SLICE_703 ( .D0(\sine_gen.n16506 ), 
    .C0(\sine_gen.n17040 ), .B0(\sine_gen.address3[8] ), 
    .F0(\sine_gen.n13183 ));
  sine_gen_SLICE_704 \sine_gen.SLICE_704 ( .D1(\sine_gen.n16020 ), 
    .C1(\sine_gen.n12594 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.address3[10] ), .C0(\sine_gen.n17034 ), 
    .B0(\sine_gen.n13183 ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.n12594 ), .F1(\sine_gen.n16521 ));
  sine_gen_SLICE_705 \sine_gen.SLICE_705 ( .D1(\sine_gen.n15_adj_226 ), 
    .B1(\sine_gen.n15 ), .A1(\sine_gen.address3[4] ), .C0(\sine_gen.n15 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n30_adj_96 ), 
    .F0(\sine_gen.n1273 ), .F1(\sine_gen.n1002 ));
  sine_gen_SLICE_706 \sine_gen.SLICE_706 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1001 ), .B1(\sine_gen.n1273 ), .D0(\sine_gen.n30 ), 
    .C0(\sine_gen.address3[4] ), .A0(\sine_gen.n15_adj_98 ), 
    .F0(\sine_gen.n1001 ), .F1(\sine_gen.n13082 ));
  sine_gen_SLICE_707 \sine_gen.SLICE_707 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1738 ), .A1(\sine_gen.n1273 ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n15_adj_97 ), .A0(\sine_gen.n998 ), .F0(\sine_gen.n1738 ), 
    .F1(\sine_gen.n13077 ));
  sine_gen_SLICE_709 \sine_gen.SLICE_709 ( .D1(\sine_gen.n15_adj_100 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1073 ), 
    .D0(\sine_gen.n30_adj_89 ), .B0(\sine_gen.n15_adj_98 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1272 ), .F1(\sine_gen.n1230 ));
  sine_gen_SLICE_711 \sine_gen.SLICE_711 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n7600 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n7600 ), .F1(\sine_gen.n1063 ));
  sine_gen_SLICE_713 \sine_gen.SLICE_713 ( .D1(\sine_gen.n7 ), 
    .C1(\sine_gen.n1079 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1079 ), .F1(\sine_gen.n1711 ));
  sine_gen_SLICE_716 \sine_gen.SLICE_716 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n4499 ), .A0(\sine_gen.n16272 ), .F0(\sine_gen.n13043 ));
  sine_gen_SLICE_720 \sine_gen.SLICE_720 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1083 ), .A1(\sine_gen.n1073 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1073 ), .F1(\sine_gen.n13154 ));
  sine_gen_SLICE_721 \sine_gen.SLICE_721 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_101 ), .A1(\sine_gen.n30_adj_102 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_101 ), .F1(\sine_gen.n1097 ));
  sine_gen_SLICE_723 \sine_gen.SLICE_723 ( .D1(\sine_gen.n1079 ), 
    .C1(\sine_gen.n1098 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1098 ), .F1(\sine_gen.n4917 ));
  sine_gen_SLICE_725 \sine_gen.SLICE_725 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1703 ), .B1(\sine_gen.n4917 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n1093 ), .A0(\sine_gen.n15_adj_100 ), .F0(\sine_gen.n1703 ), 
    .F1(\sine_gen.n12935 ));
  sine_gen_SLICE_726 \sine_gen.SLICE_726 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1093 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1093 ), .F1(\sine_gen.n13524 ));
  sine_gen_SLICE_727 \sine_gen.SLICE_727 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3249 ), .B1(\sine_gen.n53_adj_103 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3249 ), .F1(\sine_gen.n5199 ));
  sine_gen_SLICE_730 \sine_gen.SLICE_730 ( .C1(\sine_gen.n1507 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1329 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1507 ), .F1(\sine_gen.n1920 ));
  sine_gen_SLICE_731 \sine_gen.SLICE_731 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_104 ), .B1(\sine_gen.n3247 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_104 ), .F1(\sine_gen.n3443 ));
  sine_gen_SLICE_735 \sine_gen.SLICE_735 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.n7610 ), 
    .A1(\sine_gen.address1[0] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n7610 ), .F1(\sine_gen.n3257 ));
  sine_gen_SLICE_737 \sine_gen.SLICE_737 ( .D1(\sine_gen.n3526 ), 
    .C1(\sine_gen.n3518 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3518 ), .F1(\sine_gen.n5219 ));
  sine_gen_SLICE_739 \sine_gen.SLICE_739 ( .C1(\sine_gen.n15_adj_105 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n30_adj_106 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n15_adj_105 ), .F1(\sine_gen.n3425 ));
  sine_gen_SLICE_741 \sine_gen.SLICE_741 ( .D1(\sine_gen.n13365 ), 
    .C1(\sine_gen.n3873 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3399 ), .B0(\sine_gen.n61 ), .F0(\sine_gen.n3873 ), 
    .F1(\sine_gen.n4233 ));
  sine_gen_SLICE_742 \sine_gen.SLICE_742 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3399 ), .F1(\sine_gen.n3734 ));
  sine_gen_SLICE_743 \sine_gen.SLICE_743 ( .D1(\sine_gen.n3567 ), 
    .C1(\sine_gen.n3771 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3771 ), .F1(\sine_gen.n12578 ));
  sine_gen_SLICE_747 \sine_gen.SLICE_747 ( .C1(\sine_gen.n30_adj_117 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n61_adj_118 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n1106 ), .A0(\sine_gen.n1116 ), 
    .F0(\sine_gen.n1698 ), .F1(\sine_gen.n1690 ));
  sine_gen_SLICE_748 \sine_gen.SLICE_748 ( .D1(\sine_gen.n1116 ), 
    .C1(\sine_gen.n1106 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1106 ), .F1(\sine_gen.n4913 ));
  sine_gen_SLICE_750 \sine_gen.SLICE_750 ( .C1(\sine_gen.n1116 ), 
    .B1(\sine_gen.n30_adj_158 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1116 ), .F1(\sine_gen.n1692 ));
  sine_gen_SLICE_753 \sine_gen.SLICE_753 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n30_adj_110 ), 
    .F1(\sine_gen.n30_adj_124 ));
  sine_gen_SLICE_754 \sine_gen.SLICE_754 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_110 ), .B1(\sine_gen.n1332 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1332 ), .F1(\sine_gen.n13233 ));
  sine_gen_SLICE_755 \sine_gen.SLICE_755 ( .C1(\sine_gen.n3770 ), 
    .B1(\sine_gen.n3578 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3770 ), .F1(\sine_gen.n12579 ));
  sine_gen_SLICE_757 \sine_gen.SLICE_757 ( .C1(\sine_gen.n30_adj_112 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3273 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_112 ), .F1(\sine_gen.n3434 ));
  sine_gen_SLICE_760 \sine_gen.SLICE_760 ( .D1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n1323 ), .A1(\sine_gen.n1332 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1323 ), .F1(\sine_gen.n13029 ));
  sine_gen_SLICE_761 \sine_gen.SLICE_761 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3515 ), .A1(\sine_gen.n3512 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3515 ), .F1(\sine_gen.n13161 ));
  sine_gen_SLICE_763 \sine_gen.SLICE_763 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_113 ), .B1(\sine_gen.n13 ), .A1(\sine_gen.n7598 ), 
    .D0(\sine_gen.n15_adj_113 ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n488 ), .F0(\sine_gen.n13227 ), .F1(\sine_gen.n9623 ));
  sine_gen_SLICE_767 \sine_gen.SLICE_767 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n7891 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .F0(\sine_gen.n7891 ), .F1(\sine_gen.n1899 ));
  sine_gen_SLICE_769 \sine_gen.SLICE_769 ( .D1(\sine_gen.n3578 ), 
    .C1(\sine_gen.n3564 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3564 ), .F1(\sine_gen.n13254 ));
  sine_gen_SLICE_770 \sine_gen.SLICE_770 ( .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3578 ));
  sine_gen_SLICE_771 \sine_gen.SLICE_771 ( .C1(\sine_gen.n4908 ), 
    .B1(\sine_gen.n4807 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.n30_adj_116 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n375 ), .F0(\sine_gen.n4908 ), .F1(\sine_gen.n4822 ));
  sine_gen_SLICE_774 \sine_gen.SLICE_774 ( .C1(\sine_gen.n61_adj_118 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_117 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n61_adj_118 ), .F1(\sine_gen.n554 ));
  sine_gen_SLICE_775 \sine_gen.SLICE_775 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_117 ), .A1(\sine_gen.n30_adj_119 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n30_adj_117 ), .F1(\sine_gen.n1687 ));
  sine_gen_SLICE_776 \sine_gen.SLICE_776 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_119 ), .A1(\sine_gen.n384 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_119 ), .F1(\sine_gen.n552 ));
  sine_gen_SLICE_777 \sine_gen.SLICE_777 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n6 ), .F1(\sine_gen.n1373 ));
  sine_gen_SLICE_779 \sine_gen.SLICE_779 ( .D1(\sine_gen.n1318 ), 
    .C1(\sine_gen.n15_adj_122 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15_adj_122 ), .F1(\sine_gen.n13028 ));
  sine_gen_SLICE_782 \sine_gen.SLICE_782 ( .D1(\sine_gen.address3[11] ), 
    .C1(\sine_gen.n12576 ), .B1(\sine_gen.n12575 ), 
    .A1(\sine_gen.address3[10] ), .D0(\sine_gen.n16956 ), 
    .C0(\sine_gen.n12592 ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.n12576 ), .F1(\sine_gen.n16611 ));
  sine_gen_SLICE_783 \sine_gen.SLICE_783 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.n1043 ), .C0(\sine_gen.n1040 ), 
    .B0(\sine_gen.address3[6] ), .F0(\sine_gen.n10_adj_123 ), 
    .F1(\sine_gen.n1040 ));
  sine_gen_SLICE_785 \sine_gen.SLICE_785 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1259 ), .A1(\sine_gen.n1037 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1037 ), .F1(\sine_gen.n10887 ));
  sine_gen_SLICE_788 \sine_gen.SLICE_788 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n8440 ), .B1(\sine_gen.n441 ), .D0(\sine_gen.n13418 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.n10 ), .F0(\sine_gen.n8440 ), .F1(\sine_gen.n2040 ));
  sine_gen_SLICE_791 \sine_gen.SLICE_791 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3513 ), .F1(\sine_gen.n3503 ));
  sine_gen_SLICE_792 \sine_gen.SLICE_792 ( .C1(\sine_gen.n3511 ), 
    .B1(\sine_gen.n3513 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3511 ), .F1(\sine_gen.n12815 ));
  sine_gen_SLICE_793 \sine_gen.SLICE_793 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1324 ), .A1(\sine_gen.n1345 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1324 ), .F1(\sine_gen.n13230 ));
  sine_gen_SLICE_795 \sine_gen.SLICE_795 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n442 ), .A1(\sine_gen.n13503 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n13503 ), .F1(\sine_gen.n671 ));
  sine_gen_SLICE_796 \sine_gen.SLICE_796 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n442 ), .F1(\sine_gen.n1205 ));
  sine_gen_SLICE_798 \sine_gen.SLICE_798 ( .D1(\sine_gen.n14 ), 
    .C1(\sine_gen.n45 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n14 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n61_adj_127 ), .F0(\sine_gen.n4795 ), .F1(\sine_gen.n9598 ));
  sine_gen_SLICE_804 \sine_gen.SLICE_804 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1323 ), .B1(\sine_gen.n1317 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1317 ), .F1(\sine_gen.n13232 ));
  sine_gen_SLICE_806 \sine_gen.SLICE_806 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n9550 ), .A1(\sine_gen.n384 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n384 ), .F1(\sine_gen.n395 ));
  sine_gen_SLICE_807 \sine_gen.SLICE_807 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_126 ), .B1(\sine_gen.n30_adj_119 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_126 ), .F1(\sine_gen.n1684 ));
  sine_gen_SLICE_809 \sine_gen.SLICE_809 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1679 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n13330 ), 
    .D0(\sine_gen.n61_adj_127 ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n1205 ), .F0(\sine_gen.n1679 ), .F1(\sine_gen.n2039 ));
  sine_gen_SLICE_811 \sine_gen.SLICE_811 ( .D1(\sine_gen.n8516 ), 
    .C1(\sine_gen.n7_adj_128 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n7_adj_128 ), 
    .F1(\sine_gen.n8472 ));
  sine_gen_SLICE_813 \sine_gen.SLICE_813 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3506 ), .A1(\sine_gen.n3505 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3506 ), .F1(\sine_gen.n4132 ));
  sine_gen_SLICE_814 \sine_gen.SLICE_814 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3506 ), .A1(\sine_gen.n3505 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3505 ), .F1(\sine_gen.n13160 ));
  sine_gen_SLICE_815 \sine_gen.SLICE_815 ( .C1(\sine_gen.n12744 ), 
    .B1(\sine_gen.n16140 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n8472 ), .B0(\sine_gen.n4132 ), 
    .F0(\sine_gen.n12744 ), .F1(\sine_gen.n12745 ));
  sine_gen_SLICE_818 \sine_gen.SLICE_818 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n13330 ), .F1(\sine_gen.n8547 ));
  sine_gen_SLICE_819 \sine_gen.SLICE_819 ( .D1(\sine_gen.n3503 ), 
    .C1(\sine_gen.n8554 ), .B1(\sine_gen.n4424 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n8554 ), .F1(\sine_gen.n4585 ));
  sine_gen_SLICE_824 \sine_gen.SLICE_824 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n61_adj_130 ), 
    .F1(\sine_gen.n30_adj_158 ));
  sine_gen_SLICE_825 \sine_gen.SLICE_825 ( .C1(\sine_gen.n30_adj_132 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_142 ), 
    .D0(\sine_gen.n30_adj_132 ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n372 ), .F0(\sine_gen.n62_adj_133 ), .F1(\sine_gen.n408 ));
  sine_gen_SLICE_826 \sine_gen.SLICE_826 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n372 ), .A1(\sine_gen.n413 ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n372 ), .F1(\sine_gen.n4801 ));
  sine_gen_SLICE_828 \sine_gen.SLICE_828 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n400 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n400 ), .F1(\sine_gen.n13408 ));
  sine_gen_SLICE_829 \sine_gen.SLICE_829 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_135 ), .B1(\sine_gen.n3509 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n30_adj_135 ), .F1(\sine_gen.n3486 ));
  sine_gen_SLICE_831 \sine_gen.SLICE_831 ( .C1(\sine_gen.n3476 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3501 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3501 ), .F1(\sine_gen.n4139 ));
  sine_gen_SLICE_832 \sine_gen.SLICE_832 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3476 ), .F1(\sine_gen.n3478 ));
  sine_gen_SLICE_833 \sine_gen.SLICE_833 ( .D1(\sine_gen.n3478 ), 
    .C1(\sine_gen.n3509 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3509 ), .F1(\sine_gen.n4138 ));
  sine_gen_SLICE_835 \sine_gen.SLICE_835 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_137 ), .A1(\sine_gen.n15_adj_136 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_137 ), .F1(\sine_gen.n3495 ));
  sine_gen_SLICE_836 \sine_gen.SLICE_836 ( .C1(\sine_gen.n15_adj_136 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3476 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_136 ), .F1(\sine_gen.n3485 ));
  sine_gen_SLICE_837 \sine_gen.SLICE_837 ( .D1(\sine_gen.n3480 ), 
    .C1(\sine_gen.n3488 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3488 ), .F1(\sine_gen.n3493 ));
  sine_gen_SLICE_838 \sine_gen.SLICE_838 ( .C0(\sine_gen.n12886 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3493 ), .F0(\sine_gen.n12752 ));
  sine_gen_SLICE_839 \sine_gen.SLICE_839 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n4137 ), .B1(\sine_gen.n3493 ), .D0(\sine_gen.n3714 ), 
    .B0(\sine_gen.n3509 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n4137 ), 
    .F1(\sine_gen.n12746 ));
  sine_gen_SLICE_842 \sine_gen.SLICE_842 ( .C1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n413 ), .A1(\sine_gen.n430 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n30_adj_138 ), .A0(\sine_gen.n15_adj_129 ), 
    .F0(\sine_gen.n414 ), .F1(\sine_gen.n682 ));
  sine_gen_SLICE_843 \sine_gen.SLICE_843 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n405 ), .B1(\sine_gen.n9550 ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n405 ), .F1(\sine_gen.n698 ));
  sine_gen_SLICE_846 \sine_gen.SLICE_846 ( .D1(\sine_gen.n552 ), 
    .C1(\sine_gen.n410 ), .B1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.n30_adj_119 ), .C0(\sine_gen.n30_adj_138 ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n410 ), .F1(\sine_gen.n12626 ));
  sine_gen_SLICE_847 \sine_gen.SLICE_847 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n413 ), .A1(\sine_gen.n543 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n413 ), .F1(\sine_gen.n684 ));
  sine_gen_SLICE_848 \sine_gen.SLICE_848 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_129 ), .A1(\sine_gen.n543 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n543 ), .F1(\sine_gen.n1139 ));
  sine_gen_SLICE_850 \sine_gen.SLICE_850 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n8437 ), .B1(\sine_gen.n395 ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n31_adj_139 ), .B0(\sine_gen.n4910 ), .F0(\sine_gen.n8437 ), 
    .F1(\sine_gen.n8438 ));
  sine_gen_SLICE_851 \sine_gen.SLICE_851 ( .C1(\sine_gen.n15_adj_129 ), 
    .B1(\sine_gen.n9550 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_129 ), .F1(\sine_gen.n31_adj_139 ));
  sine_gen_SLICE_853 \sine_gen.SLICE_853 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_140 ), .A1(\sine_gen.n405 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_140 ), .F1(\sine_gen.n31_adj_141 ));
  sine_gen_SLICE_855 \sine_gen.SLICE_855 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_132 ), .B1(\sine_gen.n375 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n30_adj_132 ), .F1(\sine_gen.n4809 ));
  sine_gen_SLICE_857 \sine_gen.SLICE_857 ( .C1(\sine_gen.n396 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n31_adj_141 ), 
    .D0(\sine_gen.n407 ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n15_adj_129 ), .F0(\sine_gen.n396 ), .F1(\sine_gen.n12717 ));
  sine_gen_SLICE_858 \sine_gen.SLICE_858 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n407 ), .B1(\sine_gen.n400 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n407 ), .F1(\sine_gen.n4807 ));
  sine_gen_SLICE_861 \sine_gen.SLICE_861 ( .C1(\sine_gen.n690 ), 
    .B1(\sine_gen.n408 ), .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n9548 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n400 ), .F0(\sine_gen.n690 ), 
    .F1(\sine_gen.n12636 ));
  sine_gen_SLICE_864 \sine_gen.SLICE_864 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_142 ), .A1(\sine_gen.n384 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n30_adj_142 ), .F1(\sine_gen.n548 ));
  sine_gen_SLICE_865 \sine_gen.SLICE_865 ( .C1(\sine_gen.n4805 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n554 ), .D0(\sine_gen.n375 ), 
    .C0(\sine_gen.n405 ), .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n4805 ), 
    .F1(\sine_gen.n12635 ));
  sine_gen_SLICE_870 \sine_gen.SLICE_870 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n4819 ), .B1(\sine_gen.n794 ), .C0(\sine_gen.n464 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n463 ), .F0(\sine_gen.n4819 ), 
    .F1(\sine_gen.n884 ));
  sine_gen_SLICE_871 \sine_gen.SLICE_871 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n460 ), .A1(\sine_gen.n439 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n460 ), .F1(\sine_gen.n663 ));
  sine_gen_SLICE_873 \sine_gen.SLICE_873 ( .D0(\sine_gen.n463 ), 
    .C0(\sine_gen.n663 ), .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n794 ));
  sine_gen_SLICE_875 \sine_gen.SLICE_875 ( .D1(\sine_gen.n62_adj_133 ), 
    .C1(\sine_gen.n373 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n400 ), .A0(\sine_gen.n9548 ), 
    .F0(\sine_gen.n373 ), .F1(\sine_gen.n4824 ));
  sine_gen_SLICE_877 \sine_gen.SLICE_877 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1321 ), .A1(\sine_gen.n1318 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1321 ), .F1(\sine_gen.n13023 ));
  sine_gen_SLICE_881 \sine_gen.SLICE_881 ( .C1(\sine_gen.n2585 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2566 ), 
    .D0(\sine_gen.n61_adj_146 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n2566 ), .F0(\sine_gen.n62_adj_147 ), .F1(\sine_gen.n2597 ));
  sine_gen_SLICE_882 \sine_gen.SLICE_882 ( .D1(\sine_gen.n62_adj_147 ), 
    .C1(\sine_gen.n2567 ), .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n3308 ), 
    .B0(\sine_gen.n9564 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n2567 ), 
    .F1(\sine_gen.n5072 ));
  sine_gen_SLICE_886 \sine_gen.SLICE_886 ( .C1(\sine_gen.n3308 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3308 ), .F1(\sine_gen.n13404 ));
  sine_gen_SLICE_889 \sine_gen.SLICE_889 ( .D1(\sine_gen.n3281 ), 
    .C1(\sine_gen.n3735 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3735 ), .F1(\sine_gen.n12831 ));
  sine_gen_SLICE_891 \sine_gen.SLICE_891 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1320 ), .F1(\sine_gen.n1287 ));
  sine_gen_SLICE_892 \sine_gen.SLICE_892 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1318 ), .A1(\sine_gen.n1320 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1318 ), .F1(\sine_gen.n13025 ));
  sine_gen_SLICE_894 \sine_gen.SLICE_894 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n53 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n14_adj_190 ), 
    .A0(\sine_gen.n22_adj_152 ), .F0(\sine_gen.n4789 ), .F1(\sine_gen.n12464 ));
  sine_gen_SLICE_897 \sine_gen.SLICE_897 ( .D1(\sine_gen.n1317 ), 
    .C1(\sine_gen.n1319 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1319 ), .F1(\sine_gen.n13235 ));
  sine_gen_SLICE_899 \sine_gen.SLICE_899 ( .D1(\sine_gen.n9570 ), 
    .C1(\sine_gen.n46_adj_144 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n46_adj_144 ), .F1(\sine_gen.n31_adj_153 ));
  sine_gen_SLICE_900 \sine_gen.SLICE_900 ( .C1(\sine_gen.n8459 ), 
    .B1(\sine_gen.n2589 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n31_adj_153 ), 
    .A0(\sine_gen.n5158 ), .F0(\sine_gen.n8459 ), .F1(\sine_gen.n8460 ));
  sine_gen_SLICE_901 \sine_gen.SLICE_901 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n9570 ), .B1(\sine_gen.n2578 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n9570 ), .F1(\sine_gen.n2589 ));
  sine_gen_SLICE_903 \sine_gen.SLICE_903 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_155 ), .A1(\sine_gen.n2599 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_155 ), .F1(\sine_gen.n31_adj_156 ));
  sine_gen_SLICE_904 \sine_gen.SLICE_904 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2886 ), .B1(\sine_gen.n31_adj_156 ), .C0(\sine_gen.n2569 ), 
    .B0(\sine_gen.n2737 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n2886 ), 
    .F1(\sine_gen.n12642 ));
  sine_gen_SLICE_906 \sine_gen.SLICE_906 ( .C1(\sine_gen.n2601 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3308 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2601 ), .F1(\sine_gen.n5055 ));
  sine_gen_SLICE_908 \sine_gen.SLICE_908 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3720 ), .B1(\sine_gen.n3488 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3720 ), .F1(\sine_gen.n4143 ));
  sine_gen_SLICE_909 \sine_gen.SLICE_909 ( .D1(\sine_gen.n3509 ), 
    .C1(\sine_gen.n3487 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3487 ), .F1(\sine_gen.n5223 ));
  sine_gen_SLICE_911 \sine_gen.SLICE_911 ( .D1(\sine_gen.n12888 ), 
    .C1(\sine_gen.n12887 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n12887 ), .F1(\sine_gen.n12889 ));
  sine_gen_SLICE_915 \sine_gen.SLICE_915 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n12884 ), .A1(\sine_gen.n12885 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n12884 ), .F1(\sine_gen.n12886 ));
  sine_gen_SLICE_917 \sine_gen.SLICE_917 ( .C1(\sine_gen.n1307 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1293 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1307 ), .F1(\sine_gen.n1941 ));
  sine_gen_SLICE_919 \sine_gen.SLICE_919 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3479 ), .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3709 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3479 ), .F1(\sine_gen.n4424 ));
  sine_gen_SLICE_923 \sine_gen.SLICE_923 ( .C1(\sine_gen.n1055 ), 
    .B1(\sine_gen.n53 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1055 ), .F1(\sine_gen.n4951 ));
  sine_gen_SLICE_925 \sine_gen.SLICE_925 ( .C1(\sine_gen.n30_adj_168 ), 
    .B1(\sine_gen.n15_adj_178 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n30_adj_168 ), .F1(\sine_gen.n1522 ));
  sine_gen_SLICE_927 \sine_gen.SLICE_927 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n12881 ), .B1(\sine_gen.n12882 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n12881 ), .F1(\sine_gen.n3236 ));
  sine_gen_SLICE_929 \sine_gen.SLICE_929 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3464 ), .A1(\sine_gen.n15_adj_208 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3464 ), .F1(\sine_gen.n3929 ));
  sine_gen_SLICE_931 \sine_gen.SLICE_931 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n30_adj_169 ), 
    .F1(\sine_gen.n2634 ));
  sine_gen_SLICE_932 \sine_gen.SLICE_932 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_209 ), .A1(\sine_gen.n30_adj_169 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_209 ), .F1(\sine_gen.n3463 ));
  sine_gen_SLICE_933 \sine_gen.SLICE_933 ( .C1(\sine_gen.n3234 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3455 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3455 ), .F1(\sine_gen.n5173 ));
  sine_gen_SLICE_935 \sine_gen.SLICE_935 ( .C1(\sine_gen.n30_adj_170 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1053 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n30_adj_170 ), .F1(\sine_gen.n1249 ));
  sine_gen_SLICE_936 \sine_gen.SLICE_936 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1053 ), .B1(\sine_gen.n1052 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1053 ), .F1(\sine_gen.n12825 ));
  sine_gen_SLICE_937 \sine_gen.SLICE_937 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3453 ), .B1(\sine_gen.n3250 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3453 ), .F1(\sine_gen.n4065 ));
  sine_gen_SLICE_939 \sine_gen.SLICE_939 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1286 ), .A1(\sine_gen.n1294 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1294 ), .F1(\sine_gen.n1521 ));
  sine_gen_SLICE_940 \sine_gen.SLICE_940 ( .C1(\sine_gen.n1526 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1294 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1526 ), .F1(\sine_gen.n1949 ));
  sine_gen_SLICE_941 \sine_gen.SLICE_941 ( .C1(\sine_gen.n3445 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3231 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3445 ), .F1(\sine_gen.n3910 ));
  sine_gen_SLICE_943 \sine_gen.SLICE_943 ( .C1(\sine_gen.n1293 ), 
    .B1(\sine_gen.n1315 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1293 ), .F1(\sine_gen.n4975 ));
  sine_gen_SLICE_946 \sine_gen.SLICE_946 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n13501 ), .B1(\sine_gen.n2636 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13501 ), .F1(\sine_gen.n2865 ));
  sine_gen_SLICE_947 \sine_gen.SLICE_947 ( .D1(\sine_gen.n16842 ), 
    .C1(\sine_gen.n3070 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n2972 ), .A0(\sine_gen.n9638 ), 
    .F0(\sine_gen.n3070 ), .F1(\sine_gen.n13107 ));
  sine_gen_SLICE_949 \sine_gen.SLICE_949 ( .C1(\sine_gen.n30_adj_85 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3433 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3433 ), .F1(\sine_gen.n12830 ));
  sine_gen_SLICE_951 \sine_gen.SLICE_951 ( .D0(\sine_gen.n2635 ), 
    .C0(\sine_gen.n2727 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n13293 ));
  sine_gen_SLICE_952 \sine_gen.SLICE_952 ( .C1(\sine_gen.n30_adj_221 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n15_adj_167 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_221 ), .F1(\sine_gen.n2635 ));
  sine_gen_SLICE_953 \sine_gen.SLICE_953 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_176 ), .A1(\sine_gen.n2634 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_176 ), .F1(\sine_gen.n2727 ));
  sine_gen_SLICE_955 \sine_gen.SLICE_955 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3417 ), .A1(\sine_gen.n3308 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3417 ), .F1(\sine_gen.n4058 ));
  sine_gen_SLICE_957 \sine_gen.SLICE_957 ( .C1(\sine_gen.n30_adj_177 ), 
    .B1(\sine_gen.n1315 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n30_adj_177 ), .F1(\sine_gen.n1292 ));
  sine_gen_SLICE_959 \sine_gen.SLICE_959 ( .C1(\sine_gen.n12875 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n12876 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n12875 ), .F1(\sine_gen.n12877 ));
  sine_gen_SLICE_961 \sine_gen.SLICE_961 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n3415 ), .A1(\sine_gen.n15_adj_114 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3415 ), .F1(\sine_gen.n3630 ));
  sine_gen_SLICE_964 \sine_gen.SLICE_964 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n29_adj_232 ), .B1(\sine_gen.n2637 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n29_adj_232 ), .F1(\sine_gen.n2644 ));
  sine_gen_SLICE_965 \sine_gen.SLICE_965 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1315 ), .A1(\sine_gen.n1284 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1315 ), .F1(\sine_gen.n1944 ));
  sine_gen_SLICE_966 \sine_gen.SLICE_966 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1520 ), .A1(\sine_gen.n1315 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1520 ), .F1(\sine_gen.n1943 ));
  sine_gen_SLICE_967 \sine_gen.SLICE_967 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3310 ), .A1(\sine_gen.n30_adj_148 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3310 ), .F1(\sine_gen.n3886 ));
  sine_gen_SLICE_969 \sine_gen.SLICE_969 ( .D1(\sine_gen.n1282 ), 
    .C1(\sine_gen.n15_adj_178 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_178 ), .F1(\sine_gen.n1291 ));
  sine_gen_SLICE_971 \sine_gen.SLICE_971 ( .D1(\sine_gen.n12873 ), 
    .C1(\sine_gen.n12872 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n12872 ), .F1(\sine_gen.n12874 ));
  sine_gen_SLICE_974 \sine_gen.SLICE_974 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1284 ), .B1(\sine_gen.n1287 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1284 ), .F1(\sine_gen.n1942 ));
  sine_gen_SLICE_978 \sine_gen.SLICE_978 ( .C1(\sine_gen.n3300 ), 
    .B1(\sine_gen.n3310 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n3300 ), .F0(\sine_gen.n13522 ), 
    .F1(\sine_gen.n3892 ));
  sine_gen_SLICE_980 \sine_gen.SLICE_980 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3285 ), .A1(\sine_gen.n30_adj_106 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3285 ), .F1(\sine_gen.n4059 ));
  sine_gen_SLICE_981 \sine_gen.SLICE_981 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n12420 ), .A1(\sine_gen.n12460 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n7577 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n29_adj_107 ), 
    .F0(\sine_gen.n12420 ), .F1(\sine_gen.n13437 ));
  sine_gen_SLICE_985 \sine_gen.SLICE_985 ( .C1(\sine_gen.n12869 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n12870 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n12869 ), .F1(\sine_gen.n1042 ));
  sine_gen_SLICE_989 \sine_gen.SLICE_989 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n688 ), .B1(\sine_gen.n403 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n400 ), .A0(\sine_gen.n407 ), .F0(\sine_gen.n688 ), 
    .F1(\sine_gen.n818 ));
  sine_gen_SLICE_991 \sine_gen.SLICE_991 ( .D1(\sine_gen.n1033 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n1043 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n372 ), 
    .B0(\sine_gen.n30_adj_179 ), .F0(\sine_gen.n403 ), .F1(\sine_gen.n1723 ));
  sine_gen_SLICE_992 \sine_gen.SLICE_992 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30_adj_179 ), .A1(\sine_gen.n400 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n30_adj_179 ), .F1(\sine_gen.n4803 ));
  sine_gen_SLICE_993 \sine_gen.SLICE_993 ( .C1(\sine_gen.n15_adj_180 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3273 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15_adj_180 ), .F1(\sine_gen.n3278 ));
  sine_gen_SLICE_995 \sine_gen.SLICE_995 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3277 ), .F1(\sine_gen.n3250 ));
  sine_gen_SLICE_1001 \sine_gen.SLICE_1001 ( .C1(\sine_gen.n12454 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3267 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n12454 ), .F1(\sine_gen.n13137 ));
  sine_gen_SLICE_1003 \sine_gen.SLICE_1003 ( .D1(\sine_gen.n7_adj_222 ), 
    .C1(\sine_gen.n15_adj_181 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_181 ), .F1(\sine_gen.n3260 ));
  sine_gen_SLICE_1005 \sine_gen.SLICE_1005 ( .D1(\sine_gen.n12864 ), 
    .C1(\sine_gen.n12863 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n12863 ), .F1(\sine_gen.n12865 ));
  sine_gen_SLICE_1009 \sine_gen.SLICE_1009 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3246 ), .B1(\sine_gen.n53_adj_103 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3246 ), .F1(\sine_gen.n12423 ));
  sine_gen_SLICE_1011 \sine_gen.SLICE_1011 ( .D1(\sine_gen.n1307 ), 
    .C1(\sine_gen.n1282 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1282 ), .F1(\sine_gen.n1945 ));
  sine_gen_SLICE_1014 \sine_gen.SLICE_1014 ( .C1(\sine_gen.n30_adj_187 ), 
    .B1(\sine_gen.n15_adj_210 ), .A1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3227 ), .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3237 ), 
    .F0(\sine_gen.n3917 ), .F1(\sine_gen.n3466 ));
  sine_gen_SLICE_1016 \sine_gen.SLICE_1016 ( .D0(\sine_gen.n554 ), 
    .C0(\sine_gen.n4803 ), .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n12632 ));
  sine_gen_SLICE_1017 \sine_gen.SLICE_1017 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1270 ), .A1(\sine_gen.n15 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1270 ), .F1(\sine_gen.n1735 ));
  sine_gen_SLICE_1018 \sine_gen.SLICE_1018 ( .C1(\sine_gen.n1743 ), 
    .B1(\sine_gen.n1002 ), .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n1270 ), 
    .B0(\sine_gen.n15_adj_98 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n1743 ), .F1(\sine_gen.n13079 ));
  sine_gen_SLICE_1019 \sine_gen.SLICE_1019 ( .D1(\sine_gen.n3227 ), 
    .C1(\sine_gen.n15_adj_182 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_182 ), .F1(\sine_gen.n3235 ));
  sine_gen_SLICE_1021 \sine_gen.SLICE_1021 ( .C1(\sine_gen.n3234 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n3237 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3234 ), .F1(\sine_gen.n10_adj_225 ));
  sine_gen_SLICE_1023 \sine_gen.SLICE_1023 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n30_adj_183 ), 
    .F1(\sine_gen.n1115 ));
  sine_gen_SLICE_1024 \sine_gen.SLICE_1024 ( .C1(\sine_gen.n15_adj_226 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_183 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15_adj_226 ), .F1(\sine_gen.n1269 ));
  sine_gen_SLICE_1025 \sine_gen.SLICE_1025 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_184 ), 
    .F1(\sine_gen.n30_adj_185 ));
  sine_gen_SLICE_1026 \sine_gen.SLICE_1026 ( .C1(\sine_gen.n3230 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3463 ), 
    .C0(\sine_gen.n30_adj_184 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3227 ), .F0(\sine_gen.n3230 ), .F1(\sine_gen.n5243 ));
  sine_gen_SLICE_1027 \sine_gen.SLICE_1027 ( .C1(\sine_gen.n3227 ), 
    .B1(\sine_gen.n3205 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3227 ), .F1(\sine_gen.n3928 ));
  sine_gen_SLICE_1028 \sine_gen.SLICE_1028 ( .D1(\sine_gen.n3227 ), 
    .C1(\sine_gen.n3189 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3189 ), .F1(\sine_gen.n3938 ));
  sine_gen_SLICE_1029 \sine_gen.SLICE_1029 ( .D1(\sine_gen.n1259 ), 
    .C1(\sine_gen.n1261 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1261 ), .F1(\sine_gen.n1724 ));
  sine_gen_SLICE_1032 \sine_gen.SLICE_1032 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .C0(\sine_gen.n30_adj_185 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n30_adj_207 ), 
    .F0(\sine_gen.n3226 ), .F1(\sine_gen.n30_adj_207 ));
  sine_gen_SLICE_1033 \sine_gen.SLICE_1033 ( .D1(\sine_gen.n1056 ), 
    .C1(\sine_gen.n1259 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1259 ), .F1(\sine_gen.n1871 ));
  sine_gen_SLICE_1035 \sine_gen.SLICE_1035 ( .C1(\sine_gen.n30_adj_187 ), 
    .B1(\sine_gen.n3224 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n30_adj_187 ), .F1(\sine_gen.n3214 ));
  sine_gen_SLICE_1037 \sine_gen.SLICE_1037 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1251 ), .A1(\sine_gen.n1037 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1251 ), .F1(\sine_gen.n1716 ));
  sine_gen_SLICE_1039 \sine_gen.SLICE_1039 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n30_adj_189 ), 
    .F1(\sine_gen.n3220 ));
  sine_gen_SLICE_1040 \sine_gen.SLICE_1040 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3192 ), .A1(\sine_gen.n30_adj_189 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3192 ), .F1(\sine_gen.n3222 ));
  sine_gen_SLICE_1041 \sine_gen.SLICE_1041 ( .C1(\sine_gen.n1239 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n30_adj_215 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1239 ), .F1(\sine_gen.n12821 ));
  sine_gen_SLICE_1047 \sine_gen.SLICE_1047 ( .C1(\sine_gen.n1223 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n400 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1223 ), .F1(\sine_gen.n13158 ));
  sine_gen_SLICE_1049 \sine_gen.SLICE_1049 ( .C1(\sine_gen.n3210 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3458 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3210 ), .F1(\sine_gen.n3927 ));
  sine_gen_SLICE_1050 \sine_gen.SLICE_1050 ( .D1(\sine_gen.n3210 ), 
    .C1(\sine_gen.n3199 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3199 ), .F1(\sine_gen.n3939 ));
  sine_gen_SLICE_1051 \sine_gen.SLICE_1051 ( .C1(\sine_gen.n1221 ), 
    .B1(\sine_gen.n1111 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1221 ), .F1(\sine_gen.n12818 ));
  sine_gen_SLICE_1055 \sine_gen.SLICE_1055 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n61_adj_191 ), 
    .F1(\sine_gen.n30_adj_193 ));
  sine_gen_SLICE_1056 \sine_gen.SLICE_1056 ( .C1(\sine_gen.n46_adj_192 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n61_adj_191 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n46_adj_192 ), .F1(\sine_gen.n62_adj_233 ));
  sine_gen_SLICE_1058 \sine_gen.SLICE_1058 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n668 ), .B0(\sine_gen.n453 ), .F0(\sine_gen.n12609 ));
  sine_gen_SLICE_1060 \sine_gen.SLICE_1060 ( .D1(\sine_gen.n4068 ), 
    .C1(\sine_gen.n3613 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n46_adj_192 ), .C0(\sine_gen.n3199 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3613 ), .F1(\sine_gen.n4389 ));
  sine_gen_SLICE_1062 \sine_gen.SLICE_1062 ( .D1(\sine_gen.n30_adj_193 ), 
    .C1(\sine_gen.n15_adj_213 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_213 ), .F1(\sine_gen.n31_adj_234 ));
  sine_gen_SLICE_1066 \sine_gen.SLICE_1066 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3192 ), .A1(\sine_gen.n3224 ), .C0(\sine_gen.n46_adj_197 ), 
    .B0(\sine_gen.n3224 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3213 ), 
    .F1(\sine_gen.n3924 ));
  sine_gen_SLICE_1067 \sine_gen.SLICE_1067 ( .D1(\sine_gen.n2569 ), 
    .C1(\sine_gen.n2599 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2599 ), .F1(\sine_gen.n5054 ));
  sine_gen_SLICE_1069 \sine_gen.SLICE_1069 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.n30_adj_199 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n61_adj_165 ), 
    .F0(\sine_gen.n2748 ), .F1(\sine_gen.n61_adj_165 ));
  sine_gen_SLICE_1070 \sine_gen.SLICE_1070 ( .C0(\sine_gen.n5051 ), 
    .B0(\sine_gen.n2748 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n13310 ));
  sine_gen_SLICE_1072 \sine_gen.SLICE_1072 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1539 ), .A1(\sine_gen.n1115 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1539 ), .F1(\sine_gen.n13157 ));
  sine_gen_SLICE_1077 \sine_gen.SLICE_1077 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_200 ), .A1(\sine_gen.n61_adj_146 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n61_adj_146 ), .F1(\sine_gen.n2752 ));
  sine_gen_SLICE_1080 \sine_gen.SLICE_1080 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_209 ), .A1(\sine_gen.n15_adj_208 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n15_adj_208 ), 
    .A0(\sine_gen.n30_adj_201 ), .F0(\sine_gen.n3467 ), .F1(\sine_gen.n3472 ));
  sine_gen_SLICE_1082 \sine_gen.SLICE_1082 ( .C1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n1091 ), .A1(\sine_gen.n30_adj_102 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1091 ), .F1(\sine_gen.n1865 ));
  sine_gen_SLICE_1084 \sine_gen.SLICE_1084 ( .C1(\sine_gen.n3932 ), 
    .B1(\sine_gen.address1[5] ), .A1(\sine_gen.n3467 ), 
    .C0(\sine_gen.n15_adj_202 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3192 ), .F0(\sine_gen.n3932 ), .F1(\sine_gen.n12693 ));
  sine_gen_SLICE_1085 \sine_gen.SLICE_1085 ( .D1(\sine_gen.n451 ), 
    .C1(\sine_gen.n455 ), .B1(\sine_gen.address3[5] ), .D0(\sine_gen.n446 ), 
    .C0(\sine_gen.address3[4] ), .A0(\sine_gen.n61_adj_127 ), 
    .F0(\sine_gen.n455 ), .F1(\sine_gen.n12605 ));
  sine_gen_SLICE_1086 \sine_gen.SLICE_1086 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n446 ), .F1(\sine_gen.n1087 ));
  sine_gen_SLICE_1089 \sine_gen.SLICE_1089 ( .C1(\sine_gen.n15_adj_203 ), 
    .B1(\sine_gen.n2624 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_203 ), .F1(\sine_gen.n2610 ));
  sine_gen_SLICE_1091 \sine_gen.SLICE_1091 ( .C1(\sine_gen.n30_adj_206 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n2578 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_206 ), .F1(\sine_gen.n2746 ));
  sine_gen_SLICE_1092 \sine_gen.SLICE_1092 ( .D1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n2578 ), .A1(\sine_gen.n30_adj_199 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2578 ), .F1(\sine_gen.n3328 ));
  sine_gen_SLICE_1094 \sine_gen.SLICE_1094 ( .D1(\sine_gen.n3189 ), 
    .C1(\sine_gen.n15_adj_213 ), .B1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n3199 ), .F0(\sine_gen.n13406 ), 
    .F1(\sine_gen.n3194 ));
  sine_gen_SLICE_1095 \sine_gen.SLICE_1095 ( .C1(\sine_gen.n15_adj_151 ), 
    .B1(\sine_gen.n1221 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_151 ), .F1(\sine_gen.n1436 ));
  sine_gen_SLICE_1098 \sine_gen.SLICE_1098 ( .D1(\sine_gen.n3939 ), 
    .C1(\sine_gen.n3197 ), .B1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n30_adj_207 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3189 ), .F0(\sine_gen.n3197 ), .F1(\sine_gen.n12705 ));
  sine_gen_SLICE_1099 \sine_gen.SLICE_1099 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n61_adj_163 ), .A1(\sine_gen.n30_adj_206 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n61_adj_163 ), .F1(\sine_gen.n2745 ));
  sine_gen_SLICE_1101 \sine_gen.SLICE_1101 ( .D1(\sine_gen.n2737 ), 
    .C1(\sine_gen.n2607 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2607 ), .F1(\sine_gen.n2878 ));
  sine_gen_SLICE_1102 \sine_gen.SLICE_1102 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2737 ), .B1(\sine_gen.n46_adj_144 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2737 ), .F1(\sine_gen.n3333 ));
  sine_gen_SLICE_1105 \sine_gen.SLICE_1105 ( .C1(\sine_gen.n15_adj_208 ), 
    .B1(\sine_gen.n3224 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_208 ), .F1(\sine_gen.n3191 ));
  sine_gen_SLICE_1108 \sine_gen.SLICE_1108 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n30_adj_160 ), 
    .F1(\sine_gen.n30_adj_217 ));
  sine_gen_SLICE_1110 \sine_gen.SLICE_1110 ( .C1(\sine_gen.n1541 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1087 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1541 ), .F1(\sine_gen.n12822 ));
  sine_gen_SLICE_1115 \sine_gen.SLICE_1115 ( .D1(\sine_gen.n1079 ), 
    .C1(\sine_gen.n15_adj_212 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_212 ), .F1(\sine_gen.n1084 ));
  sine_gen_SLICE_1117 \sine_gen.SLICE_1117 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1083 ), .F1(\sine_gen.n1056 ));
  sine_gen_SLICE_1121 \sine_gen.SLICE_1121 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n8462 ), .B1(\sine_gen.n2635 ), .D0(\sine_gen.n10_adj_211 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n13414 ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n8462 ), .F1(\sine_gen.n4234 ));
  sine_gen_SLICE_1124 \sine_gen.SLICE_1124 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2892 ), .B1(\sine_gen.n5057 ), .D0(\sine_gen.n2599 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n9570 ), .F0(\sine_gen.n2892 ), 
    .F1(\sine_gen.n3024 ));
  sine_gen_SLICE_1125 \sine_gen.SLICE_1125 ( .C1(\sine_gen.n12436 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1073 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n12436 ), .F1(\sine_gen.n13155 ));
  sine_gen_SLICE_1127 \sine_gen.SLICE_1127 ( .D1(\sine_gen.n3458 ), 
    .C1(\sine_gen.n3224 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3224 ), .F1(\sine_gen.n3926 ));
  sine_gen_SLICE_1129 \sine_gen.SLICE_1129 ( .D1(\sine_gen.n2601 ), 
    .C1(\sine_gen.n15_adj_214 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n15_adj_214 ), 
    .F1(\sine_gen.n5158 ));
  sine_gen_SLICE_1131 \sine_gen.SLICE_1131 ( .D1(\sine_gen.n30_adj_206 ), 
    .C1(\sine_gen.n30_adj_199 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_199 ), .F1(\sine_gen.n3881 ));
  sine_gen_SLICE_1134 \sine_gen.SLICE_1134 ( .D1(\sine_gen.n2624 ), 
    .C1(\sine_gen.n2607 ), .B1(\sine_gen.address1[4] ), .D0(\sine_gen.n3317 ), 
    .B0(\sine_gen.n61_adj_165 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3879 ), .F1(\sine_gen.n2876 ));
  sine_gen_SLICE_1135 \sine_gen.SLICE_1135 ( .C1(\sine_gen.n696 ), 
    .B1(\sine_gen.address3[5] ), .A1(\sine_gen.n4908 ), .D0(\sine_gen.n407 ), 
    .C0(\sine_gen.n384 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n696 ), 
    .F1(\sine_gen.n827 ));
  sine_gen_SLICE_1137 \sine_gen.SLICE_1137 ( .C1(\sine_gen.n1057 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1053 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1057 ), .F1(\sine_gen.n13151 ));
  sine_gen_SLICE_1143 \sine_gen.SLICE_1143 ( .D1(\sine_gen.n61_adj_120 ), 
    .C1(\sine_gen.n2665 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2665 ), .F1(\sine_gen.n13016 ));
  sine_gen_SLICE_1145 \sine_gen.SLICE_1145 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_218 ), .A1(\sine_gen.n2634 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .F0(\sine_gen.n15_adj_218 ), 
    .F1(\sine_gen.n2645 ));
  sine_gen_SLICE_1147 \sine_gen.SLICE_1147 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2660 ), .F1(\sine_gen.n2640 ));
  sine_gen_SLICE_1149 \sine_gen.SLICE_1149 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1542 ), .A1(\sine_gen.n1050 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1542 ), .F1(\sine_gen.n13152 ));
  sine_gen_SLICE_1154 \sine_gen.SLICE_1154 ( .C0(\sine_gen.n904 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n16656 ), 
    .F0(\sine_gen.n12648 ));
  sine_gen_SLICE_1157 \sine_gen.SLICE_1157 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1052 ), .A1(\sine_gen.n53 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1052 ), .F1(\sine_gen.n12411 ));
  sine_gen_SLICE_1159 \sine_gen.SLICE_1159 ( .C1(\sine_gen.n30_adj_116 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n407 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .F0(\sine_gen.n30_adj_116 ), 
    .F1(\sine_gen.n4910 ));
  sine_gen_SLICE_1161 \sine_gen.SLICE_1161 ( .D1(\sine_gen.n1055 ), 
    .C1(\sine_gen.n1047 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1047 ), .F1(\sine_gen.n12824 ));
  sine_gen_SLICE_1163 \sine_gen.SLICE_1163 ( .D1(\sine_gen.n30_adj_111 ), 
    .C1(\sine_gen.n15_adj_186 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_186 ), .F1(\sine_gen.n2647 ));
  sine_gen_SLICE_1167 \sine_gen.SLICE_1167 ( .C1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.n692 ), .A1(\sine_gen.n31_adj_141 ), .C0(\sine_gen.n375 ), 
    .B0(\sine_gen.n543 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n692 ), 
    .F1(\sine_gen.n12906 ));
  sine_gen_SLICE_1169 \sine_gen.SLICE_1169 ( .D1(\sine_gen.n1033 ), 
    .C1(\sine_gen.n15_adj_219 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n15_adj_219 ), .F1(\sine_gen.n1041 ));
  sine_gen_SLICE_1171 \sine_gen.SLICE_1171 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n649 ), .B1(\sine_gen.n495 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n649 ), .F1(\sine_gen.n12597 ));
  sine_gen_SLICE_1174 \sine_gen.SLICE_1174 ( .D1(\sine_gen.n2645 ), 
    .C1(\sine_gen.n2649 ), .A1(\sine_gen.address1[5] ), .C0(\sine_gen.n61 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n2640 ), .F0(\sine_gen.n2649 ), 
    .F1(\sine_gen.n13283 ));
  sine_gen_SLICE_1175 \sine_gen.SLICE_1175 ( .C0(\sine_gen.n12906 ), 
    .B0(\sine_gen.n16200 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n12907 ));
  sine_gen_SLICE_1176 \sine_gen.SLICE_1176 ( .D0(\sine_gen.n12907 ), 
    .C0(\sine_gen.n8438 ), .A0(\sine_gen.address3[7] ), .F0(\sine_gen.n12893 ));
  sine_gen_SLICE_1177 \sine_gen.SLICE_1177 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n30_adj_220 ), 
    .F1(\sine_gen.n1349 ));
  sine_gen_SLICE_1178 \sine_gen.SLICE_1178 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1036 ), .B1(\sine_gen.n1269 ), .D0(\sine_gen.n30_adj_220 ), 
    .B0(\sine_gen.n1033 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1036 ), 
    .F1(\sine_gen.n4996 ));
  sine_gen_SLICE_1179 \sine_gen.SLICE_1179 ( .D1(\sine_gen.n2578 ), 
    .C1(\sine_gen.n30_adj_200 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_200 ), .F1(\sine_gen.n2742 ));
  sine_gen_SLICE_1181 \sine_gen.SLICE_1181 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1368 ), .F1(\sine_gen.n13420 ));
  sine_gen_SLICE_1184 \sine_gen.SLICE_1184 ( .D1(\sine_gen.address3[11] ), 
    .C1(\sine_gen.n13317 ), .B1(\sine_gen.address3[10] ), 
    .A1(\sine_gen.n13316 ), .C0(\sine_gen.n12946 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.n16314 ), 
    .F0(\sine_gen.n13317 ), .F1(\sine_gen.n16245 ));
  sine_gen_SLICE_1185 \sine_gen.SLICE_1185 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n7608 ), .B1(\sine_gen.n15_adj_109 ), .A1(\sine_gen.n3 ), 
    .D0(\sine_gen.n9485 ), .C0(\sine_gen.n7985 ), .B0(\sine_gen.n10_adj_211 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n9594 ), .F1(\sine_gen.n9509 ));
  sine_gen_SLICE_1189 \sine_gen.SLICE_1189 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_166 ), .A1(\sine_gen.n30_adj_206 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_166 ), .F1(\sine_gen.n3878 ));
  sine_gen_SLICE_1191 \sine_gen.SLICE_1191 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3545 ), .F1(\sine_gen.n9387 ));
  sine_gen_SLICE_1192 \sine_gen.SLICE_1192 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n5130 ), .A1(\sine_gen.n3545 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n5130 ), .F1(\sine_gen.n5209 ));
  sine_gen_SLICE_1196 \sine_gen.SLICE_1196 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n13053 ), .A0(\sine_gen.n16368 ), .F0(\sine_gen.n13054 ));
  sine_gen_SLICE_1198 \sine_gen.SLICE_1198 ( .D1(\sine_gen.n1351 ), 
    .C1(\sine_gen.n4882 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n4882 ), .F1(\sine_gen.n4961 ));
  sine_gen_SLICE_1199 \sine_gen.SLICE_1199 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1119 ), .A1(\sine_gen.n4910 ), .D0(\sine_gen.n46_adj_157 ), 
    .B0(\sine_gen.n400 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n1119 ), 
    .F1(\sine_gen.n4977 ));
  sine_gen_SLICE_1204 \sine_gen.SLICE_1204 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.n7985 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n7985 ), .F1(\sine_gen.n4093 ));
  sine_gen_SLICE_1208 \sine_gen.SLICE_1208 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n4977 ), .A0(\sine_gen.n2049 ), .F0(\sine_gen.n2293 ));
  sine_gen_SLICE_1209 \sine_gen.SLICE_1209 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n998 ), .A1(\sine_gen.n1011 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1011 ), .F1(\sine_gen.n1873 ));
  sine_gen_SLICE_1215 \sine_gen.SLICE_1215 ( .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n5207 ), .F1(\sine_gen.n3567 ));
  sine_gen_SLICE_1217 \sine_gen.SLICE_1217 ( .D1(\sine_gen.n3308 ), 
    .C1(\sine_gen.n2585 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2585 ), .F1(\sine_gen.n5051 ));
  sine_gen_SLICE_1220 \sine_gen.SLICE_1220 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3313 ), .B1(\sine_gen.n5158 ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n3308 ), .A0(\sine_gen.n46_adj_162 ), .F0(\sine_gen.n3313 ), 
    .F1(\sine_gen.n5226 ));
  sine_gen_SLICE_1221 \sine_gen.SLICE_1221 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n4100 ), .B1(\sine_gen.n5209 ), .C0(\sine_gen.n3543 ), 
    .B0(\sine_gen.n3556 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n4100 ), 
    .F1(\sine_gen.n12732 ));
  sine_gen_SLICE_1222 \sine_gen.SLICE_1222 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3543 ), .F1(\sine_gen.n3597 ));
  sine_gen_SLICE_1223 \sine_gen.SLICE_1223 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n13416 ), .B1(\sine_gen.address1[2] ), .A1(\sine_gen.n3 ), 
    .D0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3 ), .F1(\sine_gen.n8456 ));
  sine_gen_SLICE_1225 \sine_gen.SLICE_1225 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n4381 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3275 ), .A0(\sine_gen.n12462 ), .F0(\sine_gen.n4381 ), 
    .F1(\sine_gen.n4561 ));
  sine_gen_SLICE_1227 \sine_gen.SLICE_1227 ( .D1(\sine_gen.n1488 ), 
    .C1(\sine_gen.n1362 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1362 ), .F1(\sine_gen.n1905 ));
  sine_gen_SLICE_1229 \sine_gen.SLICE_1229 ( .C1(\sine_gen.n3608 ), 
    .B1(\sine_gen.n3189 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3608 ), .F1(\sine_gen.n5201 ));
  sine_gen_SLICE_1231 \sine_gen.SLICE_1231 ( .D1(\sine_gen.n16116 ), 
    .C1(\sine_gen.n12720 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n12865 ), .C0(\sine_gen.n5201 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n12720 ), .F1(\sine_gen.n12721 ));
  sine_gen_SLICE_1234 \sine_gen.SLICE_1234 ( .D1(\sine_gen.n4389 ), 
    .C1(\sine_gen.n5245 ), .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n3191 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3613 ), .F0(\sine_gen.n5245 ), 
    .F1(\sine_gen.n4565 ));
  sine_gen_SLICE_1235 \sine_gen.SLICE_1235 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3611 ), .A1(\sine_gen.n3189 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3611 ), .F1(\sine_gen.n4068 ));
  sine_gen_SLICE_1237 \sine_gen.SLICE_1237 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n4099 ), .A1(\sine_gen.n3554 ), .D0(\sine_gen.n3682 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n3556 ), .F0(\sine_gen.n4099 ), 
    .F1(\sine_gen.n12728 ));
  sine_gen_SLICE_1242 \sine_gen.SLICE_1242 ( .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3554 ), .F1(\sine_gen.n6_adj_159 ));
  sine_gen_SLICE_1243 \sine_gen.SLICE_1243 ( .C1(\sine_gen.n12714 ), 
    .B1(\sine_gen.n16110 ), .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n3236 ), 
    .C0(\sine_gen.n4065 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n12714 ), 
    .F1(\sine_gen.n12715 ));
  sine_gen_SLICE_1246 \sine_gen.SLICE_1246 ( .D1(\sine_gen.n998 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n1030 ), 
    .D0(\sine_gen.n46_adj_204 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n1030 ), .F0(\sine_gen.n1019 ), .F1(\sine_gen.n1730 ));
  sine_gen_SLICE_1247 \sine_gen.SLICE_1247 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n4067 ), .A1(\sine_gen.n3472 ), .D0(\sine_gen.n3205 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3192 ), .F0(\sine_gen.n4067 ), 
    .F1(\sine_gen.n4387 ));
  sine_gen_SLICE_1250 \sine_gen.SLICE_1250 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n5243 ), .A0(\sine_gen.n4387 ), .F0(\sine_gen.n4564 ));
  sine_gen_SLICE_1253 \sine_gen.SLICE_1253 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1004 ), .A1(\sine_gen.n1264 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1004 ), .F1(\sine_gen.n1731 ));
  sine_gen_SLICE_1255 \sine_gen.SLICE_1255 ( .D1(\sine_gen.n1032 ), 
    .C1(\sine_gen.n1733 ), .B1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.n1016 ), .A0(\sine_gen.n1264 ), 
    .F0(\sine_gen.n1733 ), .F1(\sine_gen.n13074 ));
  sine_gen_SLICE_1258 \sine_gen.SLICE_1258 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1734 ), .A0(\sine_gen.n1269 ), .F0(\sine_gen.n13073 ));
  sine_gen_SLICE_1260 \sine_gen.SLICE_1260 ( .D0(\sine_gen.n3226 ), 
    .C0(\sine_gen.n3926 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n12687 ));
  sine_gen_SLICE_1263 \sine_gen.SLICE_1263 ( .C1(\sine_gen.n13218 ), 
    .B1(\sine_gen.n16554 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n12877 ), .A0(\sine_gen.n1917 ), 
    .F0(\sine_gen.n13218 ), .F1(\sine_gen.n13219 ));
  sine_gen_SLICE_1265 \sine_gen.SLICE_1265 ( .C1(\sine_gen.n1906 ), 
    .B1(\sine_gen.n4961 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.n1349 ), .A0(\sine_gen.n1362 ), 
    .F0(\sine_gen.n1906 ), .F1(\sine_gen.n13212 ));
  sine_gen_SLICE_1268 \sine_gen.SLICE_1268 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n13212 ), .A0(\sine_gen.n16548 ), .F0(\sine_gen.n13213 ));
  sine_gen_SLICE_1269 \sine_gen.SLICE_1269 ( .D1(\sine_gen.n16800 ), 
    .C1(\sine_gen.n4392 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n3608 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n3597 ), .F0(\sine_gen.n4392 ), 
    .F1(\sine_gen.n4567 ));
  sine_gen_SLICE_1272 \sine_gen.SLICE_1272 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n2187 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1081 ), .A0(\sine_gen.n12464 ), .F0(\sine_gen.n2187 ), 
    .F1(\sine_gen.n2367 ));
  sine_gen_SLICE_1275 \sine_gen.SLICE_1275 ( .C1(\sine_gen.n1402 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1398 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1402 ), .F1(\sine_gen.n4955 ));
  sine_gen_SLICE_1276 \sine_gen.SLICE_1276 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1398 ), 
    .F1(\sine_gen.n30_adj_230 ));
  sine_gen_SLICE_1277 \sine_gen.SLICE_1277 ( .C1(\sine_gen.n1401 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1411 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1401 ), .F1(\sine_gen.n1884 ));
  sine_gen_SLICE_1280 \sine_gen.SLICE_1280 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.n29_adj_227 ), 
    .A1(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n29_adj_227 ), 
    .F1(\sine_gen.n2875 ));
  sine_gen_SLICE_1281 \sine_gen.SLICE_1281 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3596 ), .A1(\sine_gen.n3592 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3596 ), .F1(\sine_gen.n5203 ));
  sine_gen_SLICE_1282 \sine_gen.SLICE_1282 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3592 ), .F1(\sine_gen.n3458 ));
  sine_gen_SLICE_1283 \sine_gen.SLICE_1283 ( .C1(\sine_gen.n3595 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n3605 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3595 ), .F1(\sine_gen.n4078 ));
  sine_gen_SLICE_1285 \sine_gen.SLICE_1285 ( .D1(\sine_gen.n16122 ), 
    .C1(\sine_gen.n12723 ), .B1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n5203 ), .A0(\sine_gen.n4078 ), 
    .F0(\sine_gen.n12723 ), .F1(\sine_gen.n12724 ));
  sine_gen_SLICE_1287 \sine_gen.SLICE_1287 ( .D1(\sine_gen.n53 ), 
    .C1(\sine_gen.n13326 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n13326 ), .F1(\sine_gen.n1709 ));
  sine_gen_SLICE_1289 \sine_gen.SLICE_1289 ( .C1(\sine_gen.n3565 ), 
    .B1(\sine_gen.n3567 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3565 ), .F1(\sine_gen.n4092 ));
  sine_gen_SLICE_1291 \sine_gen.SLICE_1291 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1371 ), .B1(\sine_gen.n1373 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1371 ), .F1(\sine_gen.n1898 ));
  sine_gen_SLICE_1293 \sine_gen.SLICE_1293 ( .C1(\sine_gen.n10891 ), 
    .B1(\sine_gen.n1898 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n10891 ), .F1(\sine_gen.n13128 ));
  sine_gen_SLICE_1295 \sine_gen.SLICE_1295 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n9395 ), .B1(\sine_gen.n513 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n9395 ), .F1(\sine_gen.n12596 ));
  sine_gen_SLICE_1305 \sine_gen.SLICE_1305 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1403 ), .F1(\sine_gen.n1050 ));
  sine_gen_SLICE_1308 \sine_gen.SLICE_1308 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3905 ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.n7_adj_222 ), 
    .A0(\sine_gen.n3273 ), .F0(\sine_gen.n3905 ), .F1(\sine_gen.n4258 ));
  sine_gen_SLICE_1313 \sine_gen.SLICE_1313 ( .D1(\sine_gen.n2607 ), 
    .C1(\sine_gen.n2566 ), .B1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2566 ), .F1(\sine_gen.n5049 ));
  sine_gen_SLICE_1317 \sine_gen.SLICE_1317 ( .D1(\sine_gen.n7598 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n13 ), .A1(\sine_gen.n513 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n513 ), .F1(\sine_gen.n9596 ));
  sine_gen_SLICE_1321 \sine_gen.SLICE_1321 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n4278 ), .B1(\sine_gen.n3466 ), .D0(\sine_gen.n3213 ), 
    .C0(\sine_gen.n3929 ), .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n4278 ), 
    .F1(\sine_gen.n4506 ));
  sine_gen_SLICE_1323 \sine_gen.SLICE_1323 ( .D1(\sine_gen.n2601 ), 
    .C1(\sine_gen.n2737 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n61_adj_146 ), .B0(\sine_gen.n2569 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n5057 ), .F1(\sine_gen.n2880 ));
  sine_gen_SLICE_1326 \sine_gen.SLICE_1326 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2569 ), .A1(\sine_gen.n15_adj_214 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n5055 ), .A0(\sine_gen.n5156 ), 
    .F0(\sine_gen.n5070 ), .F1(\sine_gen.n5156 ));
  sine_gen_SLICE_1327 \sine_gen.SLICE_1327 ( .C1(\sine_gen.address1[5] ), 
    .B1(\sine_gen.n2882 ), .A1(\sine_gen.n2597 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n3308 ), .A0(\sine_gen.n2601 ), .F0(\sine_gen.n2882 ), 
    .F1(\sine_gen.n3012 ));
  sine_gen_SLICE_1332 \sine_gen.SLICE_1332 ( .C1(\sine_gen.n2890 ), 
    .B1(\sine_gen.n5156 ), .A1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n2578 ), .A0(\sine_gen.n2601 ), 
    .F0(\sine_gen.n2890 ), .F1(\sine_gen.n3021 ));
  sine_gen_SLICE_1334 \sine_gen.SLICE_1334 ( .C0(\sine_gen.n3098 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n16686 ), 
    .F0(\sine_gen.n13062 ));
  sine_gen_SLICE_1335 \sine_gen.SLICE_1335 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n14 ), .B1(\sine_gen.n45 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .F0(\sine_gen.n45 ), .F1(\sine_gen.n4787 ));
  sine_gen_SLICE_1337 \sine_gen.SLICE_1337 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n12642 ), .A0(\sine_gen.n16068 ), .F0(\sine_gen.n12643 ));
  sine_gen_SLICE_1338 \sine_gen.SLICE_1338 ( .C0(\sine_gen.n8460 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n12643 ), 
    .F0(\sine_gen.n13064 ));
  sine_gen_SLICE_1339 \sine_gen.SLICE_1339 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n13361 ), .B1(\sine_gen.n10_adj_211 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n13361 ), .F1(\sine_gen.n3903 ));
  sine_gen_SLICE_1341 \sine_gen.SLICE_1341 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1343 ), .F1(\sine_gen.n1344 ));
  sine_gen_SLICE_1343 \sine_gen.SLICE_1343 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3528 ), .F1(\sine_gen.n12891 ));
  sine_gen_SLICE_1348 \sine_gen.SLICE_1348 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3529 ), 
    .F1(\sine_gen.n30_adj_88 ));
  sine_gen_SLICE_1354 \sine_gen.SLICE_1354 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n5129 ), .F1(\sine_gen.n12888 ));
  sine_gen_SLICE_1360 \sine_gen.SLICE_1360 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3537 ), .F1(\sine_gen.n3538 ));
  sine_gen_SLICE_1363 \sine_gen.SLICE_1363 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3768 ), .F1(\sine_gen.n12885 ));
  sine_gen_SLICE_1365 \sine_gen.SLICE_1365 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3514 ), .F1(\sine_gen.n3767 ));
  sine_gen_SLICE_1369 \sine_gen.SLICE_1369 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3512 ), .F1(\sine_gen.n12882 ));
  sine_gen_SLICE_1377 \sine_gen.SLICE_1377 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n3733 ), .F1(\sine_gen.n3582 ));
  sine_gen_SLICE_1380 \sine_gen.SLICE_1380 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3584 ), .F1(\sine_gen.n3586 ));
  sine_gen_SLICE_1384 \sine_gen.SLICE_1384 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1345 ), 
    .F1(\sine_gen.n30_adj_134 ));
  sine_gen_SLICE_1391 \sine_gen.SLICE_1391 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3481 ), .F1(\sine_gen.n3394 ));
  sine_gen_SLICE_1397 \sine_gen.SLICE_1397 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n12878 ), 
    .F1(\sine_gen.n15_adj_154 ));
  sine_gen_SLICE_1402 \sine_gen.SLICE_1402 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3605 ), .F1(\sine_gen.n3612 ));
  sine_gen_SLICE_1405 \sine_gen.SLICE_1405 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3309 ), 
    .F1(\sine_gen.n15_adj_114 ));
  sine_gen_SLICE_1412 \sine_gen.SLICE_1412 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3709 ), .F1(\sine_gen.n2570 ));
  sine_gen_SLICE_1416 \sine_gen.SLICE_1416 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_149 ), 
    .F1(\sine_gen.n3281 ));
  sine_gen_SLICE_1417 \sine_gen.SLICE_1417 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1285 ), .F1(\sine_gen.n12860 ));
  sine_gen_SLICE_1423 \sine_gen.SLICE_1423 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3241 ), 
    .F1(\sine_gen.n15_adj_188 ));
  sine_gen_SLICE_1426 \sine_gen.SLICE_1426 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n376 ), .F1(\sine_gen.n12879 ));
  sine_gen_SLICE_1432 \sine_gen.SLICE_1432 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1367 ), .F1(\sine_gen.n1580 ));
  sine_gen_SLICE_1435 \sine_gen.SLICE_1435 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2843 ), .F1(\sine_gen.n2712 ));
  sine_gen_SLICE_1439 \sine_gen.SLICE_1439 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3207 ), .F1(\sine_gen.n3549 ));
  sine_gen_SLICE_1442 \sine_gen.SLICE_1442 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1390 ), .F1(\sine_gen.n1200 ));
  sine_gen_SLICE_1447 \sine_gen.SLICE_1447 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n61_adj_196 ), 
    .F1(\sine_gen.n12867 ));
  sine_gen_SLICE_1451 \sine_gen.SLICE_1451 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1111 ), .F1(\sine_gen.n1577 ));
  sine_gen_SLICE_1459 \sine_gen.SLICE_1459 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1575 ), .F1(\sine_gen.n12876 ));
  sine_gen_SLICE_1462 \sine_gen.SLICE_1462 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n12864 ), .F1(\sine_gen.n2636 ));
  sine_gen_SLICE_1463 \sine_gen.SLICE_1463 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1574 ), .F1(\sine_gen.n1573 ));
  sine_gen_SLICE_1466 \sine_gen.SLICE_1466 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1411 ), .F1(\sine_gen.n12858 ));
  sine_gen_SLICE_1476 \sine_gen.SLICE_1476 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2722 ), .F1(\sine_gen.n2723 ));
  sine_gen_SLICE_1477 \sine_gen.SLICE_1477 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n12434 ), .F1(\sine_gen.n8542 ));
  sine_gen_SLICE_1482 \sine_gen.SLICE_1482 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1418 ), .F1(\sine_gen.n1540 ));
  sine_gen_SLICE_1487 \sine_gen.SLICE_1487 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n30_adj_92 ), 
    .F1(\sine_gen.n12861 ));
  sine_gen_SLICE_1496 \sine_gen.SLICE_1496 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n61_adj_205 ), 
    .F1(\sine_gen.n1355 ));
  sine_gen_SLICE_1499 \sine_gen.SLICE_1499 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n12870 ), .F1(\sine_gen.n1370 ));
  sine_gen_SLICE_1502 \sine_gen.SLICE_1502 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n61_adj_223 ), 
    .F1(\sine_gen.n12873 ));
  sine_gen_SLICE_1505 \sine_gen.SLICE_1505 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1026 ), .F1(\sine_gen.n1013 ));
  sine_gen_SLICE_1510 \sine_gen.SLICE_1510 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n12453 ), .F1(\sine_gen.n8516 ));
  comp3_SLICE_1513 \comp3.SLICE_1513 ( .D1(\comp3.n18_c ), .C1(\tri_wave[10] ), 
    .B1(\tri_wave[11] ), .A1(\tri_wave[9] ), .D0(\tri_wave[9] ), 
    .C0(\comp3.n18_c ), .B0(\tri_wave[10] ), .A0(\tri_wave[11] ), .F0(Vc_c), 
    .F1(Vc_c_N_76));
  sine_gen_SLICE_1516 \sine_gen.SLICE_1516 ( 
    .DI1(\sine_gen.address2[11].sig_000.FeedThruLUT ), 
    .C1(\sine_gen.address2[11] ), .D0(\sine_wave2_11__N_15[1] ), 
    .C0(\sine_wave2_11__N_16[1] ), .A0(sine_wave2_0__N_26), 
    .CLK(\sine_gen.slow_clk ), .Q1(sine_wave2_0__N_26), .F0(\sine_wave2[4] ), 
    .F1(\sine_gen.address2[11].sig_000.FeedThruLUT ));
  sine_gen_SLICE_1520 \sine_gen.SLICE_1520 ( .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n13418 ), .F1(\sine_gen.n1491 ));
  sine_gen_SLICE_1521 \sine_gen.SLICE_1521 ( .D1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1490 ), 
    .F1(\sine_gen.n30_adj_115 ));
  sine_gen_SLICE_1537 \sine_gen.SLICE_1537 ( .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n13416 ), 
    .F1(\sine_gen.n13414 ));
  sine_gen_SLICE_1541 \sine_gen.SLICE_1541 ( .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n9518 ), .F1(\sine_gen.n12588 ));
  sine_gen_SLICE_1545 \sine_gen.SLICE_1545 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n14_adj_229 ), 
    .F1(\sine_gen.n7_adj_228 ));
  sine_gen_SLICE_1547 \sine_gen.SLICE_1547 ( .D1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13397 ), .F1(\sine_gen.n3395 ));
  sine_gen_SLICE_1551 \sine_gen.SLICE_1551 ( .C1(\sine_gen.address3[1] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n13322 ), 
    .F1(\sine_gen.n13400 ));
  sine_gen_SLICE_1554 \sine_gen.SLICE_1554 ( .D1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3684 ), 
    .F1(\sine_gen.n30_adj_231 ));
  sine_gen_SLICE_1555 \sine_gen.SLICE_1555 ( .D1(\sine_gen.address1[2] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n9501 ), .F1(\sine_gen.n9427 ));
  sine_gen_SLICE_1559 \sine_gen.SLICE_1559 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n30_adj_148 ), 
    .F1(\sine_gen.n13347 ));
  tw_gen_SLICE_1566 \tw_gen.SLICE_1566 ( .D1(\tri_wave[9] ), .C1(n18), 
    .B1(\tri_wave[11] ), .A1(\tri_wave[10] ), .D0(\tri_wave[1] ), 
    .A0(\tri_wave[11] ), .F0(\tw_gen.n4 ), .F1(Va_c_N_71));
  SLICE_1571 SLICE_1571( .F0(VCC_net));
  sine_gen_SLICE_1576 \sine_gen.SLICE_1576 ( .C0(\sine_gen.n1874 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1419 ), .F0(\sine_gen.n2195 ));
  sine_gen_SLICE_1595 \sine_gen.SLICE_1595 ( .C1(\sine_gen.n1123 ), 
    .B1(\sine_gen.n61_adj_118 ), .A1(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n375 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n61_adj_118 ), .F0(\sine_gen.n1688 ), .F1(\sine_gen.n1685 ));
  sine_gen_SLICE_1601 \sine_gen.SLICE_1601 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n4138 ), .A0(\sine_gen.n3495 ), .F0(\sine_gen.n12750 ));
  sine_gen_SLICE_1608 \sine_gen.SLICE_1608 ( .C1(\sine_gen.n1119 ), 
    .B1(\sine_gen.n1692 ), .A1(\sine_gen.address3[5] ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n7596 ), .F1(\sine_gen.n2049 ));
  sine_gen_SLICE_1616 \sine_gen.SLICE_1616 ( .D1(\sine_gen.n400 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n1223 ), .D0(\sine_gen.n407 ), 
    .C0(\sine_gen.n543 ), .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n686 ), 
    .F1(\sine_gen.n1864 ));
  sine_gen_SLICE_1633 \sine_gen.SLICE_1633 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n16284 ), .B0(\sine_gen.n16230 ), .F0(\sine_gen.n12952 ));
  sine_gen_SLICE_1637 \sine_gen.SLICE_1637 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n16752 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n16704 ), .F0(\sine_gen.n12902 ));
  sine_gen_SLICE_1644 \sine_gen.SLICE_1644 ( .D0(\sine_gen.n16962 ), 
    .C0(\sine_gen.n13219 ), .B0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n13170 ));
  sine_gen_SLICE_1649 \sine_gen.SLICE_1649 ( .D1(\sine_gen.n61_adj_165 ), 
    .C1(\sine_gen.n2569 ), .B1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n61_adj_165 ), .B0(\sine_gen.n30_adj_199 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3884 ), .F1(\sine_gen.n3882 ));
  sine_gen_SLICE_1654 \sine_gen.SLICE_1654 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n4955 ), .A0(\sine_gen.n1884 ), .F0(\sine_gen.n13125 ));
  sine_gen_SLICE_1667 \sine_gen.SLICE_1667 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n16782 ), .B0(\sine_gen.n16692 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n13085 ));
  sine_gen_SLICE_1687 \sine_gen.SLICE_1687 ( .DI1(\sine_gen.n8421 ), 
    .C1(\sine_gen.n8563 ), .B1(\sine_gen.slow_clk ), 
    .D0(\sine_gen.clk_divider[1] ), .C0(\sine_gen.clk_divider[3] ), 
    .B0(\sine_gen.clk_divider[0] ), .A0(\sine_gen.clk_divider[2] ), 
    .CLK(clk_c), .Q1(\sine_gen.slow_clk ), .F0(\sine_gen.n8563 ), 
    .F1(\sine_gen.n8421 ));
  sine_gen_SLICE_1688 \sine_gen.SLICE_1688 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3886 ), .A0(\sine_gen.n3313 ), .F0(\sine_gen.n4243 ));
  sine_gen_SLICE_1692 \sine_gen.SLICE_1692 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n17106 ), .A0(\sine_gen.n17088 ), .F0(\sine_gen.n13035 ));
  sine_gen_SLICE_1696 \sine_gen.SLICE_1696 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n2862 ), .B0(\sine_gen.n2647 ), .F0(\sine_gen.n13287 ));
  sine_gen_SLICE_1705 \sine_gen.SLICE_1705 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n12874 ), .B0(\sine_gen.n1521 ), .F0(\sine_gen.n13268 ));
  SLICE_1709 SLICE_1709( .F0(GND_net));
  sine_gen_mux_37 \sine_gen.mux_37 ( .RADDR10(\sine_gen.address2[10] ), 
    .RADDR9(\sine_gen.address2[9] ), .RADDR8(\sine_gen.address2[8] ), 
    .RADDR7(\sine_gen.address2[7] ), .RADDR6(\sine_gen.address2[6] ), 
    .RADDR5(\sine_gen.address2[5] ), .RADDR4(\sine_gen.address2[4] ), 
    .RADDR3(\sine_gen.address2[3] ), .RADDR2(\sine_gen.address2[2] ), 
    .RADDR1(\sine_gen.address2[1] ), .RADDR0(\sine_gen.address2[0] ), 
    .RCLKE(VCC_net), .RCLK(\sine_gen.slow_clk ), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA11(\sine_gen.sine_wave2_11__N_15[3] ), 
    .RDATA3(\sine_gen.sine_wave2_11__N_15[2] ));
  sine_gen_mux_36 \sine_gen.mux_36 ( .RADDR10(\sine_gen.address2[10] ), 
    .RADDR9(\sine_gen.address2[9] ), .RADDR8(\sine_gen.address2[8] ), 
    .RADDR7(\sine_gen.address2[7] ), .RADDR6(\sine_gen.address2[6] ), 
    .RADDR5(\sine_gen.address2[5] ), .RADDR4(\sine_gen.address2[4] ), 
    .RADDR3(\sine_gen.address2[3] ), .RADDR2(\sine_gen.address2[2] ), 
    .RADDR1(\sine_gen.address2[1] ), .RADDR0(\sine_gen.address2[0] ), 
    .RCLKE(VCC_net), .RCLK(\sine_gen.slow_clk ), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA11(\sine_wave2_11__N_15[1] ), 
    .RDATA3(\sine_gen.sine_wave2_11__N_15[0] ));
  sine_gen_mux_43 \sine_gen.mux_43 ( .RADDR10(\sine_gen.address2[10] ), 
    .RADDR9(\sine_gen.address2[9] ), .RADDR8(\sine_gen.address2[8] ), 
    .RADDR7(\sine_gen.address2[7] ), .RADDR6(\sine_gen.address2[6] ), 
    .RADDR5(\sine_gen.address2[5] ), .RADDR4(\sine_gen.address2[4] ), 
    .RADDR3(\sine_gen.address2[3] ), .RADDR2(\sine_gen.address2[2] ), 
    .RADDR1(\sine_gen.address2[1] ), .RADDR0(\sine_gen.address2[0] ), 
    .RCLKE(VCC_net), .RCLK(\sine_gen.slow_clk ), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA11(\sine_gen.sine_wave2_11__N_16[3] ), 
    .RDATA3(\sine_gen.sine_wave2_11__N_16[2] ));
  sine_gen_mux_42 \sine_gen.mux_42 ( .RADDR10(\sine_gen.address2[10] ), 
    .RADDR9(\sine_gen.address2[9] ), .RADDR8(\sine_gen.address2[8] ), 
    .RADDR7(\sine_gen.address2[7] ), .RADDR6(\sine_gen.address2[6] ), 
    .RADDR5(\sine_gen.address2[5] ), .RADDR4(\sine_gen.address2[4] ), 
    .RADDR3(\sine_gen.address2[3] ), .RADDR2(\sine_gen.address2[2] ), 
    .RADDR1(\sine_gen.address2[1] ), .RADDR0(\sine_gen.address2[0] ), 
    .RCLKE(VCC_net), .RCLK(\sine_gen.slow_clk ), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA11(\sine_wave2_11__N_16[1] ), 
    .RDATA3(\sine_gen.sine_wave2_11__N_16[0] ));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  pin6 pin6_I( .PADDO(GND_net), .pin6(pin6));
  pin5 pin5_I( .PADDO(GND_net), .pin5(pin5));
  pin4 pin4_I( .PADDO(GND_net), .pin4(pin4));
  pin3 pin3_I( .PADDO(GND_net), .pin3(pin3));
  pin2 pin2_I( .PADDO(GND_net), .pin2(pin2));
  pin1 pin1_I( .PADDO(GND_net), .pin1(pin1));
  Vcn Vcn_I( .PADDO(Vc_c_N_76), .Vcn(Vcn));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vb_c_N_74), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
  Van Van_I( .PADDO(Va_c_N_71), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
endmodule

module tw_gen_SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_77_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module tw_gen_SLICE_1 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_76_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module tw_gen_SLICE_2 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tw_gen/add_77_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_3 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_77_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_4 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_77_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_5 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_77_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_6 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_76_add_5_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_76_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_76_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_76_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_10 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_77_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tw_gen_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tw_gen/add_76_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_98_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_13 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_97_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_97_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_97_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_98_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_98_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_98_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_98_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_97_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_21 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_98_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_98__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_22 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address1_79_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_97_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_97_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_97__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_79_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_26 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_97_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_97__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_79_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_79_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_79_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_30 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_98_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_98__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_31 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address1_79_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address1_79_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_79__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_79__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_33 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \tw_gen/mux_72_i11_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \tw_gen/i8076_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/direction_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xC4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_35 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \tw_gen/mux_72_i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \tw_gen/mux_72_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_37 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \tw_gen/mux_72_i7_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \tw_gen/mux_72_i8_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/count_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_39 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \tw_gen/mux_72_i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \tw_gen/mux_72_i6_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \tw_gen/count_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_41 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 \tw_gen/mux_72_i3_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \tw_gen/mux_72_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_43 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \tw_gen/mux_72_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 \tw_gen/mux_72_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \tw_gen/count_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_45 ( input DI1, DI0, D1, B0, A0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \tw_gen/i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \tw_gen/i1_2_lut_adj_64 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \tw_gen/clk_divider_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/slow_clk_c ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x9999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_47 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \sine_gen/n16611_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \sine_gen/n16521_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/Out3_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40016 \sine_gen/i10061_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \sine_gen/i10068_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/clk_divider_78__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_78__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_51 ( input DI1, DI0, B1, C0, B0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40018 \sine_gen/i10052_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \sine_gen/i10054_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \sine_gen/clk_divider_78__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/clk_divider_78__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_52 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40020 \sine_gen/n16245_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_54 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40021 \sine_gen/n16449_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_55 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \sine_gen/i9456260_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \sine_gen/i9480272_i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \sine_gen/Out1_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_59 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40023 \sine_gen/n16815_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address1[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_61 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40025 \sine_gen/Mux_1213_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/address3[4]_bdd_4_lut_34_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x6331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \sine_gen/n16497_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \sine_gen/n17133_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xEE03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40029 \sine_gen/address3[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \sine_gen/Mux_991_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_64 ( input D0, C0, B0, A0, output F0 );

  lut40031 \sine_gen/n16617_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_65 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address3[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/i1799_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_66 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16533_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \sine_gen/i1800_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_67 ( input D0, C0, B0, A0, output F0 );

  lut40035 \sine_gen/address1[6]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_68 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \sine_gen/n16359_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \sine_gen/i3994_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \sine_gen.Mux_2411_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40038 \sine_gen/Mux_2411_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x8005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \sine_gen.i1638_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \sine_gen/i8010_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF08F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \sine_gen/address1[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \sine_gen/Mux_3185_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_74 ( input D0, C0, B0, A0, output F0 );

  lut40043 \sine_gen/n16269_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \sine_gen.i3832_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \sine_gen/i8029_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \sine_gen/address1[4]_bdd_4_lut_28_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \sine_gen/Mux_2929_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \sine_gen/address1[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \sine_gen/n16803_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \sine_gen/i7853_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \sine_gen/address1[4]_bdd_4_lut_45_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0F78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_80 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i9402233_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \sine_gen/n17187_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 \sine_gen/Mux_3407_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \sine_gen/address1[4]_bdd_4_lut_5_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x0E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_82 ( input D0, C0, B0, A0, output F0 );

  lut40054 \sine_gen/n15963_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_26_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \sine_gen/Mux_735_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xB236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \sine_gen/address3[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \sine_gen/n16935_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \sine_gen.Mux_217_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \sine_gen/Mux_217_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x8005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \sine_gen/n17199_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address3[5]_bdd_4_lut_32 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40062 \sine_gen/Mux_208_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40014 \sine_gen/n17193_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \sine_gen/Mux_208_i62_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \sine_gen/address1[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \sine_gen/Mux_2402_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \sine_gen/i12241_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \sine_gen/n17181_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40067 \sine_gen/Mux_3435_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x78E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40068 \sine_gen/n17007_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \sine_gen/Mux_3257_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x99D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40070 \sine_gen/address1[4]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40071 \sine_gen/Mux_3273_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x4EAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xB556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 \sine_gen/address1[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40073 \sine_gen/n17229_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_97 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \sine_gen/sine_wave2_11__I_0_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \comp2/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40075 \comp2/i8070_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \comp2/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xA854") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x7B5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \comp2/Vb_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \comp2/i2_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x3731") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \sine_gen/address3[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \sine_gen/i12284_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_102 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \sine_gen/i7811_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \sine_gen/Mux_262_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x9113") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_103 ( input D0, C0, B0, A0, output F0 );

  lut40082 \sine_gen/n16881_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_104 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40083 \sine_gen/address3[8]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/i12338_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_106 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_198_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \sine_gen/Mux_198_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_107 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_175_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40088 \sine_gen/Mux_183_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \sine_gen/i11744_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \sine_gen/Mux_190_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_109 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \sine_gen/Mux_2391_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \sine_gen/Mux_2391_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x8191") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_111 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \sine_gen/i403_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40093 \sine_gen/Mux_184_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_112 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40094 \sine_gen/Mux_184_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \sine_gen/i8859_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40096 \sine_gen/Mux_3008_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \sine_gen/i7844_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xA6AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x45BA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_114 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 \sine_gen/Mux_3009_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \sine_gen/i12614_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xB8BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_115 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address3[5]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12272_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40101 \sine_gen/n16863_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_117 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40102 \sine_gen/Mux_3008_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40103 \sine_gen/i8863_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8DD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xBB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40104 \sine_gen/n16857_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40105 \sine_gen/address3[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_121 ( input D0, C0, B0, A0, output F0 );

  lut40106 \sine_gen/address1[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40107 \sine_gen/n15933_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \sine_gen/i3653_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_123 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i12195_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/n17163_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_124 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \sine_gen/address1[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \sine_gen/i11789_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \sine_gen/Mux_2307_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xABAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \sine_gen/n16389_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40112 \sine_gen/i9110_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_16_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40113 \sine_gen/Mux_1075_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40027 \sine_gen/n16551_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \sine_gen/Mux_1067_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x13E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40115 \sine_gen/address3[4]_bdd_4_lut_15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40116 \sine_gen/Mux_1084_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n16545_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \sine_gen/i7998_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x1E5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 \sine_gen/i12214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \sine_gen/i1474_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x1D2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40121 \sine_gen/i7959_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \sine_gen/i8732_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x31FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40123 \sine_gen/i11646_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \sine_gen/i7787_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_135 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/address1[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \sine_gen/Mux_2423_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xAA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n16839_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \sine_gen/Mux_2418_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_137 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/i2833_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40129 \sine_gen/n16833_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40115 \sine_gen/address1[4]_bdd_4_lut_31_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40130 \sine_gen/Mux_2301_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address1[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \sine_gen/Mux_3075_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xC899") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \sine_gen/n16827_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40133 \sine_gen/Mux_2377_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x7CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \sine_gen/address1[5]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \sine_gen/i2584_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xE0EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_142 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \sine_gen/i12242_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n16821_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \sine_gen/i4227_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \sine_gen/n16809_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xCC8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_145 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_3031_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \sine_gen/Mux_3031_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xAA6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_146 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i11805_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \sine_gen/i11804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40141 \sine_gen/i12391_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \sine_gen/Mux_3295_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x440F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x3D39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40143 \sine_gen/n16797_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \sine_gen/address1[4]_bdd_4_lut_27_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_151 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \sine_gen/address1[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40009 \sine_gen/i2604_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_152 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12224_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/n16791_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address1[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \sine_gen/i10257_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_154 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \sine_gen/n16785_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \sine_gen/i2608_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_155 ( input D0, C0, B0, A0, output F0 );

  lut40106 \sine_gen/address1[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16779_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \sine_gen/i11603_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xD11D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_157 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address1[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_158 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12206_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40153 \sine_gen/n16773_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40154 \sine_gen/n16041_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \sine_gen/address3[5]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address1[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/Mux_2339_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_162 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40068 \sine_gen/n16767_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \sine_gen/Mux_2342_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_163 ( input D0, C0, B0, A0, output F0 );

  lut40073 \sine_gen/n17139_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address1[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/i3471_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x2AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_165 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/Mux_197_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \sine_gen/Mux_197_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xC013") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_167 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \sine_gen/address1[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \sine_gen/i2619_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_168 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i12203_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \sine_gen/n16761_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_169 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address1[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \sine_gen/Mux_3034_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xDD40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_170 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n16755_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40163 \sine_gen/Mux_3039_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x18F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_171 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address3[5]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n16749_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40164 \sine_gen/i11597_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xC535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_173 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \sine_gen/address1[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \sine_gen/n16743_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_837_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40167 \sine_gen/Mux_837_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xD3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_176 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i12072_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40168 \sine_gen/i12071_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x4EE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \sine_gen/address1[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \sine_gen/Mux_3290_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \sine_gen/address1[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \sine_gen/i4815_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0F53") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address1[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \sine_gen/i3508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_180 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \sine_gen/n16731_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40173 \sine_gen/Mux_3270_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x98DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_33_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \sine_gen/Mux_1131_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xD4B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n17127_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40175 \sine_gen/Mux_1122_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x781A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40176 \sine_gen/n16725_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sine_gen/address3[4]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_185 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \sine_gen/address1[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/Mux_2324_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_186 ( input D0, C0, B0, A0, output F0 );

  lut40178 \sine_gen/n16713_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40179 \sine_gen/Mux_116_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x4A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40032 \sine_gen/address3[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \sine_gen/n16707_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40180 \sine_gen/i9042_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \sine_gen/address1[4]_bdd_4_lut_33_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x1A1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x9BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \sine_gen.i10245_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x9555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_192 ( input D0, C0, B0, A0, output F0 );

  lut40166 \sine_gen/n16701_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \sine_gen/Mux_2310_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x5871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40184 \sine_gen/address1[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \sine_gen/n16695_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address1[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40186 \sine_gen.i10255_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x9333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_196 ( input D0, C0, B0, A0, output F0 );

  lut40187 \sine_gen/n16689_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_197 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \sine_gen/address1[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \sine_gen/Mux_2308_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_198 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \sine_gen/n16683_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \sine_gen/Mux_2309_i62_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_199 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \sine_gen/address3[8]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/i12077_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_200 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16677_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \sine_gen/i12571_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x1D1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_201 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[6]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_202 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \sine_gen/n16671_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/i11854_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_203 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address3[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/i11765_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_204 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \sine_gen/n16665_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \sine_gen/i11767_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_205 ( input D0, C0, B0, A0, output F0 );

  lut40106 \sine_gen/address1[6]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_206 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16659_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \sine_gen/i11887_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_207 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \sine_gen/address3[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/Mux_114_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40191 \sine_gen/n16653_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40003 \sine_gen/Mux_115_i62_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40192 \sine_gen/n16647_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \sine_gen/address1[4]_bdd_4_lut_20_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF252") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address1[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40194 \sine_gen/Mux_2377_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40195 \sine_gen/address1[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/n16485_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_214 ( input D0, C0, B0, A0, output F0 );

  lut40146 \sine_gen/n16635_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_215 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address3[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40196 \sine_gen/Mux_868_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \sine_gen/n16629_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40197 \sine_gen/i2708_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \sine_gen/i2577_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_219 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address3[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i11750_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_220 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \sine_gen/n16623_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \sine_gen/i11752_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address3[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40200 \sine_gen/i8058_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x1C30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40027 \sine_gen/n16605_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40201 \sine_gen/Mux_1016_i14_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40202 \sine_gen/n16599_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address3[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xD3D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_225 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address1[5]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \sine_gen/address1[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \sine_gen/n16593_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_227 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address3[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_228 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/n16587_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address3[5]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \sine_gen/i11725_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x888D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40205 \sine_gen/i9107_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \sine_gen/i12364_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x11CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_231 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 \sine_gen/address3[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/i12650_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_232 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12344_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/n16575_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_233 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address1[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \sine_gen/i6283_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40027 \sine_gen/n15975_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \sine_gen/i11608_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x3347") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \sine_gen/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_236 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12041_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/n16563_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \sine_gen/n16557_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \sine_gen/i12281_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xA3AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_239 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \sine_gen/i12074_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n16539_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \sine_gen/i12666_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xE14B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_242 ( input D0, C0, B0, A0, output F0 );

  lut40146 \sine_gen/n16527_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_243 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \sine_gen/i12236_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16515_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \sine_gen/n16413_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_245 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_246 ( input D0, C0, B0, A0, output F0 );

  lut40136 \sine_gen/n16509_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \sine_gen/i4650_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40216 \sine_gen/n16503_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \sine_gen/n16425_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \sine_gen/address3[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40153 \sine_gen/n16179_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_251 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[6]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40216 \sine_gen/n16491_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \sine_gen/i12352_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address1[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/i11954_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_255 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/address3[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \sine_gen/i11957_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40216 \sine_gen/n16953_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \sine_gen/n16479_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_257 ( input D0, C0, B0, A0, output F0 );

  lut40035 \sine_gen/address3[5]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_258 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12341_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \sine_gen/n16473_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40220 \sine_gen/i4651_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \sine_gen/address3[4]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x0D3D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40222 \sine_gen/address1[4]_bdd_4_lut_2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40223 \sine_gen.i8817_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x8DAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n17121_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \sine_gen/n15927_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_263 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address3[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_264 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i12337_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \sine_gen/n16467_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_265 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/address3[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40224 \sine_gen/i10143_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_266 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \sine_gen/n16461_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \sine_gen/i12287_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_267 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address1[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_268 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i12185_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \sine_gen/n16455_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40228 \sine_gen/address3[4]_bdd_4_lut_12_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40229 \sine_gen/Mux_777_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x3F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x622A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n16419_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \sine_gen/Mux_765_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x878E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_271 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \sine_gen/i416_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \sine_gen/i7823_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_273 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address3[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \sine_gen/i12407_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_274 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \sine_gen/n16443_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \sine_gen/i12409_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_275 ( input D0, C0, B0, A0, output F0 );

  lut40105 \sine_gen/address1[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40027 \sine_gen/n16437_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \sine_gen/n16383_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \sine_gen/address3[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \sine_gen/Mux_1133_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x3C9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n17043_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \sine_gen/n16431_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_279 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i12610_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xA966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_281 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40236 \sine_gen/address1[4]_bdd_4_lut_34_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40237 \sine_gen/i8997_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xD1CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address1[6]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \sine_gen/i9041_1_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x1F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \sine_gen/Mux_740_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x8E38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \sine_gen/n16407_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 \sine_gen/i2713_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x47B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40241 \sine_gen/address1[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/i12422_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16401_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \sine_gen/n16641_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40242 \sine_gen/Mux_740_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x71E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \sine_gen/n16395_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \sine_gen/Mux_740_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xAB9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address1[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \sine_gen/i12449_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_295 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_296 ( input D0, C0, B0, A0, output F0 );

  lut40244 \sine_gen/n16377_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_297 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \sine_gen/address1[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \sine_gen/i7843_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x11EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16371_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \sine_gen/i11791_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_299 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[6]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_300 ( input D0, C0, B0, A0, output F0 );

  lut40136 \sine_gen/n16365_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40248 \sine_gen/i519_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \sine_gen/i15_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x5A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_303 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i11792_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \sine_gen/i7979_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_304 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \sine_gen/i12588_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \sine_gen/i11612_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_305 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \sine_gen/address1[6]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40254 \sine_gen/i11822_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_306 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \sine_gen/n16353_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \sine_gen/i11824_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_307 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \sine_gen/Mux_2309_i61_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \sine_gen/Mux_2388_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xBB22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x7A7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_308 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i2723_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \sine_gen.i2592_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_309 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \sine_gen/Mux_2403_i31_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \sine_gen/i8872_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40261 \sine_gen/i2601_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/i2588_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xB784") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16347_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \sine_gen/i11830_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x1B4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40264 \sine_gen/Mux_267_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40265 \sine_gen/Mux_814_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x8555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xD2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \sine_gen/Mux_814_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \sine_gen/i8770_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xF300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40131 \sine_gen/address1[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/i11840_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16341_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/n16101_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_317 ( input D0, C0, B0, A0, output F0 );

  lut40268 \sine_gen/address3[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_318 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i12307_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \sine_gen/n16335_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_319 ( input D0, C0, B0, A0, output F0 );

  lut40268 \sine_gen/address3[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_320 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \sine_gen/n16329_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \sine_gen/i12164_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x22EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_321 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/Mux_2402_i62_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 \sine_gen/Mux_2392_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x77EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_322 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \sine_gen/i4690_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40272 \sine_gen.Mux_2392_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/address3[5]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \sine_gen/i12374_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_324 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i12305_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n16323_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_325 ( input D0, C0, B0, A0, output F0 );

  lut40274 \sine_gen/address1[5]_bdd_4_lut_31_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_326 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i12176_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \sine_gen/n17115_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_327 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \sine_gen/address1[5]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \sine_gen/i12376_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x88BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_328 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \sine_gen/n16317_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \sine_gen/i3602_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_329 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40278 \sine_gen/n16851_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40279 \sine_gen/address3[4]_bdd_4_lut_21_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xC4E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_331 ( input D0, C0, B0, A0, output F0 );

  lut40146 \sine_gen/n16311_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40280 \sine_gen/address3[7]_bdd_4_lut_2_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40146 \sine_gen/n17205_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xA2E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_333 ( input D0, C0, B0, A0, output F0 );

  lut40281 \sine_gen/address3[6]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_334 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12084_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n16305_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_335 ( input D0, C0, B0, A0, output F0 );

  lut40268 \sine_gen/address1[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_336 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12191_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \sine_gen/n16299_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40282 \sine_gen/Mux_2384_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/Mux_2377_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_339 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40284 \sine_gen/i2597_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \sine_gen/Mux_2371_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x1F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_341 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address3[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n16293_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \sine_gen/i4605_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xF04B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40023 \sine_gen/n17109_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40035 \sine_gen/address3[5]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_345 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40287 \sine_gen/i11872_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 \sine_gen/i3844_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40289 \sine_gen/n16287_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address1[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address1[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \sine_gen/i11876_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40107 \sine_gen/n16281_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \sine_gen/i11878_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_351 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40291 \sine_gen/i11873_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \sine_gen/i3842_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x2E1D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_353 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \sine_gen/address1[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/i4764_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0x5533") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \sine_gen/address1[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \sine_gen/n16275_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_355 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \sine_gen/i4680_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \sine_gen/Mux_2344_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_356 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40295 \sine_gen/i2607_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40296 \sine_gen/i8746_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \sine_gen/address3[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40297 \sine_gen/i413_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x88D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_358 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i4516_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40294 \sine_gen/Mux_150_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0x2727") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_359 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40299 \sine_gen/address1[5]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40300 \sine_gen/i7752_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_360 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \sine_gen/i12182_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n16023_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_361 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address3[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n16263_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \sine_gen/n16185_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_363 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address1[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \sine_gen/i11867_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40303 \sine_gen/n16257_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \sine_gen/n16125_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40304 \sine_gen/i4140_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \sine_gen/Mux_3275_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x05CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xC787") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \sine_gen/n16251_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \sine_gen.i4309_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_369 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \sine_gen/i4761_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \sine_gen/Mux_2321_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0x550F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x334C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40309 \sine_gen/i4308_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 \sine_gen/i4139_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0x2E3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_372 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40311 \sine_gen.i8051_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \sine_gen/i7165_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x6663") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40313 \sine_gen/n17079_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40314 \sine_gen/address1[4]_bdd_4_lut_43_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0x4AEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_376 ( input D0, C0, B0, A0, output F0 );

  lut40082 \sine_gen/n16239_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_377 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40315 \sine_gen/i12377_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40316 \sine_gen/i7983_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x03CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_378 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40317 \sine_gen/i11644_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 \sine_gen/i7852_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_379 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40319 \sine_gen/n17073_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address1[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_381 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_382 ( input D0, C0, B0, A0, output F0 );

  lut40136 \sine_gen/n16233_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40216 \sine_gen/n16227_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40320 \sine_gen/n17061_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_385 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address3[6]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_386 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40216 \sine_gen/n16215_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \sine_gen/n16053_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address1[4]_bdd_4_lut_42_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40321 \sine_gen/Mux_3255_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x7961") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \sine_gen/n16209_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 \sine_gen/Mux_834_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x5D9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_390 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40046 \sine_gen/address3[4]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40323 \sine_gen/Mux_830_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xF2B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40324 \sine_gen/address1[4]_bdd_4_lut_8_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40325 \sine_gen/Mux_3024_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xEF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \sine_gen/n16083_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 \sine_gen/Mux_3028_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x3B9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_393 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \sine_gen/address3[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40327 \sine_gen/i927_1_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x1313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_394 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40328 \sine_gen/n16203_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40329 \sine_gen/i936_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xAA05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_395 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i1476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40331 \sine_gen/Mux_750_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x6A2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \sine_gen/address3[6]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40332 \sine_gen/i12218_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_397 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/address1[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \sine_gen/i11891_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \sine_gen/n16191_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40333 \sine_gen/i11893_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_399 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/i11771_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40334 \sine_gen/n17031_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40105 \sine_gen/address3[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xFC05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_403 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40335 \sine_gen/Mux_815_i31_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40336 \sine_gen/i12619_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x0044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_404 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/Mux_977_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40337 \sine_gen/i7824_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x6656") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40338 \sine_gen/address3[4]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40339 \sine_gen/Mux_1130_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0xCE46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xE651") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address3[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40340 \sine_gen/Mux_1125_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_408 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40341 \sine_gen/n16173_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40342 \sine_gen/Mux_1126_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xCD89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x6559") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_409 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address1[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_410 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/n16167_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address3[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40343 \sine_gen/i1311_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40032 \sine_gen/address3[6]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \sine_gen/n16161_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40344 \sine_gen/n17001_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \sine_gen/address1[4]_bdd_4_lut_40 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40165 \sine_gen/address1[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40045 \sine_gen/Mux_2981_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_416 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i9408236_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \sine_gen/n16155_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40345 \sine_gen/address1[4]_bdd_4_lut_39_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40346 \sine_gen/Mux_3448_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x8BCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_418 ( input D0, C0, B0, A0, output F0 );

  lut40347 \sine_gen/n16995_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_419 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address1[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40084 \sine_gen/i12428_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \sine_gen/n16149_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \sine_gen/i12430_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_421 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address3[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40348 \sine_gen/i5121_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_422 ( input D0, C0, B0, A0, output F0 );

  lut40146 \sine_gen/n16143_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40228 \sine_gen/address3[6]_bdd_4_lut_6_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40349 \sine_gen/n16989_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \sine_gen/address3[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \sine_gen/i9083_1_lut_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \sine_gen/address1[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 \sine_gen/i8049_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x424A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \sine_gen/n16137_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40352 \sine_gen/i8047_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x9594") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40353 \sine_gen/address3[4]_bdd_4_lut_29_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40354 \sine_gen/Mux_135_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xA3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x88FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_428 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/i639_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \sine_gen/n16965_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_429 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16131_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \sine_gen/Mux_3261_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_430 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40357 \sine_gen/address1[4]_bdd_4_lut_16_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40358 \sine_gen/Mux_3269_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xE58F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40338 \sine_gen/address1[4]_bdd_4_lut_15_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40359 \sine_gen/Mux_3278_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_433 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40360 \sine_gen/i2114_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40361 \sine_gen/i1945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0FDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_434 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40362 \sine_gen.i8060_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \sine_gen/i7155_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0x54AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40364 \sine_gen/i2115_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/i1946_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x5702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_436 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \sine_gen/i1650_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40367 \sine_gen/Mux_1081_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xE03F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_437 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/Mux_3327_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0x5A9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n16119_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40369 \sine_gen/i12028_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xD6B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40370 \sine_gen/i9102_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40371 \sine_gen/i383_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x1D3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xAA03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_441 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40299 \sine_gen/address3[4]_bdd_4_lut_25_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40372 \sine_gen/Mux_1148_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0x969A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n16929_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 \sine_gen/i4583_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x2D34") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_443 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/Mux_229_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 \sine_gen/i8759_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_445 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40376 \sine_gen/address1[4]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40174 \sine_gen/Mux_3325_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \sine_gen/n15951_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40377 \sine_gen/i3504_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40378 \sine_gen/n16923_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 \sine_gen/address1[4]_bdd_4_lut_38_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x5FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_449 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40338 \sine_gen/address1[4]_bdd_4_lut_37_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40380 \sine_gen/Mux_3324_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x8EC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_450 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i9396230_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \sine_gen/n16917_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address1[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40381 \sine_gen/i12596_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xC696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_452 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n16113_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40382 \sine_gen/i12004_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x39BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_453 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i9390227_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \sine_gen/n16905_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_454 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40048 \sine_gen/address1[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40384 \sine_gen/Mux_3319_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xC2DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_455 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40192 \sine_gen/n16977_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 \sine_gen/address3[4]_bdd_4_lut_31_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xCE66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_457 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40386 \sine_gen/i391_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40387 \sine_gen/i8749_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xAF8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_459 ( input D0, C0, B0, A0, output F0 );

  lut40031 \sine_gen/n15945_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \sine_gen/address1[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen/Mux_2971_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x3870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_461 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40389 \sine_gen/n16107_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 \sine_gen/address1[4]_bdd_4_lut_12_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x2CEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40391 \sine_gen/i2585_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40392 \sine_gen/Mux_2382_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xDFD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xFE0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_464 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40393 \sine_gen/i2587_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40394 \sine_gen/i8824_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_465 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \sine_gen/Mux_1076_i15_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \sine_gen/n16899_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40396 \sine_gen/i1314_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x4CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40070 \sine_gen/address3[4]_bdd_4_lut_22_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40397 \sine_gen/Mux_1020_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0x96E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_468 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i2125_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40320 \sine_gen/n16893_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_469 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \sine_gen/address1[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40398 \sine_gen/Mux_2934_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xB624") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_472 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40399 \sine_gen/i11753_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \sine_gen/Mux_267_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \sine_gen/address1[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40401 \sine_gen/Mux_2934_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0x4DD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16095_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40402 \sine_gen/Mux_2934_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0xC9DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_475 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i12280_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40403 \sine_gen/Mux_263_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xA889") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40404 \sine_gen/i10259_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40405 \sine_gen/i12283_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_477 ( input D0, C0, B0, A0, output F0 );

  lut40129 \sine_gen/n16089_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40406 \sine_gen/address1[4]_bdd_4_lut_9_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40407 \sine_gen/Mux_2932_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0x9BB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_479 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40408 \sine_gen/i7164_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40409 \sine_gen/i1_2_lut_3_lut_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x7F08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_481 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_482 ( input D0, C0, B0, A0, output F0 );

  lut40136 \sine_gen/n17235_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_483 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i3668_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40410 \sine_gen/Mux_2939_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0xCB93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_485 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_486 ( input D0, C0, B0, A0, output F0 );

  lut40203 \sine_gen/n17223_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40389 \sine_gen/n16077_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \sine_gen/address1[4]_bdd_4_lut_7_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xAF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40412 \sine_gen/n16071_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \sine_gen/i565_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40413 \sine_gen/Mux_205_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40414 \sine_gen/Mux_209_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0x8055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_492 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40415 \sine_gen/Mux_209_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40363 \sine_gen/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xAB01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40192 \sine_gen/n17217_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \sine_gen/address1[4]_bdd_4_lut_46 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_495 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/address3[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40416 \sine_gen/i12050_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_496 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i11730_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40417 \sine_gen/n17211_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_497 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40072 \sine_gen/address3[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40418 \sine_gen/i390_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0xFC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40419 \sine_gen/Mux_1251_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40420 \sine_gen/Mux_200_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x6C93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x1FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_503 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40176 \sine_gen/n16059_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \sine_gen/address3[4]_bdd_4_lut_3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_505 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40422 \sine_gen/i7981_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40423 \sine_gen/i8808_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40061 \sine_gen/address3[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 \sine_gen/Mux_183_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40425 \sine_gen/i3603_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40426 \sine_gen/i8828_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_512 ( input D0, C0, B0, A0, output F0 );

  lut40136 \sine_gen/n17169_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_513 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address1[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40427 \sine_gen/Mux_3158_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_514 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16047_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 \sine_gen/i3632_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_515 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address1[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_516 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40002 \sine_gen/i12198_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \sine_gen/n17157_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_517 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[5]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_518 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/n17151_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40429 \sine_gen/Mux_741_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xE38E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40430 \sine_gen/n17145_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40431 \sine_gen/Mux_741_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x46AB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_522 ( input D0, C0, B0, A0, output F0 );

  lut40347 \sine_gen/n16221_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_523 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40110 \sine_gen/address1[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40432 \sine_gen/Mux_3171_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40027 \sine_gen/n16035_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40286 \sine_gen/i4769_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_525 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[6]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_527 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address3[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40196 \sine_gen/i1449_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_528 ( input D0, C0, B0, A0, output F0 );

  lut40082 \sine_gen/n16029_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_529 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40344 \sine_gen/n16941_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen/address3[4]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_531 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40060 \sine_gen/n16197_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \sine_gen/address3[4]_bdd_4_lut_7_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_533 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40433 \sine_gen/i2707_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40434 \sine_gen/i8830_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xF522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_535 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/address1[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/i3670_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_536 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40014 \sine_gen/n17103_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40428 \sine_gen/i3672_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_537 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40435 \sine_gen/Mux_185_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40436 \sine_gen/Mux_185_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x11F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0x9191") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_539 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40029 \sine_gen/address3[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \sine_gen/i1601_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_540 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \sine_gen/n17097_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \sine_gen/i4624_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_541 ( input D0, C0, B0, A0, output F0 );

  lut40106 \sine_gen/address1[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_542 ( input D0, C0, B0, A0, output F0 );

  lut40203 \sine_gen/n17091_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_543 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address1[5]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_544 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40430 \sine_gen/n17085_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40427 \sine_gen/Mux_2929_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_545 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_187_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40438 \sine_gen/Mux_187_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0x5E7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_547 ( input D0, C0, B0, A0, output F0 );

  lut40035 \sine_gen/address3[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_548 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16017_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \sine_gen/i12313_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_549 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \sine_gen/address1[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40277 \sine_gen/i3795_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40148 \sine_gen/n17067_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40440 \sine_gen/i4788_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_551 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[5]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_552 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i12335_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \sine_gen/n16011_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_554 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i4597_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40442 \sine_gen/Mux_127_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x4747") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x1A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_556 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \sine_gen/n17055_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \sine_gen/i12265_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40131 \sine_gen/address1[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40443 \sine_gen/i10151_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0x781E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_558 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/n17049_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 \sine_gen/i8021_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x3339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_559 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address3[6]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_560 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40033 \sine_gen/n16005_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \sine_gen/i12052_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_561 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40445 \sine_gen/address1[4]_bdd_4_lut_23_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40446 \sine_gen/Mux_3214_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x3AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0xD269") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_562 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i4319_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \sine_gen/n16719_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_563 ( input D0, C0, B0, A0, output F0 );

  lut40106 \sine_gen/address1[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_564 ( input D0, C0, B0, A0, output F0 );

  lut40146 \sine_gen/n15999_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_565 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40032 \sine_gen/address3[6]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40447 \sine_gen/i7160_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xA333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_567 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40165 \sine_gen/address3[6]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/i12257_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_568 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \sine_gen/n17037_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \sine_gen/i1928_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_569 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40448 \sine_gen/i8033_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \sine_gen/address1[5]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x3C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_570 ( input D0, C0, B0, A0, output F0 );

  lut40082 \sine_gen/n15993_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_571 ( input D0, C0, B0, A0, output F0 );

  lut40024 \sine_gen/address3[8]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_572 ( input D0, C0, B0, A0, output F0 );

  lut40203 \sine_gen/n17025_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_573 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \sine_gen/address3[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40449 \sine_gen/i4608_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0x3535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_574 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i12334_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \sine_gen/n15987_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_576 ( input D0, C0, B0, A0, output F0 );

  lut40203 \sine_gen/n17019_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_577 ( input D0, C0, B0, A0, output F0 );

  lut40151 \sine_gen/address3[6]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_578 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40225 \sine_gen/n17013_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \sine_gen/i1819_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_579 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_580 ( input D0, C0, B0, A0, output F0 );

  lut40203 \sine_gen/n15981_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_581 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40450 \sine_gen/i625_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40451 \sine_gen/i7154_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xA9AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_583 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40452 \sine_gen/i410_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 \sine_gen/Mux_148_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0x74B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0x0F58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_585 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \sine_gen/address3[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40454 \sine_gen/i4629_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_586 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i12311_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \sine_gen/n16983_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_587 ( input D0, C0, B0, A0, output F0 );

  lut40035 \sine_gen/address1[7]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \sine_gen/address3[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40455 \sine_gen/Mux_113_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16971_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40456 \sine_gen/Mux_132_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x8E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_591 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/address1[9]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i12096_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_592 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \sine_gen/n15969_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \sine_gen/i12039_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40457 \sine_gen/i8037_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \sine_gen/address3[5]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x666C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_594 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \sine_gen/n16959_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \sine_gen/i4636_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x11DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_597 ( input D0, C0, B0, A0, output F0 );

  lut40100 \sine_gen/address1[9]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_598 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40107 \sine_gen/n15957_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/i12186_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40041 \sine_gen/address3[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40459 \sine_gen/Mux_881_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40068 \sine_gen/n16947_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40460 \sine_gen/Mux_183_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x7AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_601 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40278 \sine_gen/n16065_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40461 \sine_gen/address1[4]_bdd_4_lut_6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0x77A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_603 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i12053_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40400 \sine_gen/i7957_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_604 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \sine_gen/i12609_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40463 \sine_gen/i11616_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_607 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40464 \sine_gen/i12353_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \sine_gen/i1648_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x4E1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_610 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40225 \sine_gen/n15939_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40465 \sine_gen/i414_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_611 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40056 \sine_gen/address1[4]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40466 \sine_gen/Mux_3251_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x17A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40107 \sine_gen/n16887_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40467 \sine_gen/Mux_3255_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0xE13E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_613 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 \sine_gen/address3[4]_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40468 \sine_gen/Mux_1118_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x44BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40469 \sine_gen/n17175_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40470 \sine_gen/i12622_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0x00EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40471 \sine_gen/i513_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40472 \sine_gen/i8755_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0xDD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_616 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40473 \sine_gen/i1409_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40474 \sine_gen/i8729_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_617 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40475 \comp2/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40476 \tw_gen/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40477 \comp3/LessThan_3_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40478 \comp3/LessThan_3_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x40DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_619 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40479 \tw_gen/i11623_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40480 \tw_gen/i4_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_620 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40481 \tw_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40482 \tw_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_622 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40483 \tw_gen/i11641_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40484 \tw_gen/i11637_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_625 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \comp2/LessThan_3_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/sine_wave2_11__I_18_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_627 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40486 \comp2/tri_wave_11__I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40487 \comp2/LessThan_3_i18_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_630 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \comp2/LessThan_3_i9_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40196 \sine_gen/sine_wave2_11__I_16_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0x569A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_631 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40489 \comp1/LessThan_3_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40480 \comp3/i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_633 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40490 \comp3/Va_c_I_0_2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40491 \comp1/LessThan_3_i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_635 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40492 \sine_gen/i12260_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \sine_gen/i1610_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_636 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i11997_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40493 \sine_gen/i11995_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0x8E59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_637 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_1153_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40494 \sine_gen/Mux_735_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0x7691") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_639 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_731_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40495 \sine_gen/Mux_736_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x7A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_641 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40496 \sine_gen/i7949_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40497 \sine_gen/i8735_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_643 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i1609_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40499 \sine_gen/Mux_1151_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x293D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_645 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40500 \sine_gen.i12621_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40501 \sine_gen/i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_648 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40502 \sine_gen/i12274_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40503 \sine_gen/Mux_3001_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0x3633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_651 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3851_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \sine_gen/i3510_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0x346C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_653 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40505 \sine_gen/i1652_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40506 \sine_gen/Mux_1070_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_655 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/Mux_800_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \sine_gen/Mux_800_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x0F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40508 \sine_gen/i1965_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \sine_gen/Mux_1249_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0x1174") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x65A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_659 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i7965_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40510 \sine_gen/Mux_1020_i7_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x5A05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_660 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40511 \sine_gen/Mux_1018_i14_4_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40512 \sine_gen/i8035_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0xBBDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_661 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i1673_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40513 \sine_gen/Mux_1046_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0xD296") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_662 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12160_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40514 \sine_gen/Mux_1045_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xA956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40515 \sine_gen/i3509_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40516 \sine_gen/i7836_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0x8F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_664 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i3643_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40517 \sine_gen/Mux_2985_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_665 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12399_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \sine_gen/i12398_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40518 \sine_gen/Mux_974_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \sine_gen/Mux_1069_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0xC243") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0x69A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_668 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1657_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40520 \sine_gen/i1316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x17C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_671 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_754_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \sine_gen/Mux_765_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x7E05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_672 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i12286_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40522 \sine_gen/Mux_753_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0xD446") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_673 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40271 \sine_gen/i1002_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40523 \sine_gen/Mux_762_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_674 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/Mux_1000_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40524 \sine_gen/Mux_732_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0x326C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_676 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40525 \sine_gen/i3846_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40526 \sine_gen/Mux_3264_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_677 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40284 \sine_gen/i12367_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40527 \sine_gen/Mux_1068_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x8976") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_679 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12304_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40528 \sine_gen/i2126_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_683 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i1467_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40530 \sine_gen/i7834_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0x9336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_766_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \sine_gen/Mux_737_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xE85F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_688 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \sine_gen/i12670_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 \sine_gen/Mux_3021_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0xC1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_690 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i1656_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40534 \sine_gen/Mux_1063_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x99B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_691 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \sine_gen/i4768_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \sine_gen/Mux_3026_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x6E56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \sine_gen/address1[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40536 \sine_gen/i8861_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xFB00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_694 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i12179_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_695 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40537 \sine_gen/i12248_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \sine_gen/Mux_737_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x2E2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_696 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40538 \sine_gen/i1479_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 \sine_gen/Mux_734_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0x17C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_697 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40540 \sine_gen/i1480_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_700 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i1469_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 \sine_gen/Mux_767_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x07E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_701 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_734_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40542 \sine_gen/Mux_734_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0x9D56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_703 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \sine_gen/i12321_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_704 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/address3[10]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40005 \sine_gen/i11732_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_705 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40543 \sine_gen/Mux_736_i31_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/Mux_1007_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_706 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12220_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_735_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_707 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i12215_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 \sine_gen/i1473_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_709 ( input D1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40546 \sine_gen/Mux_964_i31_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \sine_gen/Mux_1006_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_711 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40547 \sine_gen/i7995_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40548 \sine_gen/i7157_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_713 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i1446_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40536 \sine_gen/i8776_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_716 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i12181_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_720 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40284 \sine_gen/i12292_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40549 \sine_gen/Mux_807_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x10EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_721 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_831_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \sine_gen/Mux_831_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0x5591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_723 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i1437_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \sine_gen/Mux_832_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x71AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_725 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i12073_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \sine_gen/i1438_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_726 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40552 \sine_gen/i12660_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 \sine_gen/Mux_827_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_727 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i3799_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40554 \sine_gen/Mux_2983_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x3334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_730 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1655_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \sine_gen/Mux_1241_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x7E83") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_731 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_3177_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \sine_gen/Mux_3177_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_735 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40557 \sine_gen.i8014_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40558 \sine_gen/i7167_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xE01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_737 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i3852_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40559 \sine_gen/Mux_3252_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0xD64A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_739 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40441 \sine_gen/i3160_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 \sine_gen/Mux_3025_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0x6323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40561 \sine_gen/i3968_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \sine_gen/i3608_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40562 \sine_gen/i3469_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40563 \sine_gen/Mux_3133_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x434B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0xC813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_743 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i11716_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \sine_gen/i3506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x0E8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_747 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \sine_gen/i1425_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/i1433_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_748 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \sine_gen/i4600_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40565 \sine_gen/Mux_840_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0xBA22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_750 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40566 \sine_gen/i1427_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 \sine_gen/Mux_850_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x4D4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_753 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40568 \sine_gen/Mux_175_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40569 \sine_gen/Mux_1062_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0x5FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x499B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_754 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12371_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \sine_gen/Mux_1061_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x7691") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_755 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i11717_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40571 \sine_gen/i3505_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x63C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_757 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/Mux_3168_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40572 \sine_gen/Mux_3168_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0xB00D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_760 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \sine_gen/i12167_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \sine_gen/Mux_1057_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0x346D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_761 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/i12299_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \sine_gen/Mux_3249_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0x4ABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_763 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40575 \sine_gen/i9100_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 \sine_gen/i12365_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xF077") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_767 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40576 \sine_gen.i7963_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40474 \sine_gen/i8993_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x93CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_769 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \sine_gen/i12392_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \sine_gen/i8023_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xD52A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_770 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40579 \sine_gen/Mux_3312_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_771 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i4527_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \sine_gen/i1424_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_774 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_288_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \sine_gen/Mux_283_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0xE30F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_775 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/i1422_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40581 \sine_gen/Mux_288_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xFC07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_776 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_286_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \sine_gen/Mux_144_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x95D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_777 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \sine_gen/Mux_1107_i15_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \sine_gen/i5388_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xC3CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_779 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i12166_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \sine_gen/Mux_1061_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xA59E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_782 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/address3[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \sine_gen/i11714_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40586 \sine_gen/Mux_774_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40587 \sine_gen/i24_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x9332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_785 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40588 \sine_gen/i10144_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40589 \sine_gen/i7815_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_788 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i1775_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 \sine_gen/i7955_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0x3E0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_791 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40591 \sine_gen/Mux_3445_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40592 \sine_gen/Mux_3247_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x69A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x49B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_792 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40566 \sine_gen/i11953_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 \sine_gen/Mux_3245_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0x8768") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_793 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i12368_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40594 \sine_gen/Mux_1058_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xB26C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_795 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i406_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/i12639_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x5666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40596 \sine_gen/Mux_939_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40597 \sine_gen/Mux_176_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xC183") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0x3E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40598 \sine_gen/Mux_188_i31_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40599 \sine_gen/i407_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0xBA32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0xE22E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_804 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i12370_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \sine_gen/Mux_1051_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0x9664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_806 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/Mux_129_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/Mux_118_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xA5B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_807 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i1419_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \sine_gen/Mux_145_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x5552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_809 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40603 \sine_gen/i1774_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40427 \sine_gen/i1414_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_811 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i7987_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \sine_gen/Mux_3214_i7_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x0AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_813 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3867_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40605 \sine_gen/Mux_3240_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0xD926") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_814 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i12298_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \sine_gen/Mux_3239_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0xC936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_815 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i11883_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40333 \sine_gen/i11882_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40607 \sine_gen/i1418_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40608 \sine_gen/i12623_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_819 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40609 \sine_gen/i4320_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40610 \sine_gen/i8065_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_824 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40611 \sine_gen/Mux_852_i30_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \sine_gen/Mux_115_i61_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xAF0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_825 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_142_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_114_i62_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_826 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i420_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40613 \sine_gen/Mux_114_i46_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x5522") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_828 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40462 \sine_gen/i12582_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40614 \sine_gen/Mux_114_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xEA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_829 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/Mux_3220_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40615 \sine_gen/Mux_3220_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0xDB24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_831 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \sine_gen/i3874_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40616 \sine_gen/Mux_3235_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0xB6C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_832 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40617 \sine_gen/Mux_3212_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40618 \sine_gen/Mux_3210_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xB69A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_833 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i3873_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \sine_gen/Mux_3220_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x963D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_835 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/Mux_3229_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40620 \sine_gen/Mux_3229_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_836 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_3219_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \sine_gen/Mux_3219_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x4934") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_837 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_3227_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40622 \sine_gen/Mux_3222_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0x6779") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_838 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40623 \sine_gen/i11890_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_839 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \sine_gen/i11884_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40624 \sine_gen/i3872_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_842 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40625 \sine_gen/i417_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/Mux_148_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_843 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i433_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \sine_gen/Mux_139_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x99BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_846 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/i11764_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40627 \sine_gen/Mux_144_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_847 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i419_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40628 \sine_gen/Mux_147_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_848 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/Mux_873_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40629 \sine_gen/Mux_138_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0x3C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_850 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i7953_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40439 \sine_gen/i7952_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_851 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/Mux_295_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40630 \sine_gen/Mux_130_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0x5A58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_853 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/Mux_115_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \sine_gen/Mux_115_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x2BAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_855 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i434_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40632 \sine_gen/Mux_114_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0xA78F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_857 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i11855_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_130_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_858 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i432_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 \sine_gen/Mux_108_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xB334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_861 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/i11774_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \sine_gen/i425_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_864 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \sine_gen/i283_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 \sine_gen/Mux_158_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0xB999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_865 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40366 \sine_gen/i11773_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40627 \sine_gen/i426_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_870 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40492 \sine_gen/i619_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i528_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_871 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i398_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 \sine_gen/Mux_194_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0x3CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_873 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40627 \sine_gen/i529_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_875 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \sine_gen/i4528_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40638 \sine_gen/Mux_107_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_877 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/i12161_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 \sine_gen/Mux_1055_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x2DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_881 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/Mux_2331_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \sine_gen/Mux_2308_i62_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_882 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \sine_gen/i4692_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \sine_gen/Mux_2301_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_886 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40252 \sine_gen/i12584_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \sine_gen/Mux_2301_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0xF81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_889 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i11969_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 \sine_gen/i3470_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40643 \sine_gen/Mux_1021_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40644 \sine_gen/Mux_1054_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0x26DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x29B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_892 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/i12163_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \sine_gen/Mux_1052_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0x923C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_894 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40646 \sine_gen/i7961_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40647 \sine_gen/i394_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0x0C50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_897 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40538 \sine_gen/i12373_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 \sine_gen/Mux_1053_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x2D94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_899 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_2489_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \sine_gen/Mux_2309_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0x3C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_900 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i7975_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \sine_gen/i7974_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_901 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40492 \sine_gen/Mux_2323_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40456 \sine_gen/Mux_2326_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_903 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/Mux_2309_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \sine_gen/Mux_2309_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0x70E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_904 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i11780_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/i2621_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0x4E4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_906 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i2626_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40652 \sine_gen/Mux_2302_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xD456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_908 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i3878_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40653 \sine_gen/Mux_3454_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xDB6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_909 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i3877_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40654 \sine_gen/Mux_3221_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x92C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_911 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i12027_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40655 \sine_gen/i12025_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x9456") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_915 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i12024_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40656 \sine_gen/i12022_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x7986") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_917 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1676_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40657 \sine_gen/Mux_1041_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_919 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40658 \sine_gen/i4159_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40659 \sine_gen/Mux_3213_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x032E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x9369") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_923 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40566 \sine_gen/i1605_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40660 \sine_gen/Mux_789_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0x5552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_925 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40661 \sine_gen/i1257_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40662 \sine_gen/Mux_1035_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0x1B1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x791E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_927 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i12021_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40663 \sine_gen/i12019_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_929 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3664_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40664 \sine_gen/Mux_3198_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xB626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_931 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40665 \sine_gen.i8818_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40666 \sine_gen/Mux_3197_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0xAB95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_932 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_3197_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40667 \sine_gen/Mux_2930_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x05E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_933 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i3658_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \sine_gen/Mux_3189_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x646C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_935 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/Mux_983_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40669 \sine_gen/Mux_983_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_936 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i11963_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 \sine_gen/Mux_787_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0xD999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_937 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40529 \sine_gen/i3800_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \sine_gen/Mux_3187_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0x81FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_939 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \sine_gen/i1256_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40672 \sine_gen/Mux_1028_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x3D6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_940 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \sine_gen/i1684_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \sine_gen/Mux_1260_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xB6DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_941 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i3645_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40674 \sine_gen/Mux_3179_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0x5788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_943 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i1683_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \sine_gen/Mux_1027_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x9A49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_946 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40676 \sine_gen/i2600_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40677 \sine_gen/i12637_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_947 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40006 \sine_gen/i12245_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \sine_gen/i2805_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_949 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i11968_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \sine_gen/Mux_3167_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0x5DBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_951 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40036 \sine_gen/i12431_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_952 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/Mux_2369_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40679 \sine_gen/Mux_2369_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x7C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_953 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/Mux_2461_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \sine_gen/Mux_2461_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0x8333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_955 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 \sine_gen/i3793_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40681 \sine_gen/Mux_3151_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_957 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/Mux_1026_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \sine_gen/Mux_1026_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0xBD42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_959 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i12015_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40683 \sine_gen/i12013_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0x871A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_961 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40684 \sine_gen/Mux_3364_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40685 \sine_gen/Mux_3149_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0xA7A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_964 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40686 \sine_gen/Mux_2378_i31_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40687 \sine_gen/i8763_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_965 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i1679_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40688 \sine_gen/Mux_1026_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x963D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_966 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i1678_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \sine_gen/Mux_1254_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0x6BD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_967 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i3621_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40690 \sine_gen/Mux_3044_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0x5E15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_969 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_1025_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40691 \sine_gen/Mux_1025_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x611C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_971 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i12012_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \sine_gen/i12010_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x69B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40502 \sine_gen/i1677_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \sine_gen/Mux_1018_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0xA6DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_978 ( input C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i3627_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \sine_gen/i12658_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_980 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3794_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40695 \sine_gen/Mux_3019_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0x1591") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_981 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \sine_gen/i12573_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \sine_gen/i2819_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_985 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i12009_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 \sine_gen/i12007_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_989 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \sine_gen/i553_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \sine_gen/i423_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_991 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40698 \sine_gen/i1458_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40699 \sine_gen/Mux_137_i31_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_992 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i422_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40700 \sine_gen/Mux_137_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0xD332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_993 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_3012_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 \sine_gen/Mux_3012_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0xF87A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_995 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40702 \sine_gen/Mux_2984_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40703 \sine_gen/Mux_3011_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1001 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \sine_gen/i12275_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40704 \sine_gen/Mux_3010_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xDAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1003 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_2994_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40705 \sine_gen/Mux_2994_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0x552A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1005 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i12003_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40706 \sine_gen/i12001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0x85E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1009 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40707 \sine_gen/i11605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40708 \sine_gen/Mux_2980_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x330F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1011 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \sine_gen/i1680_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40709 \sine_gen/Mux_1016_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0x6BD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1014 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/Mux_3200_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40710 \sine_gen/i3652_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1016 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40036 \sine_gen/i11770_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1017 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i1470_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40711 \sine_gen/Mux_1004_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x8E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1018 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/i12217_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40712 \sine_gen/i1478_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1019 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_2969_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40713 \sine_gen/Mux_2969_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1021 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \sine_gen/i24_3_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40714 \sine_gen/Mux_2968_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0x9332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1023 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40715 \sine_gen/Mux_849_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40716 \sine_gen/Mux_1003_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xB03C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xC99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1024 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_1003_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \sine_gen/Mux_736_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x1E18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1025 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40718 \sine_gen/Mux_2960_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40719 \sine_gen/Mux_2964_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0x18F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x9B93") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1026 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i4121_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/Mux_2964_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1027 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i3663_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 \sine_gen/Mux_2961_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0x2664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1028 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i3673_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 \sine_gen/Mux_2928_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0x522B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1029 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i1459_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40722 \sine_gen/Mux_995_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x57A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1032 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40723 \sine_gen/Mux_2931_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/Mux_2960_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1033 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i1606_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40724 \sine_gen/Mux_993_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xB336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1035 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/Mux_2948_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40521 \sine_gen/Mux_2959_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1037 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i1451_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40725 \sine_gen/Mux_985_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0x5788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1039 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40726 \sine_gen/Mux_2954_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40727 \sine_gen/Mux_2956_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x99D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0xEA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1040 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/Mux_2956_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40728 \sine_gen/Mux_2926_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1041 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i11959_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40729 \sine_gen/Mux_973_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0x67E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1047 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \sine_gen/i12296_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40730 \sine_gen/Mux_957_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0xEE57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1049 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i3662_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 \sine_gen/Mux_2944_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1050 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40732 \sine_gen/i3674_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40733 \sine_gen/Mux_2933_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x6B29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1051 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i11956_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40734 \sine_gen/Mux_955_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0xCC76") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40735 \sine_gen/Mux_2935_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40736 \sine_gen/Mux_2935_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x646D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x1E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1056 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_2935_i62_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40737 \sine_gen/Mux_2935_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xE38E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1058 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40290 \sine_gen/i11747_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1060 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40525 \sine_gen/i4124_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40738 \sine_gen/Mux_3347_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1062 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/Mux_2935_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40739 \sine_gen/Mux_2928_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0xD336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1066 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40740 \sine_gen/i3659_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40741 \sine_gen/Mux_2947_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1067 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40742 \sine_gen/i4683_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40743 \sine_gen/Mux_2309_i15_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0xAF55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1069 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40744 \sine_gen/Mux_2477_i61_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40544 \sine_gen/Mux_2482_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0xB955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1070 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40651 \sine_gen/i12448_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1072 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i12295_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40745 \sine_gen/i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x73E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1077 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40635 \sine_gen/i2487_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 \sine_gen/Mux_2308_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0xA87F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1080 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \sine_gen/i3207_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/Mux_3201_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1082 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40684 \sine_gen/i1600_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40747 \sine_gen/Mux_825_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0x1833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1084 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i11831_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/i3667_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1085 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \sine_gen/i11743_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_189_i31_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1086 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40748 \sine_gen/Mux_821_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40749 \sine_gen/Mux_180_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0xB40F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x9991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1089 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/Mux_2344_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40750 \sine_gen/Mux_2344_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1091 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/Mux_2480_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40751 \sine_gen/Mux_2338_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1092 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40004 \sine_gen/Mux_3062_i31_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40752 \sine_gen/Mux_2312_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0x999B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1094 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_2928_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40348 \sine_gen/i12583_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1095 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/Mux_1170_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40753 \sine_gen/Mux_834_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0x2645") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1098 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/i11843_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \sine_gen/Mux_2931_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1099 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \sine_gen/i2480_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40453 \sine_gen/Mux_2310_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1101 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i2613_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40754 \sine_gen/Mux_2341_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1102 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/Mux_3067_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40755 \sine_gen/Mux_2332_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x3878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1105 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/Mux_2925_i31_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40756 \sine_gen/Mux_2930_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x2BB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40757 \sine_gen/Mux_2403_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40758 \sine_gen/i8931_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0x7EFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1110 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i11960_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40759 \sine_gen/i1276_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x89A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1115 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/Mux_818_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \sine_gen/Mux_818_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xEA6E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1117 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40761 \sine_gen/Mux_790_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40762 \sine_gen/Mux_817_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0xC2C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1121 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i3969_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40763 \sine_gen/i7977_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1124 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40092 \sine_gen/i2759_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40764 \sine_gen/i2627_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1125 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \sine_gen/i12293_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40765 \sine_gen/Mux_816_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xBFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1127 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40766 \sine_gen/i3661_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40767 \sine_gen/Mux_2925_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0x8F18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1129 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i3620_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 \sine_gen/Mux_2302_i15_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x5A50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1131 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40732 \sine_gen/i3616_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40769 \sine_gen/Mux_2482_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0xE1E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1134 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40525 \sine_gen/i2611_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \sine_gen/i3614_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1135 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40227 \sine_gen/i562_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \sine_gen/i431_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1137 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40366 \sine_gen/i12289_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 \sine_gen/Mux_791_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1143 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i12154_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40771 \sine_gen/Mux_2399_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x8033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1145 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/Mux_2379_i31_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40772 \sine_gen/Mux_2379_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0xC303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40773 \sine_gen/Mux_2374_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40774 \sine_gen/Mux_2394_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0xC833") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1149 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i12290_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 \sine_gen/i1277_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x70F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1154 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i11786_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1157 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \sine_gen/i11599_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 \sine_gen/Mux_786_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0xFE01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1159 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1426_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40777 \sine_gen/Mux_108_i15_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x3C0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1161 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i11962_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40778 \sine_gen/Mux_781_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xB555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1163 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_2381_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40779 \sine_gen/Mux_2381_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x766E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1167 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40684 \sine_gen/i12044_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/i427_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1169 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/Mux_775_i31_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40780 \sine_gen/Mux_775_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1171 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i11735_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 \sine_gen/i384_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1174 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40782 \sine_gen/i12421_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \sine_gen/Mux_2383_i31_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1175 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40005 \sine_gen/i12045_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1176 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40188 \sine_gen/i12031_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40783 \sine_gen/Mux_1083_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40784 \sine_gen/Mux_770_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xE1E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0x9D95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1178 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40785 \sine_gen/i4649_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \sine_gen/Mux_770_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x0F33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1179 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40786 \sine_gen/i2477_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 \sine_gen/Mux_2336_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1181 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40788 \sine_gen/i12633_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40444 \sine_gen/i8002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1184 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \sine_gen/address3[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40007 \sine_gen/i12455_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40789 \sine_gen/i9020_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40790 \sine_gen/Mux_2449_i31_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0xCC5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1189 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3613_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40791 \sine_gen/Mux_2339_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1191 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40792 \sine_gen/i3_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40793 \sine_gen/i8017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x13EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1192 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3836_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 \sine_gen/i7166_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1196 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i12192_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1198 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i1642_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40795 \sine_gen/i7156_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1199 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i1783_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \sine_gen/Mux_853_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1204 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40796 \sine_gen.i7985_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40797 \sine_gen/i8973_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0x95AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1208 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40233 \sine_gen/i2028_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1209 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i1608_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40798 \sine_gen/Mux_745_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0xE18F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1215 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40799 \sine_gen/Mux_3301_i15_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 \sine_gen/i7168_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x9C9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1217 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40250 \sine_gen/i2616_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 \sine_gen/Mux_2319_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0xB554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1220 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40785 \sine_gen/i4803_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \sine_gen/Mux_3047_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1221 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \sine_gen/i11870_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/i3835_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40802 \sine_gen/Mux_3331_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40803 \sine_gen/Mux_3277_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0x693C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0xFA07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1223 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40804 \sine_gen/i7971_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40805 \sine_gen/i8810_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x77C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1225 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40806 \sine_gen/i4296_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \sine_gen/i4116_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1227 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40732 \sine_gen/i1640_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40807 \sine_gen/Mux_1096_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1229 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i3804_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 \sine_gen/Mux_3342_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0x996A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1231 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i11859_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \sine_gen/i11858_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1234 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40538 \sine_gen/i4300_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \sine_gen/i4123_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1235 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i3803_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40809 \sine_gen/Mux_3345_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x31C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1237 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40498 \sine_gen/i11866_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40810 \sine_gen/i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1242 ( input C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40811 \sine_gen/i6550_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40812 \sine_gen/Mux_3288_i31_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x9595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1243 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i11853_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 \sine_gen/i11852_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1246 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40814 \sine_gen/i1465_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40432 \sine_gen/Mux_753_i31_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1247 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i4122_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40432 \sine_gen/i3802_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1250 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40233 \sine_gen/i4299_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1253 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40374 \sine_gen/i1466_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40815 \sine_gen/Mux_738_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0xE07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1255 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \sine_gen/i12212_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \sine_gen/i1468_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1258 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i12211_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1260 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40188 \sine_gen/i11825_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1263 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i12357_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \sine_gen/i12356_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1265 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/i12350_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \sine_gen/i1641_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1268 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i12351_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1269 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i4302_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40817 \sine_gen/i7170_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x8B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1272 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40818 \sine_gen/i2102_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40199 \sine_gen/i1922_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1275 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1618_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 \sine_gen/Mux_1136_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0x9AE7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40820 \sine_gen/i8841_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40821 \sine_gen/Mux_1132_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0xA651") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1277 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i1619_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40822 \sine_gen/Mux_1135_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0x9DB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1280 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40823 \sine_gen/i2610_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40548 \sine_gen/i8815_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x11EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1281 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3812_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 \sine_gen/Mux_3330_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0xE379") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40825 \sine_gen/i7854_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40826 \sine_gen/Mux_3326_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0x817E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0xD02D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1283 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40437 \sine_gen/i3813_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40827 \sine_gen/Mux_3329_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0xF42F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1285 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40160 \sine_gen/i11862_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40233 \sine_gen/i11861_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1287 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40828 \sine_gen/i1444_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40829 \sine_gen/i12615_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0x2075") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xDDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1289 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i3827_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40830 \sine_gen/Mux_3299_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x3D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1291 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40022 \sine_gen/i1633_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 \sine_gen/Mux_1105_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x5B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1293 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i12266_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40832 \sine_gen/i10148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1295 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40471 \sine_gen/i11734_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40833 \sine_gen/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40834 \sine_gen/i7816_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40835 \sine_gen/Mux_1137_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x2DD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1308 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/i3993_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \sine_gen/i3640_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1313 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40085 \sine_gen/i2614_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \sine_gen/Mux_2300_i15_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0x1A1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40837 \sine_gen/Mux_255_i31_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40838 \sine_gen/i8840_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1321 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40152 \sine_gen/i4241_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 \sine_gen/i4013_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1323 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/i2615_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \sine_gen/i2628_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1326 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \sine_gen/i3618_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40839 \sine_gen/i4691_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x0F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1327 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40840 \sine_gen/i2747_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40841 \sine_gen/i2617_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0xC5C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0xA3A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1332 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40008 \sine_gen/i2756_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40485 \sine_gen/i2625_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1334 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i12200_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1335 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40842 \sine_gen/i393_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40843 \sine_gen/i8783_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0xAFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1337 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i11781_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1338 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40007 \sine_gen/i12202_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1339 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40844 \sine_gen/i3638_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40845 \sine_gen/i12613_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x44B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40846 \sine_gen/Mux_1078_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40847 \sine_gen/Mux_1077_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0x7871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0x9932") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40848 \sine_gen/i12029_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40849 \sine_gen/Mux_3262_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0xA51E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40850 \sine_gen/Mux_3256_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40851 \sine_gen/Mux_3263_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0x299D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x6C99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40852 \sine_gen/i12026_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40853 \sine_gen/i4747_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x7681") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0x6436") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40854 \sine_gen/Mux_3272_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40855 \sine_gen/Mux_3271_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x38F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x9392") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1363 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40856 \sine_gen/i12023_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40857 \sine_gen/i3503_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0x2963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x24F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40858 \sine_gen/i3502_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40859 \sine_gen/Mux_3248_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x1A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0x4D92") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40860 \sine_gen/i12020_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40861 \sine_gen/Mux_3246_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0xC387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0x8758") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40862 \sine_gen/Mux_3316_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40863 \sine_gen/i3468_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x781C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0x3BB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40864 \sine_gen/Mux_3320_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40865 \sine_gen/Mux_3318_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x1E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0xE633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1384 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40866 \sine_gen/Mux_114_i30_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40867 \sine_gen/Mux_1079_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0x7871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xD336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40868 \sine_gen/Mux_3128_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40869 \sine_gen/Mux_3215_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0x337E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0x1EC7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40870 \sine_gen/Mux_150_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40871 \sine_gen/i12016_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0xBD4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40872 \sine_gen/Mux_3346_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40873 \sine_gen/Mux_3339_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0x896A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0x969D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1405 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40874 \sine_gen/Mux_3028_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40875 \sine_gen/Mux_3043_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0x4623") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0xB434") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40876 \sine_gen/Mux_2304_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40877 \sine_gen/Mux_3443_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0xD3B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1416 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40878 \sine_gen/Mux_3015_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40879 \sine_gen/Mux_2308_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0x9A55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40880 \sine_gen/i11998_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40881 \sine_gen/Mux_1019_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0x2BDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0x9659") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1423 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40882 \sine_gen/Mux_2959_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40883 \sine_gen/Mux_2975_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0x9D54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x887F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1426 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40884 \sine_gen/i12017_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40885 \sine_gen/Mux_110_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0x6B66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0x9BB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40515 \sine_gen/i1315_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40886 \sine_gen/Mux_1101_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0x54AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1435 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40887 \sine_gen.i15_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40888 \sine_gen/i2578_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40889 \sine_gen/i8019_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40890 \sine_gen/Mux_2941_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0x1C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40891 \sine_gen/Mux_934_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40892 \sine_gen/Mux_1124_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0x575E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0xDA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40893 \sine_gen/i12005_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40894 \sine_gen/Mux_2934_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0x2FD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0xD334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1451 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40895 \sine_gen/i1312_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40896 \sine_gen/Mux_845_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0x4F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0x5875") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1459 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40897 \sine_gen/i12014_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40377 \sine_gen/i1310_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0x3E81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1462 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40898 \sine_gen/Mux_2370_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40899 \sine_gen/i12002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0x3E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0x265D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40900 \sine_gen/i1308_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40901 \sine_gen/i1309_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0x18AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0x2F43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40902 \sine_gen/i11996_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40903 \sine_gen/Mux_1145_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0x1979") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0x9B65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1476 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40904 \sine_gen/Mux_2457_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40905 \sine_gen/Mux_2456_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0x8037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1477 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40906 \sine_gen/i8056_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40795 \sine_gen/Mux_798_i31_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x8786") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40907 \sine_gen/i1275_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40908 \sine_gen/Mux_1152_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0x07C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0xA178") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1487 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40909 \sine_gen/i11999_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40910 \sine_gen/Mux_766_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0x758E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x3781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40911 \sine_gen/i8000_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40912 \sine_gen/Mux_740_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0x9993") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0xA17A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1499 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40913 \sine_gen/i8004_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40914 \sine_gen/i12008_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0x95AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1502 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40915 \sine_gen/i12011_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40916 \sine_gen/Mux_741_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0x249B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x17E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1505 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40917 \sine_gen/Mux_747_i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40918 \sine_gen/Mux_760_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0x264C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1510 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40919 \sine_gen/i8031_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40920 \sine_gen/i11629_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0xF552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0x9555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_1513 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40921 \comp3/Vc_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40922 \comp3/Vc_c_I_0_2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x3233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1516 ( input DI1, C1, D0, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40923 \sine_gen.SLICE_1516_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \sine_gen/sine_wave2_11__I_17_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \sine_gen/i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1520 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40924 \sine_gen/i1226_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 \sine_gen/i12624_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x7878") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0xFF77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1521 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40926 \sine_gen/Mux_1087_i30_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40927 \sine_gen/i1225_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0x9933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1537 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40928 \sine_gen/i12626_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \sine_gen/i12632_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0xBFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1541 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40929 \sine_gen/i11726_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40930 \sine_gen/i9027_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0x4646") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1545 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40931 \sine_gen/Mux_3212_i14_4_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40932 \sine_gen/Mux_3210_i14_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0xFC3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0x6B6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1547 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40933 \sine_gen/i3130_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40934 \sine_gen/i12608_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0x8899") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1551 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40935 \sine_gen/i12562_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40936 \sine_gen/i12628_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1554 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40937 \sine_gen/Mux_3281_i30_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 \sine_gen/i3419_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x9955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1555 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40939 \sine_gen/i8939_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40940 \sine_gen/i9013_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1559 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40941 \sine_gen/i12629_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40942 \sine_gen/Mux_3046_i30_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xBB99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_1566 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40943 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40805 \tw_gen/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0x3323") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_1571 ( output F0 );
  wire   GNDI;

  lut40944 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1576 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40623 \sine_gen/i1930_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1595 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/i1420_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \sine_gen/i1423_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1601 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40199 \sine_gen/i11888_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1608 ( input C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40505 \sine_gen/i1784_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/i7153_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1616 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40399 \sine_gen/i1599_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \sine_gen/i421_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1633 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40439 \sine_gen/i12090_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1637 ( input D0, C0, B0, A0, output F0 );

  lut40946 \sine_gen/i12040_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1644 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40011 \sine_gen/i12308_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1649 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i3617_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/i3619_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1654 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40233 \sine_gen/i12263_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1667 ( input D0, C0, B0, A0, output F0 );

  lut40947 \sine_gen/i12223_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1687 ( input DI1, C1, B1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40948 \sine_gen/i1_2_lut_adj_62 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40949 \sine_gen/i12743_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/slow_clk_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1688 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40199 \sine_gen/i3978_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1692 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40084 \sine_gen/i12173_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1696 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40290 \sine_gen/i12425_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1705 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40439 \sine_gen/i12406_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1709 ( output F0 );
  wire   GNDI;

  lut40950 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_mux_37 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B_B \sine_gen/mux_37 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x00C200D200520057007D003D003D003D002D00A800AA008200C200C200D200D6";

    defparam INST10.INIT_1 = "0x00C800C200C200420052005200760035003D003D00BD00AD00A9008A00C200C2";

    defparam INST10.INIT_2 = "0x00AD00ED00CD00C9004200420042005200520036003700BD00BD00AD00AD00AD";

    defparam INST10.INIT_3 = "0x00B600BF00BD00ED00CD004D004900490042004200120032003200B600BD00BD";

    defparam INST10.INIT_4 = "0x00B200B200B200B600BE00FD006D004D004D004D004900420012001200B200B2";

    defparam INST10.INIT_5 = "0x0089008100B200B200B200B200B2007E007F004D004D004D004D004900010092";

    defparam INST10.INIT_6 = "0x004D008D008D008D00A100B100B200B200320072007E004E004D004D004D004D";

    defparam INST10.INIT_7 = "0x0052004E00CE008D008D008D008D00B100B10032007200720072007E004E004E";

    defparam INST10.INIT_8 = "0x00720072005200C200CE008E008E008D008D00AD003100310071007200720072";

    defparam INST10.INIT_9 = "0x00750071007100F100D200D20082008E008E008E008D002D002D003500710071";

    defparam INST10.INIT_A = "0x002E006D007D007500F100F100D100D200920082008A008E000E002E002D007D";

    defparam INST10.INIT_B = "0x000A000E006E006E006C00FD00F500F500F10091009100820082000A000E000E";

    defparam INST10.INIT_C = "0x001100010002000A006E006E00EE00FE00FD00F500F500910091001100030002";

    defparam INST10.INIT_D = "0x00150011001100010001004B00EA00EA00EE00EE00FE00FC00B5009500110011";

    defparam INST10.INIT_E = "0x003E001E0014001500110011004100C100EB00EA00EA00EE00FE00FE00BE0015";

    defparam INST10.INIT_F = "0x002A003E003E001E001E00160015009500C100C100E100E900EB00EA00EE003E";
endmodule

module sine_gen_mux_36 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0951 \sine_gen/mux_36 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0951 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x6A05107B90D89585AF3B6FF86AC54823107895C59787AF3AEA5568C750BA147C";

    defparam INST10.INIT_1 = "0x75E56F1B6F0A8BE490FB901AB42467F76F1A6B0488E790DA9404B7276FFA6B8C";

    defparam INST10.INIT_2 = "0x1B9450DF706A6434EF9F8FEB8B649A15108B74E46515EF9B8FE09A75901B1088";

    defparam INST10.INIT_3 = "0xA4540DED0FAB5B54727DF0ABE494A4548F6B0F825BD4706B7022E494AFDB8F6A";

    defparam INST10.INIT_4 = "0xFBB6F32CB04B04B60C2C4F4BDFD2F3ACF00BA05304B40FAB5F535B54F2ADF083";

    defparam INST10.INIT_5 = "0xC4C7CCCCFF33BF7333CC22190033CCCCCDC9FF33BB6433CC00B304344C4CDFD3";

    defparam INST10.INIT_6 = "0x3F03C3FCC3F0C003EC2C3CF83F43330E83BCC0F3CC0EFC3C3FF33BC7330C0033";

    defparam INST10.INIT_7 = "0x20633C3FBC80DFE3C37FC31440833C7F3C1CBF83D3EFC37CC2014C8F3CFC3C50";

    defparam INST10.INIT_8 = "0x479B035F2360B3B0BC9FFC445CE0439F03442360BCBFBC9CDC60C77B439C4380";

    defparam INST10.INIT_9 = "0x7BD85CAF5C2484D8A3EFA324F3507CDF5CA74C10075BA3E7A3A0B81BFC4F5CA0";

    defparam INST10.INIT_A = "0x24A863C773175B389CEF8CD7A438A32F63C773D0592A5C278CD0A4B8A327F350";

    defparam INST10.INIT_B = "0x9B080D966CF764486206D3B79BE89B488C1764F864C8731753319BE89CC78C15";

    defparam INST10.INIT_C = "0x8469907413871B896F746C17E48994F093771B891B886C77644BE488D2B69377";

    defparam INST10.INIT_D = "0xEB39AF4405EE14B910145A4EFBEBEBB0ED06846B14F012965B4B6B78EDB6E48F";

    defparam INST10.INIT_E = "0xD4D3F024EA3E2BDB0FE4052E545BD4C1FAAEEB3BAB510FE414BB14115044FBEF";

    defparam INST10.INIT_F = "0xCBE3D7DDD51E74A330E5285C0B238BA1D7DCD55AF42138EC2ADA0B210F24D5DE";
endmodule

module sine_gen_mux_43 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0952 \sine_gen/mux_43 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0952 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0x002800380038003C003C00340036003600370037003700370023000300030049";

    defparam INST10.INIT_1 = "0x00B800F400F400D400D400D400C600C600C700C700C300CB00CB00CB00C900C9";

    defparam INST10.INIT_2 = "0x0045004400440004000400060006002E002A002B002B003B003B0039003900B9";

    defparam INST10.INIT_3 = "0x00A500A400A400AC00EE00FE00FA00FA00FA00FB00DB00DB00DB005100510055";

    defparam INST10.INIT_4 = "0x005D005C005C005A005A001A001A001A001A001300830083008100A500A500A5";

    defparam INST10.INIT_5 = "0x009D0098009A00AA00AA00E200E200E20062006300670065006500650075007D";

    defparam INST10.INIT_6 = "0x0069006200620062006200E200820082009600970095009D009D009D009D009D";

    defparam INST10.INIT_7 = "0x009300120012001200120016005E005E005E007D007D007D006D006D00690069";

    defparam INST10.INIT_8 = "0x00F300F200FE00FE00FE00EE00AE00AC00AC00AD00AD00AD0081008100810081";

    defparam INST10.INIT_9 = "0x002F000E000E000E000E000E004C004400440051005100510051005100F100F3";

    defparam INST10.INIT_A = "0x00CF00CE00D600F600F600F400B000B000B000B1003100310031002B002B002F";

    defparam INST10.INIT_B = "0x00370036003600300030009000C000C000C800C900C900C900CF00CF00CF00CF";

    defparam INST10.INIT_C = "0x004200400048004800480008000800280029002D003F003F003F003700370037";

    defparam INST10.INIT_D = "0x00A800B800B800B800F800F800FC00FC00F500D700D700D700D700D700C700C7";

    defparam INST10.INIT_E = "0x0058005800500014001400040004000600070007000700A700A300AB00AB00AB";

    defparam INST10.INIT_F = "0x00A400A400E400E400E400660066006F006F007B007B007B007B005B00590058";
endmodule

module sine_gen_mux_42 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA11, RDATA3 );
  wire   GNDI;

  EBR_B0953 \sine_gen/mux_42 ( .RADDR10(RADDR10), .RADDR9(RADDR9), 
    .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(RDATA11), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(), .RDATA1(), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0953 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "2";
  defparam INST10.DATA_WIDTH_R = "2";

    defparam INST10.INIT_0 = "0xE3EDF3F9F1FAF5D6F485FC09DE2A8E7A8B770BD503C8018A149F34B534307E6A";

    defparam INST10.INIT_1 = "0x9381CFDDCDDEED7AEC61EC21F23EF21E739933C115E61DEE0C790C190E120A06";

    defparam INST10.INIT_2 = "0x9EB49D33953BD16CD14CD24742936AB86EAC6DAF2D423D50305D127F122E92A0";

    defparam INST10.INIT_3 = "0xA43AA117A10529884BEA5AFB5EF55E94540A550B712D21742174AACBAACBAE8C";

    defparam INST10.INIT_4 = "0xB87E39A939A13FA6279E66DD665944624026492FD999D9989BD2BEE7B6EDA678";

    defparam INST10.INIT_5 = "0x00C8058D0787373237307E79786F784EF8C2E991C5BDC7BEC72A86419651985E";

    defparam INST10.INIT_6 = "0x14641F6B0F3B0B140B148883E0EBE0EAF4F4F575F703FF0AFB0CCA3508F708F2";

    defparam INST10.INIT_7 = "0x3A56B3DF93BD93A891A294A7CC5DCC58CC58EF63EB2763AC7398709B34D734C4";

    defparam INST10.INIT_8 = "0xA2F2A3F1AF8DAD0EAD069C31DC7152FE52CE53C1538143906D3E6C3F2C692C40";

    defparam INST10.INIT_9 = "0x9E44BF65B52BA53A219C209562C36ACA4AE85F7D5D375D1255085409B0EDA2F6";

    defparam INST10.INIT_A = "0x04C201C7199D39BC39283A237E67665C6658655BC5A3C1A4C1A4DA9B9ADB9E54";

    defparam INST10.INIT_B = "0x087209710119070E070EA6A1F6F1F4F2F8FEF9CFF901F900CF36C63F867D06E8";

    defparam INST10.INIT_C = "0x95F597A79FAA9FAA8A9DCA55C856E862E169E52DF736779676913EC91AED18EE";

    defparam INST10.INIT_D = "0xAF03BB17933C933CD06BD06354C444D44DD96FBB6FB26B246A25204B305A3058";

    defparam INST10.INIT_E = "0x23B12390298A6CCF4CEF5C715C705A76530F530D5300E1B2A4F7ACFFACECACC8";

    defparam INST10.INIT_F = "0x3F253D22754A6459605DE2D6C2A2CBA9CBA9DFBCDD969C539C41B468B26EA337";
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module pin6 ( input PADDO, output pin6 );
  wire   VCCI;

  BB_B_B \pin6_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin6) = (0:0:0,0:0:0);
  endspecify

endmodule

module pin5 ( input PADDO, output pin5 );
  wire   VCCI;

  BB_B_B \pin5_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin5) = (0:0:0,0:0:0);
  endspecify

endmodule

module pin4 ( input PADDO, output pin4 );
  wire   VCCI;

  BB_B_B \pin4_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin4) = (0:0:0,0:0:0);
  endspecify

endmodule

module pin3 ( input PADDO, output pin3 );
  wire   VCCI;

  BB_B_B \pin3_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin3) = (0:0:0,0:0:0);
  endspecify

endmodule

module pin2 ( input PADDO, output pin2 );
  wire   VCCI;

  BB_B_B \pin2_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin2) = (0:0:0,0:0:0);
  endspecify

endmodule

module pin1 ( input PADDO, output pin1 );
  wire   VCCI;

  BB_B_B \pin1_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(pin1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => pin1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule
