{
  "module_name": "starfive,jh7110-crg.h",
  "hash_id": "0e0b15d9a42e44ef47a4b10407fe7a3bf4ea1cfeab8ea25a0fd94b327068a047",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/starfive,jh7110-crg.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH7110_CRG_H__\n#define __DT_BINDINGS_CLOCK_STARFIVE_JH7110_CRG_H__\n\n \n#define JH7110_PLLCLK_PLL0_OUT\t\t\t0\n#define JH7110_PLLCLK_PLL1_OUT\t\t\t1\n#define JH7110_PLLCLK_PLL2_OUT\t\t\t2\n#define JH7110_PLLCLK_END\t\t\t3\n\n \n#define JH7110_SYSCLK_CPU_ROOT\t\t\t0\n#define JH7110_SYSCLK_CPU_CORE\t\t\t1\n#define JH7110_SYSCLK_CPU_BUS\t\t\t2\n#define JH7110_SYSCLK_GPU_ROOT\t\t\t3\n#define JH7110_SYSCLK_PERH_ROOT\t\t\t4\n#define JH7110_SYSCLK_BUS_ROOT\t\t\t5\n#define JH7110_SYSCLK_NOCSTG_BUS\t\t6\n#define JH7110_SYSCLK_AXI_CFG0\t\t\t7\n#define JH7110_SYSCLK_STG_AXIAHB\t\t8\n#define JH7110_SYSCLK_AHB0\t\t\t9\n#define JH7110_SYSCLK_AHB1\t\t\t10\n#define JH7110_SYSCLK_APB_BUS\t\t\t11\n#define JH7110_SYSCLK_APB0\t\t\t12\n#define JH7110_SYSCLK_PLL0_DIV2\t\t\t13\n#define JH7110_SYSCLK_PLL1_DIV2\t\t\t14\n#define JH7110_SYSCLK_PLL2_DIV2\t\t\t15\n#define JH7110_SYSCLK_AUDIO_ROOT\t\t16\n#define JH7110_SYSCLK_MCLK_INNER\t\t17\n#define JH7110_SYSCLK_MCLK\t\t\t18\n#define JH7110_SYSCLK_MCLK_OUT\t\t\t19\n#define JH7110_SYSCLK_ISP_2X\t\t\t20\n#define JH7110_SYSCLK_ISP_AXI\t\t\t21\n#define JH7110_SYSCLK_GCLK0\t\t\t22\n#define JH7110_SYSCLK_GCLK1\t\t\t23\n#define JH7110_SYSCLK_GCLK2\t\t\t24\n#define JH7110_SYSCLK_CORE\t\t\t25\n#define JH7110_SYSCLK_CORE1\t\t\t26\n#define JH7110_SYSCLK_CORE2\t\t\t27\n#define JH7110_SYSCLK_CORE3\t\t\t28\n#define JH7110_SYSCLK_CORE4\t\t\t29\n#define JH7110_SYSCLK_DEBUG\t\t\t30\n#define JH7110_SYSCLK_RTC_TOGGLE\t\t31\n#define JH7110_SYSCLK_TRACE0\t\t\t32\n#define JH7110_SYSCLK_TRACE1\t\t\t33\n#define JH7110_SYSCLK_TRACE2\t\t\t34\n#define JH7110_SYSCLK_TRACE3\t\t\t35\n#define JH7110_SYSCLK_TRACE4\t\t\t36\n#define JH7110_SYSCLK_TRACE_COM\t\t\t37\n#define JH7110_SYSCLK_NOC_BUS_CPU_AXI\t\t38\n#define JH7110_SYSCLK_NOC_BUS_AXICFG0_AXI\t39\n#define JH7110_SYSCLK_OSC_DIV2\t\t\t40\n#define JH7110_SYSCLK_PLL1_DIV4\t\t\t41\n#define JH7110_SYSCLK_PLL1_DIV8\t\t\t42\n#define JH7110_SYSCLK_DDR_BUS\t\t\t43\n#define JH7110_SYSCLK_DDR_AXI\t\t\t44\n#define JH7110_SYSCLK_GPU_CORE\t\t\t45\n#define JH7110_SYSCLK_GPU_CORE_CLK\t\t46\n#define JH7110_SYSCLK_GPU_SYS_CLK\t\t47\n#define JH7110_SYSCLK_GPU_APB\t\t\t48\n#define JH7110_SYSCLK_GPU_RTC_TOGGLE\t\t49\n#define JH7110_SYSCLK_NOC_BUS_GPU_AXI\t\t50\n#define JH7110_SYSCLK_ISP_TOP_CORE\t\t51\n#define JH7110_SYSCLK_ISP_TOP_AXI\t\t52\n#define JH7110_SYSCLK_NOC_BUS_ISP_AXI\t\t53\n#define JH7110_SYSCLK_HIFI4_CORE\t\t54\n#define JH7110_SYSCLK_HIFI4_AXI\t\t\t55\n#define JH7110_SYSCLK_AXI_CFG1_MAIN\t\t56\n#define JH7110_SYSCLK_AXI_CFG1_AHB\t\t57\n#define JH7110_SYSCLK_VOUT_SRC\t\t\t58\n#define JH7110_SYSCLK_VOUT_AXI\t\t\t59\n#define JH7110_SYSCLK_NOC_BUS_DISP_AXI\t\t60\n#define JH7110_SYSCLK_VOUT_TOP_AHB\t\t61\n#define JH7110_SYSCLK_VOUT_TOP_AXI\t\t62\n#define JH7110_SYSCLK_VOUT_TOP_HDMITX0_MCLK\t63\n#define JH7110_SYSCLK_VOUT_TOP_MIPIPHY_REF\t64\n#define JH7110_SYSCLK_JPEGC_AXI\t\t\t65\n#define JH7110_SYSCLK_CODAJ12_AXI\t\t66\n#define JH7110_SYSCLK_CODAJ12_CORE\t\t67\n#define JH7110_SYSCLK_CODAJ12_APB\t\t68\n#define JH7110_SYSCLK_VDEC_AXI\t\t\t69\n#define JH7110_SYSCLK_WAVE511_AXI\t\t70\n#define JH7110_SYSCLK_WAVE511_BPU\t\t71\n#define JH7110_SYSCLK_WAVE511_VCE\t\t72\n#define JH7110_SYSCLK_WAVE511_APB\t\t73\n#define JH7110_SYSCLK_VDEC_JPG\t\t\t74\n#define JH7110_SYSCLK_VDEC_MAIN\t\t\t75\n#define JH7110_SYSCLK_NOC_BUS_VDEC_AXI\t\t76\n#define JH7110_SYSCLK_VENC_AXI\t\t\t77\n#define JH7110_SYSCLK_WAVE420L_AXI\t\t78\n#define JH7110_SYSCLK_WAVE420L_BPU\t\t79\n#define JH7110_SYSCLK_WAVE420L_VCE\t\t80\n#define JH7110_SYSCLK_WAVE420L_APB\t\t81\n#define JH7110_SYSCLK_NOC_BUS_VENC_AXI\t\t82\n#define JH7110_SYSCLK_AXI_CFG0_MAIN_DIV\t\t83\n#define JH7110_SYSCLK_AXI_CFG0_MAIN\t\t84\n#define JH7110_SYSCLK_AXI_CFG0_HIFI4\t\t85\n#define JH7110_SYSCLK_AXIMEM2_AXI\t\t86\n#define JH7110_SYSCLK_QSPI_AHB\t\t\t87\n#define JH7110_SYSCLK_QSPI_APB\t\t\t88\n#define JH7110_SYSCLK_QSPI_REF_SRC\t\t89\n#define JH7110_SYSCLK_QSPI_REF\t\t\t90\n#define JH7110_SYSCLK_SDIO0_AHB\t\t\t91\n#define JH7110_SYSCLK_SDIO1_AHB\t\t\t92\n#define JH7110_SYSCLK_SDIO0_SDCARD\t\t93\n#define JH7110_SYSCLK_SDIO1_SDCARD\t\t94\n#define JH7110_SYSCLK_USB_125M\t\t\t95\n#define JH7110_SYSCLK_NOC_BUS_STG_AXI\t\t96\n#define JH7110_SYSCLK_GMAC1_AHB\t\t\t97\n#define JH7110_SYSCLK_GMAC1_AXI\t\t\t98\n#define JH7110_SYSCLK_GMAC_SRC\t\t\t99\n#define JH7110_SYSCLK_GMAC1_GTXCLK\t\t100\n#define JH7110_SYSCLK_GMAC1_RMII_RTX\t\t101\n#define JH7110_SYSCLK_GMAC1_PTP\t\t\t102\n#define JH7110_SYSCLK_GMAC1_RX\t\t\t103\n#define JH7110_SYSCLK_GMAC1_RX_INV\t\t104\n#define JH7110_SYSCLK_GMAC1_TX\t\t\t105\n#define JH7110_SYSCLK_GMAC1_TX_INV\t\t106\n#define JH7110_SYSCLK_GMAC1_GTXC\t\t107\n#define JH7110_SYSCLK_GMAC0_GTXCLK\t\t108\n#define JH7110_SYSCLK_GMAC0_PTP\t\t\t109\n#define JH7110_SYSCLK_GMAC_PHY\t\t\t110\n#define JH7110_SYSCLK_GMAC0_GTXC\t\t111\n#define JH7110_SYSCLK_IOMUX_APB\t\t\t112\n#define JH7110_SYSCLK_MAILBOX_APB\t\t113\n#define JH7110_SYSCLK_INT_CTRL_APB\t\t114\n#define JH7110_SYSCLK_CAN0_APB\t\t\t115\n#define JH7110_SYSCLK_CAN0_TIMER\t\t116\n#define JH7110_SYSCLK_CAN0_CAN\t\t\t117\n#define JH7110_SYSCLK_CAN1_APB\t\t\t118\n#define JH7110_SYSCLK_CAN1_TIMER\t\t119\n#define JH7110_SYSCLK_CAN1_CAN\t\t\t120\n#define JH7110_SYSCLK_PWM_APB\t\t\t121\n#define JH7110_SYSCLK_WDT_APB\t\t\t122\n#define JH7110_SYSCLK_WDT_CORE\t\t\t123\n#define JH7110_SYSCLK_TIMER_APB\t\t\t124\n#define JH7110_SYSCLK_TIMER0\t\t\t125\n#define JH7110_SYSCLK_TIMER1\t\t\t126\n#define JH7110_SYSCLK_TIMER2\t\t\t127\n#define JH7110_SYSCLK_TIMER3\t\t\t128\n#define JH7110_SYSCLK_TEMP_APB\t\t\t129\n#define JH7110_SYSCLK_TEMP_CORE\t\t\t130\n#define JH7110_SYSCLK_SPI0_APB\t\t\t131\n#define JH7110_SYSCLK_SPI1_APB\t\t\t132\n#define JH7110_SYSCLK_SPI2_APB\t\t\t133\n#define JH7110_SYSCLK_SPI3_APB\t\t\t134\n#define JH7110_SYSCLK_SPI4_APB\t\t\t135\n#define JH7110_SYSCLK_SPI5_APB\t\t\t136\n#define JH7110_SYSCLK_SPI6_APB\t\t\t137\n#define JH7110_SYSCLK_I2C0_APB\t\t\t138\n#define JH7110_SYSCLK_I2C1_APB\t\t\t139\n#define JH7110_SYSCLK_I2C2_APB\t\t\t140\n#define JH7110_SYSCLK_I2C3_APB\t\t\t141\n#define JH7110_SYSCLK_I2C4_APB\t\t\t142\n#define JH7110_SYSCLK_I2C5_APB\t\t\t143\n#define JH7110_SYSCLK_I2C6_APB\t\t\t144\n#define JH7110_SYSCLK_UART0_APB\t\t\t145\n#define JH7110_SYSCLK_UART0_CORE\t\t146\n#define JH7110_SYSCLK_UART1_APB\t\t\t147\n#define JH7110_SYSCLK_UART1_CORE\t\t148\n#define JH7110_SYSCLK_UART2_APB\t\t\t149\n#define JH7110_SYSCLK_UART2_CORE\t\t150\n#define JH7110_SYSCLK_UART3_APB\t\t\t151\n#define JH7110_SYSCLK_UART3_CORE\t\t152\n#define JH7110_SYSCLK_UART4_APB\t\t\t153\n#define JH7110_SYSCLK_UART4_CORE\t\t154\n#define JH7110_SYSCLK_UART5_APB\t\t\t155\n#define JH7110_SYSCLK_UART5_CORE\t\t156\n#define JH7110_SYSCLK_PWMDAC_APB\t\t157\n#define JH7110_SYSCLK_PWMDAC_CORE\t\t158\n#define JH7110_SYSCLK_SPDIF_APB\t\t\t159\n#define JH7110_SYSCLK_SPDIF_CORE\t\t160\n#define JH7110_SYSCLK_I2STX0_APB\t\t161\n#define JH7110_SYSCLK_I2STX0_BCLK_MST\t\t162\n#define JH7110_SYSCLK_I2STX0_BCLK_MST_INV\t163\n#define JH7110_SYSCLK_I2STX0_LRCK_MST\t\t164\n#define JH7110_SYSCLK_I2STX0_BCLK\t\t165\n#define JH7110_SYSCLK_I2STX0_BCLK_INV\t\t166\n#define JH7110_SYSCLK_I2STX0_LRCK\t\t167\n#define JH7110_SYSCLK_I2STX1_APB\t\t168\n#define JH7110_SYSCLK_I2STX1_BCLK_MST\t\t169\n#define JH7110_SYSCLK_I2STX1_BCLK_MST_INV\t170\n#define JH7110_SYSCLK_I2STX1_LRCK_MST\t\t171\n#define JH7110_SYSCLK_I2STX1_BCLK\t\t172\n#define JH7110_SYSCLK_I2STX1_BCLK_INV\t\t173\n#define JH7110_SYSCLK_I2STX1_LRCK\t\t174\n#define JH7110_SYSCLK_I2SRX_APB\t\t\t175\n#define JH7110_SYSCLK_I2SRX_BCLK_MST\t\t176\n#define JH7110_SYSCLK_I2SRX_BCLK_MST_INV\t177\n#define JH7110_SYSCLK_I2SRX_LRCK_MST\t\t178\n#define JH7110_SYSCLK_I2SRX_BCLK\t\t179\n#define JH7110_SYSCLK_I2SRX_BCLK_INV\t\t180\n#define JH7110_SYSCLK_I2SRX_LRCK\t\t181\n#define JH7110_SYSCLK_PDM_DMIC\t\t\t182\n#define JH7110_SYSCLK_PDM_APB\t\t\t183\n#define JH7110_SYSCLK_TDM_AHB\t\t\t184\n#define JH7110_SYSCLK_TDM_APB\t\t\t185\n#define JH7110_SYSCLK_TDM_INTERNAL\t\t186\n#define JH7110_SYSCLK_TDM_TDM\t\t\t187\n#define JH7110_SYSCLK_TDM_TDM_INV\t\t188\n#define JH7110_SYSCLK_JTAG_CERTIFICATION_TRNG\t189\n\n#define JH7110_SYSCLK_END\t\t\t190\n\n \n#define JH7110_AONCLK_OSC_DIV4\t\t\t0\n#define JH7110_AONCLK_APB_FUNC\t\t\t1\n#define JH7110_AONCLK_GMAC0_AHB\t\t\t2\n#define JH7110_AONCLK_GMAC0_AXI\t\t\t3\n#define JH7110_AONCLK_GMAC0_RMII_RTX\t\t4\n#define JH7110_AONCLK_GMAC0_TX\t\t\t5\n#define JH7110_AONCLK_GMAC0_TX_INV\t\t6\n#define JH7110_AONCLK_GMAC0_RX\t\t\t7\n#define JH7110_AONCLK_GMAC0_RX_INV\t\t8\n#define JH7110_AONCLK_OTPC_APB\t\t\t9\n#define JH7110_AONCLK_RTC_APB\t\t\t10\n#define JH7110_AONCLK_RTC_INTERNAL\t\t11\n#define JH7110_AONCLK_RTC_32K\t\t\t12\n#define JH7110_AONCLK_RTC_CAL\t\t\t13\n\n#define JH7110_AONCLK_END\t\t\t14\n\n \n#define JH7110_STGCLK_HIFI4_CLK_CORE\t\t0\n#define JH7110_STGCLK_USB0_APB\t\t\t1\n#define JH7110_STGCLK_USB0_UTMI_APB\t\t2\n#define JH7110_STGCLK_USB0_AXI\t\t\t3\n#define JH7110_STGCLK_USB0_LPM\t\t\t4\n#define JH7110_STGCLK_USB0_STB\t\t\t5\n#define JH7110_STGCLK_USB0_APP_125\t\t6\n#define JH7110_STGCLK_USB0_REFCLK\t\t7\n#define JH7110_STGCLK_PCIE0_AXI_MST0\t\t8\n#define JH7110_STGCLK_PCIE0_APB\t\t\t9\n#define JH7110_STGCLK_PCIE0_TL\t\t\t10\n#define JH7110_STGCLK_PCIE1_AXI_MST0\t\t11\n#define JH7110_STGCLK_PCIE1_APB\t\t\t12\n#define JH7110_STGCLK_PCIE1_TL\t\t\t13\n#define JH7110_STGCLK_PCIE_SLV_MAIN\t\t14\n#define JH7110_STGCLK_SEC_AHB\t\t\t15\n#define JH7110_STGCLK_SEC_MISC_AHB\t\t16\n#define JH7110_STGCLK_GRP0_MAIN\t\t\t17\n#define JH7110_STGCLK_GRP0_BUS\t\t\t18\n#define JH7110_STGCLK_GRP0_STG\t\t\t19\n#define JH7110_STGCLK_GRP1_MAIN\t\t\t20\n#define JH7110_STGCLK_GRP1_BUS\t\t\t21\n#define JH7110_STGCLK_GRP1_STG\t\t\t22\n#define JH7110_STGCLK_GRP1_HIFI\t\t\t23\n#define JH7110_STGCLK_E2_RTC\t\t\t24\n#define JH7110_STGCLK_E2_CORE\t\t\t25\n#define JH7110_STGCLK_E2_DBG\t\t\t26\n#define JH7110_STGCLK_DMA1P_AXI\t\t\t27\n#define JH7110_STGCLK_DMA1P_AHB\t\t\t28\n\n#define JH7110_STGCLK_END\t\t\t29\n\n \n#define JH7110_ISPCLK_DOM4_APB_FUNC\t\t0\n#define JH7110_ISPCLK_MIPI_RX0_PXL\t\t1\n#define JH7110_ISPCLK_DVP_INV\t\t\t2\n#define JH7110_ISPCLK_M31DPHY_CFG_IN\t\t3\n#define JH7110_ISPCLK_M31DPHY_REF_IN\t\t4\n#define JH7110_ISPCLK_M31DPHY_TX_ESC_LAN0\t5\n#define JH7110_ISPCLK_VIN_APB\t\t\t6\n#define JH7110_ISPCLK_VIN_SYS\t\t\t7\n#define JH7110_ISPCLK_VIN_PIXEL_IF0\t\t8\n#define JH7110_ISPCLK_VIN_PIXEL_IF1\t\t9\n#define JH7110_ISPCLK_VIN_PIXEL_IF2\t\t10\n#define JH7110_ISPCLK_VIN_PIXEL_IF3\t\t11\n#define JH7110_ISPCLK_VIN_P_AXI_WR\t\t12\n#define JH7110_ISPCLK_ISPV2_TOP_WRAPPER_C\t13\n\n#define JH7110_ISPCLK_END\t\t\t14\n\n \n#define JH7110_VOUTCLK_APB\t\t\t0\n#define JH7110_VOUTCLK_DC8200_PIX\t\t1\n#define JH7110_VOUTCLK_DSI_SYS\t\t\t2\n#define JH7110_VOUTCLK_TX_ESC\t\t\t3\n#define JH7110_VOUTCLK_DC8200_AXI\t\t4\n#define JH7110_VOUTCLK_DC8200_CORE\t\t5\n#define JH7110_VOUTCLK_DC8200_AHB\t\t6\n#define JH7110_VOUTCLK_DC8200_PIX0\t\t7\n#define JH7110_VOUTCLK_DC8200_PIX1\t\t8\n#define JH7110_VOUTCLK_DOM_VOUT_TOP_LCD\t\t9\n#define JH7110_VOUTCLK_DSITX_APB\t\t10\n#define JH7110_VOUTCLK_DSITX_SYS\t\t11\n#define JH7110_VOUTCLK_DSITX_DPI\t\t12\n#define JH7110_VOUTCLK_DSITX_TXESC\t\t13\n#define JH7110_VOUTCLK_MIPITX_DPHY_TXESC\t14\n#define JH7110_VOUTCLK_HDMI_TX_MCLK\t\t15\n#define JH7110_VOUTCLK_HDMI_TX_BCLK\t\t16\n#define JH7110_VOUTCLK_HDMI_TX_SYS\t\t17\n\n#define JH7110_VOUTCLK_END\t\t\t18\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}