Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 15:49:39 on Nov 12,2024
vlog "+define+RANDSEED=3" -work __work alu.v cla_16b.v cla_4b.v clkrst.v decode.v dest_parser.v dff.v execute.v fetch.v forward.v fullAdder_1b.v memory2c.v memory.v nand2.v nor2.v not1.v proc_hier_pbench.v proc_hier.v proc.v RAW_detective.v regFile_bypass.v regFile.v register.v shifter.v wb.v xor2.v xor3.v 
-- Compiling module alu
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module decode
-- Compiling module dest_parser
-- Compiling module dff
-- Compiling module execute
-- Compiling module fetch
-- Compiling module forward
-- Compiling module fullAdder_1b
-- Compiling module memory2c
-- Compiling module memory
-- Compiling module nand2
-- Compiling module nor2
-- Compiling module not1
-- Compiling module proc_hier_pbench
-- Compiling module proc_hier
-- Compiling module proc
-- Compiling module RAW_detective
-- Compiling module regFile_bypass
-- Compiling module regFile
-- Compiling module register
-- Compiling module shifter
-- Compiling module wb
-- Compiling module xor2
-- Compiling module xor3

Top level modules:
	proc_hier_pbench
End time: 15:49:39 on Nov 12,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 15:49:40 on Nov 12,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-125-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.dff
# Loading __work.RAW_detective
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.dest_parser
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.memory
# Loading __work.wb
# Loading __work.forward
# Loading __work.cla_4b
# Loading __work.register
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.xor2
# log -howmany -rec /* 
# 4102
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 5305 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 15:49:40 on Nov 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
