0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/atatr/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/atatr/project_1/project_1.srcs/sim_1/new/Register_test.v,1712233429,verilog,,,,Register_test,,,,,,,,
C:/Users/atatr/project_1/project_1.srcs/sources_1/new/Register.v,1712223303,verilog,,C:/Users/atatr/project_1/project_1.srcs/sim_1/new/Register_test.v,,Register;b16_MUX_4x1;bn_add_sub;d_flip_flop,,,,,,,,
