

================================================================
== Vitis HLS Report for 'gradient_weight_y'
================================================================
* Date:           Fri Dec 13 11:12:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   449539|   449539|  4.495 ms|  4.495 ms|  449539|  449539|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER  |   449537|   449537|         3|          1|          1|  449536|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%buf_val_x_V = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 9 'alloca' 'buf_val_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buf_val_x_V_1 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 10 'alloca' 'buf_val_x_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_val_x_V_2 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 11 'alloca' 'buf_val_x_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_val_x_V_3 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 12 'alloca' 'buf_val_x_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_val_x_V_4 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 13 'alloca' 'buf_val_x_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_val_x_V_5 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 14 'alloca' 'buf_val_x_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_val_y_V = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 15 'alloca' 'buf_val_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_val_y_V_1 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 16 'alloca' 'buf_val_y_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_val_y_V_2 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 17 'alloca' 'buf_val_y_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_val_y_V_3 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 18 'alloca' 'buf_val_y_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_val_y_V_4 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 19 'alloca' 'buf_val_y_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_val_y_V_5 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 20 'alloca' 'buf_val_y_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_val_z_V = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 21 'alloca' 'buf_val_z_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_val_z_V_1 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 22 'alloca' 'buf_val_z_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_val_z_V_2 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 23 'alloca' 'buf_val_z_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_val_z_V_3 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 24 'alloca' 'buf_val_z_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_val_z_V_4 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 25 'alloca' 'buf_val_z_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_val_z_V_5 = alloca i64 1" [optical_flow.cpp:136]   --->   Operation 26 'alloca' 'buf_val_z_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_filtered_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_z_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_y_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gradient_x_V, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_5, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 51 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_4, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 52 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_3, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 53 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_2, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 54 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V_1, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 55 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_x_V, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 56 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_5, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 57 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_4, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 58 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_3, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 59 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_2, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 60 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V_1, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 61 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_y_V, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 62 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_5, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 63 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_4, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 64 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_3, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 65 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_2, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 66 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V_1, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 67 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln767 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_val_z_V, i64 666, i64 25, i64 18446744073709551615" [./xf_video_mem.hpp:767]   --->   Operation 68 'specmemcore' 'specmemcore_ln767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln139 = store i19 0, i19 %indvar_flatten" [optical_flow.cpp:139]   --->   Operation 69 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln139 = store i9 0, i9 %r" [optical_flow.cpp:139]   --->   Operation 70 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln139 = store i11 0, i11 %c" [optical_flow.cpp:139]   --->   Operation 71 'store' 'store_ln139' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body9.i" [optical_flow.cpp:139]   --->   Operation 72 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%r_3 = load i9 %r" [optical_flow.cpp:139]   --->   Operation 73 'load' 'r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten" [optical_flow.cpp:139]   --->   Operation 74 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.59ns)   --->   "%cmp10_i = icmp_ult  i9 %r_3, i9 436" [optical_flow.cpp:139]   --->   Operation 75 'icmp' 'cmp10_i' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.59ns)   --->   "%cmp66_i = icmp_ugt  i9 %r_3, i9 2" [optical_flow.cpp:139]   --->   Operation 76 'icmp' 'cmp66_i' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.59ns)   --->   "%cmp34_not_i = icmp_ult  i9 %r_3, i9 6" [optical_flow.cpp:139]   --->   Operation 77 'icmp' 'cmp34_not_i' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i)   --->   "%cmp35_not_i = xor i1 %cmp10_i, i1 1" [optical_flow.cpp:139]   --->   Operation 78 'xor' 'cmp35_not_i' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%brmerge_i = or i1 %cmp34_not_i, i1 %cmp35_not_i" [optical_flow.cpp:139]   --->   Operation 79 'or' 'brmerge_i' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.71ns)   --->   "%icmp_ln139 = icmp_eq  i19 %indvar_flatten_load, i19 449536" [optical_flow.cpp:139]   --->   Operation 80 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.80ns)   --->   "%add_ln139_1 = add i19 %indvar_flatten_load, i19 1" [optical_flow.cpp:139]   --->   Operation 81 'add' 'add_ln139_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc78.i, void %gradient_weight_y.exit" [optical_flow.cpp:139]   --->   Operation 82 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c_load = load i11 %c" [optical_flow.cpp:141]   --->   Operation 83 'load' 'c_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln139 = add i9 %r_3, i9 1" [optical_flow.cpp:139]   --->   Operation 84 'add' 'add_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln141 = icmp_eq  i11 %c_load, i11 1024" [optical_flow.cpp:141]   --->   Operation 85 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.30ns)   --->   "%select_ln139 = select i1 %icmp_ln141, i11 0, i11 %c_load" [optical_flow.cpp:139]   --->   Operation 86 'select' 'select_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.59ns)   --->   "%cmp10_i_mid1 = icmp_ult  i9 %add_ln139, i9 436" [optical_flow.cpp:139]   --->   Operation 87 'icmp' 'cmp10_i_mid1' <Predicate = (!icmp_ln139)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.27ns)   --->   "%select_ln139_1 = select i1 %icmp_ln141, i1 %cmp10_i_mid1, i1 %cmp10_i" [optical_flow.cpp:139]   --->   Operation 88 'select' 'select_ln139_1' <Predicate = (!icmp_ln139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.59ns)   --->   "%cmp66_i_mid1 = icmp_ugt  i9 %add_ln139, i9 2" [optical_flow.cpp:139]   --->   Operation 89 'icmp' 'cmp66_i_mid1' <Predicate = (!icmp_ln139)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln139_2 = select i1 %icmp_ln141, i1 %cmp66_i_mid1, i1 %cmp66_i" [optical_flow.cpp:139]   --->   Operation 90 'select' 'select_ln139_2' <Predicate = (!icmp_ln139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.59ns)   --->   "%cmp34_not_i_mid1 = icmp_ult  i9 %add_ln139, i9 6" [optical_flow.cpp:139]   --->   Operation 91 'icmp' 'cmp34_not_i_mid1' <Predicate = (!icmp_ln139)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%cmp35_not_i_mid1 = xor i1 %cmp10_i_mid1, i1 1" [optical_flow.cpp:139]   --->   Operation 92 'xor' 'cmp35_not_i_mid1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln139_3)   --->   "%brmerge_i_mid1 = or i1 %cmp34_not_i_mid1, i1 %cmp35_not_i_mid1" [optical_flow.cpp:139]   --->   Operation 93 'or' 'brmerge_i_mid1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln139_3 = select i1 %icmp_ln141, i1 %brmerge_i_mid1, i1 %brmerge_i" [optical_flow.cpp:139]   --->   Operation 94 'select' 'select_ln139_3' <Predicate = (!icmp_ln139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.30ns)   --->   "%select_ln139_4 = select i1 %icmp_ln141, i9 %add_ln139, i9 %r_3" [optical_flow.cpp:139]   --->   Operation 95 'select' 'select_ln139_4' <Predicate = (!icmp_ln139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln803 = zext i11 %select_ln139" [./xf_video_mem.hpp:803]   --->   Operation 96 'zext' 'zext_ln803' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buf_val_x_V_addr = getelementptr i32 %buf_val_x_V, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 97 'getelementptr' 'buf_val_x_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buf_val_y_V_addr = getelementptr i32 %buf_val_y_V, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 98 'getelementptr' 'buf_val_y_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buf_val_z_V_addr = getelementptr i32 %buf_val_z_V, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 99 'getelementptr' 'buf_val_z_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buf_val_x_V_1_addr = getelementptr i32 %buf_val_x_V_1, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 100 'getelementptr' 'buf_val_x_V_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buf_val_y_V_1_addr = getelementptr i32 %buf_val_y_V_1, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 101 'getelementptr' 'buf_val_y_V_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buf_val_z_V_1_addr = getelementptr i32 %buf_val_z_V_1, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 102 'getelementptr' 'buf_val_z_V_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buf_val_x_V_2_addr = getelementptr i32 %buf_val_x_V_2, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 103 'getelementptr' 'buf_val_x_V_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buf_val_y_V_2_addr = getelementptr i32 %buf_val_y_V_2, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 104 'getelementptr' 'buf_val_y_V_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buf_val_z_V_2_addr = getelementptr i32 %buf_val_z_V_2, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 105 'getelementptr' 'buf_val_z_V_2_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buf_val_x_V_3_addr = getelementptr i32 %buf_val_x_V_3, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 106 'getelementptr' 'buf_val_x_V_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%buf_val_y_V_3_addr = getelementptr i32 %buf_val_y_V_3, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 107 'getelementptr' 'buf_val_y_V_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%buf_val_z_V_3_addr = getelementptr i32 %buf_val_z_V_3, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 108 'getelementptr' 'buf_val_z_V_3_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%buf_val_x_V_4_addr = getelementptr i32 %buf_val_x_V_4, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 109 'getelementptr' 'buf_val_x_V_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%buf_val_y_V_4_addr = getelementptr i32 %buf_val_y_V_4, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 110 'getelementptr' 'buf_val_y_V_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%buf_val_z_V_4_addr = getelementptr i32 %buf_val_z_V_4, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 111 'getelementptr' 'buf_val_z_V_4_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%buf_val_x_V_5_addr = getelementptr i32 %buf_val_x_V_5, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 112 'getelementptr' 'buf_val_x_V_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%buf_val_y_V_5_addr = getelementptr i32 %buf_val_y_V_5, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 113 'getelementptr' 'buf_val_y_V_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%buf_val_z_V_5_addr = getelementptr i32 %buf_val_z_V_5, i64 0, i64 %zext_ln803" [./xf_video_mem.hpp:911]   --->   Operation 114 'getelementptr' 'buf_val_z_V_5_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.20ns)   --->   "%r_V = load i10 %buf_val_x_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 115 'load' 'r_V' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 116 [2/2] (1.20ns)   --->   "%r_V_105 = load i10 %buf_val_y_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 116 'load' 'r_V_105' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 117 [2/2] (1.20ns)   --->   "%r_V_109 = load i10 %buf_val_z_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 117 'load' 'r_V_109' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 118 [2/2] (1.20ns)   --->   "%r_V_119 = load i10 %buf_val_x_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 118 'load' 'r_V_119' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 119 [2/2] (1.20ns)   --->   "%r_V_121 = load i10 %buf_val_y_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 119 'load' 'r_V_121' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 120 [2/2] (1.20ns)   --->   "%r_V_123 = load i10 %buf_val_z_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 120 'load' 'r_V_123' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 121 [2/2] (1.20ns)   --->   "%r_V_125 = load i10 %buf_val_x_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 121 'load' 'r_V_125' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 122 [2/2] (1.20ns)   --->   "%r_V_127 = load i10 %buf_val_y_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 122 'load' 'r_V_127' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 123 [2/2] (1.20ns)   --->   "%r_V_129 = load i10 %buf_val_z_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 123 'load' 'r_V_129' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 124 [2/2] (1.20ns)   --->   "%r_V_131 = load i10 %buf_val_x_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 124 'load' 'r_V_131' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 125 [2/2] (1.20ns)   --->   "%r_V_133 = load i10 %buf_val_y_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 125 'load' 'r_V_133' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 126 [2/2] (1.20ns)   --->   "%r_V_135 = load i10 %buf_val_z_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 126 'load' 'r_V_135' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 127 [2/2] (1.20ns)   --->   "%r_V_137 = load i10 %buf_val_x_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 127 'load' 'r_V_137' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 128 [2/2] (1.20ns)   --->   "%r_V_139 = load i10 %buf_val_y_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 128 'load' 'r_V_139' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 129 [2/2] (1.20ns)   --->   "%r_V_141 = load i10 %buf_val_z_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 129 'load' 'r_V_141' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 130 [2/2] (1.20ns)   --->   "%r_V_143 = load i10 %buf_val_x_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 130 'load' 'r_V_143' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 131 [2/2] (1.20ns)   --->   "%r_V_145 = load i10 %buf_val_y_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 131 'load' 'r_V_145' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 132 [2/2] (1.20ns)   --->   "%r_V_147 = load i10 %buf_val_z_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 132 'load' 'r_V_147' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln146 = br i1 %select_ln139_1, void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %for.body.i402.i" [optical_flow.cpp:146]   --->   Operation 133 'br' 'br_ln146' <Predicate = (!icmp_ln139)> <Delay = 0.38>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %select_ln139_3, void %for.body40.i, void %if.else65.i" [optical_flow.cpp:169]   --->   Operation 134 'br' 'br_ln169' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %select_ln139_2, void %if.end73.i, void %if.then67.i" [optical_flow.cpp:179]   --->   Operation 135 'br' 'br_ln179' <Predicate = (!icmp_ln139 & select_ln139_3)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc75.i"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!icmp_ln139 & select_ln139_3)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.73ns)   --->   "%add_ln141 = add i11 %select_ln139, i11 1" [optical_flow.cpp:141]   --->   Operation 137 'add' 'add_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.38ns)   --->   "%store_ln141 = store i19 %add_ln139_1, i19 %indvar_flatten" [optical_flow.cpp:141]   --->   Operation 138 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.38>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln141 = store i9 %select_ln139_4, i9 %r" [optical_flow.cpp:141]   --->   Operation 139 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%store_ln141 = store i11 %add_ln141, i11 %c" [optical_flow.cpp:141]   --->   Operation 140 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.38>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.body9.i" [optical_flow.cpp:141]   --->   Operation 141 'br' 'br_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_WEIGHT_Y_OUTER_GRAD_WEIGHT_Y_INNER_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 449536, i64 449536, i64 449536"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [optical_flow.cpp:143]   --->   Operation 144 'specpipeline' 'specpipeline_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln141 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [optical_flow.cpp:141]   --->   Operation 145 'specloopname' 'specloopname_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_2 : Operation 146 [1/2] (1.20ns)   --->   "%r_V = load i10 %buf_val_x_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 146 'load' 'r_V' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 147 [1/2] (1.20ns)   --->   "%r_V_105 = load i10 %buf_val_y_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 147 'load' 'r_V_105' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 148 [1/2] (1.20ns)   --->   "%r_V_109 = load i10 %buf_val_z_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 148 'load' 'r_V_109' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 149 [1/2] (1.20ns)   --->   "%r_V_119 = load i10 %buf_val_x_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 149 'load' 'r_V_119' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 150 [1/2] (1.20ns)   --->   "%r_V_121 = load i10 %buf_val_y_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 150 'load' 'r_V_121' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 151 [1/2] (1.20ns)   --->   "%r_V_123 = load i10 %buf_val_z_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 151 'load' 'r_V_123' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 152 [1/2] (1.20ns)   --->   "%r_V_125 = load i10 %buf_val_x_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 152 'load' 'r_V_125' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 153 [1/2] (1.20ns)   --->   "%r_V_127 = load i10 %buf_val_y_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 153 'load' 'r_V_127' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 154 [1/2] (1.20ns)   --->   "%r_V_129 = load i10 %buf_val_z_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 154 'load' 'r_V_129' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 155 [1/2] (1.20ns)   --->   "%r_V_131 = load i10 %buf_val_x_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 155 'load' 'r_V_131' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 156 [1/2] (1.20ns)   --->   "%r_V_133 = load i10 %buf_val_y_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 156 'load' 'r_V_133' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 157 [1/2] (1.20ns)   --->   "%r_V_135 = load i10 %buf_val_z_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 157 'load' 'r_V_135' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 158 [1/2] (1.20ns)   --->   "%r_V_137 = load i10 %buf_val_x_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 158 'load' 'r_V_137' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 159 [1/2] (1.20ns)   --->   "%r_V_139 = load i10 %buf_val_y_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 159 'load' 'r_V_139' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 160 [1/2] (1.20ns)   --->   "%r_V_141 = load i10 %buf_val_z_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 160 'load' 'r_V_141' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 161 [1/2] (1.20ns)   --->   "%r_V_143 = load i10 %buf_val_x_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 161 'load' 'r_V_143' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 162 [1/2] (1.20ns)   --->   "%r_V_145 = load i10 %buf_val_y_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 162 'load' 'r_V_145' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 163 [1/2] (1.20ns)   --->   "%r_V_147 = load i10 %buf_val_z_V_5_addr" [./xf_video_mem.hpp:911]   --->   Operation 163 'load' 'r_V_147' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 164 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_119, i10 %buf_val_x_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 164 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 165 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_121, i10 %buf_val_y_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 165 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 166 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_123, i10 %buf_val_z_V_addr" [./xf_video_mem.hpp:911]   --->   Operation 166 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 167 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_125, i10 %buf_val_x_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 167 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 168 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_127, i10 %buf_val_y_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 168 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 169 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_129, i10 %buf_val_z_V_1_addr" [./xf_video_mem.hpp:911]   --->   Operation 169 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 170 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_131, i10 %buf_val_x_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 170 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 171 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_133, i10 %buf_val_y_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 171 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 172 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_135, i10 %buf_val_z_V_2_addr" [./xf_video_mem.hpp:911]   --->   Operation 172 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 173 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_137, i10 %buf_val_x_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 173 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 174 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_139, i10 %buf_val_y_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 174 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 175 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_141, i10 %buf_val_z_V_3_addr" [./xf_video_mem.hpp:911]   --->   Operation 175 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 176 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_143, i10 %buf_val_x_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 176 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 177 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_145, i10 %buf_val_y_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 177 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 178 [1/1] (1.20ns)   --->   "%store_ln911 = store i32 %r_V_147, i10 %buf_val_z_V_4_addr" [./xf_video_mem.hpp:911]   --->   Operation 178 'store' 'store_ln911' <Predicate = (!icmp_ln139)> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 179 [1/1] (1.19ns)   --->   "%tmp_x_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_x_V" [optical_flow.cpp:150]   --->   Operation 179 'read' 'tmp_x_V' <Predicate = (!icmp_ln139 & select_ln139_1)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 180 [1/1] (1.19ns)   --->   "%tmp_y_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_y_V" [optical_flow.cpp:151]   --->   Operation 180 'read' 'tmp_y_V' <Predicate = (!icmp_ln139 & select_ln139_1)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_2 : Operation 181 [1/1] (1.19ns)   --->   "%tmp_z_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %gradient_z_V" [optical_flow.cpp:152]   --->   Operation 181 'read' 'tmp_z_V' <Predicate = (!icmp_ln139 & select_ln139_1)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4096> <FIFO>
ST_2 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln154 = br void %_ZN8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [optical_flow.cpp:154]   --->   Operation 182 'br' 'br_ln154' <Predicate = (!icmp_ln139 & select_ln139_1)> <Delay = 0.38>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_113 = phi i32 %tmp_x_V, void %for.body.i402.i, i32 0, void %for.inc78.i"   --->   Operation 183 'phi' 'r_V_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%r_V_115 = phi i32 %tmp_y_V, void %for.body.i402.i, i32 0, void %for.inc78.i"   --->   Operation 184 'phi' 'r_V_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_117 = phi i32 %tmp_z_V, void %for.body.i402.i, i32 0, void %for.inc78.i"   --->   Operation 185 'phi' 'r_V_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (1.20ns)   --->   "%store_ln950 = store i32 %r_V_113, i10 %buf_val_x_V_5_addr" [./xf_video_mem.hpp:950]   --->   Operation 186 'store' 'store_ln950' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 187 [1/1] (1.20ns)   --->   "%store_ln950 = store i32 %r_V_115, i10 %buf_val_y_V_5_addr" [./xf_video_mem.hpp:950]   --->   Operation 187 'store' 'store_ln950' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 188 [1/1] (1.20ns)   --->   "%store_ln950 = store i32 %r_V_117, i10 %buf_val_z_V_5_addr" [./xf_video_mem.hpp:950]   --->   Operation 188 'store' 'store_ln950' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V"   --->   Operation 189 'sext' 'sext_ln1270' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (3.17ns)   --->   "%r_V_103 = mul i49 %sext_ln1270, i49 39583"   --->   Operation 190 'mul' 'r_V_103' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%acc_x_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_103, i32 19, i32 48"   --->   Operation 191 'partselect' 'acc_x_V_2' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i32 %r_V_105"   --->   Operation 192 'sext' 'sext_ln1270_37' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (3.17ns)   --->   "%r_V_107 = mul i49 %sext_ln1270_37, i49 39583"   --->   Operation 193 'mul' 'r_V_107' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%acc_y_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_107, i32 19, i32 48"   --->   Operation 194 'partselect' 'acc_y_V_2' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i32 %r_V_109"   --->   Operation 195 'sext' 'sext_ln1270_38' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (3.17ns)   --->   "%r_V_111 = mul i49 %sext_ln1270_38, i49 39583"   --->   Operation 196 'mul' 'r_V_111' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%acc_z_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i49.i32.i32, i49 %r_V_111, i32 19, i32 48"   --->   Operation 197 'partselect' 'acc_z_V_2' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i32 %r_V_119"   --->   Operation 198 'sext' 'sext_ln1270_39' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (3.17ns)   --->   "%r_V_120 = mul i50 %sext_ln1270_39, i50 69730"   --->   Operation 199 'mul' 'r_V_120' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%lhs_22 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_x_V_2, i19 0"   --->   Operation 200 'bitconcatenate' 'lhs_22' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i49 %lhs_22"   --->   Operation 201 'sext' 'sext_ln1347' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.95ns)   --->   "%ret_V = add i50 %sext_ln1347, i50 %r_V_120"   --->   Operation 202 'add' 'ret_V' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V, i32 19, i32 49"   --->   Operation 203 'partselect' 'tmp' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp, i19 0"   --->   Operation 204 'bitconcatenate' 'tmp_49' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%lhs_23 = sext i50 %tmp_49"   --->   Operation 205 'sext' 'lhs_23' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i32 %r_V_121"   --->   Operation 206 'sext' 'sext_ln1270_40' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (3.17ns)   --->   "%r_V_122 = mul i50 %sext_ln1270_40, i50 69730"   --->   Operation 207 'mul' 'r_V_122' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_y_V_2, i19 0"   --->   Operation 208 'bitconcatenate' 'lhs_V_1' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i49 %lhs_V_1"   --->   Operation 209 'sext' 'sext_ln1347_1' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.95ns)   --->   "%ret_V_23 = add i50 %sext_ln1347_1, i50 %r_V_122"   --->   Operation 210 'add' 'ret_V_23' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_23, i32 19, i32 49"   --->   Operation 211 'partselect' 'tmp_50' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_50, i19 0"   --->   Operation 212 'bitconcatenate' 'tmp_51' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i50 %tmp_51"   --->   Operation 213 'sext' 'lhs_V_4' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1270_41 = sext i32 %r_V_123"   --->   Operation 214 'sext' 'sext_ln1270_41' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (3.17ns)   --->   "%r_V_124 = mul i50 %sext_ln1270_41, i50 69730"   --->   Operation 215 'mul' 'r_V_124' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i30.i19, i30 %acc_z_V_2, i19 0"   --->   Operation 216 'bitconcatenate' 'lhs_V_3' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i49 %lhs_V_3"   --->   Operation 217 'sext' 'sext_ln1347_2' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.95ns)   --->   "%ret_V_24 = add i50 %sext_ln1347_2, i50 %r_V_124"   --->   Operation 218 'add' 'ret_V_24' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i31 @_ssdm_op_PartSelect.i31.i50.i32.i32, i50 %ret_V_24, i32 19, i32 49"   --->   Operation 219 'partselect' 'tmp_52' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i31.i19, i31 %tmp_52, i19 0"   --->   Operation 220 'bitconcatenate' 'tmp_53' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i50 %tmp_53"   --->   Operation 221 'sext' 'lhs_V_5' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i32 %r_V_125"   --->   Operation 222 'sext' 'sext_ln1270_42' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (3.17ns)   --->   "%r_V_126 = mul i50 %sext_ln1270_42, i50 97989"   --->   Operation 223 'mul' 'r_V_126' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i50 %r_V_126"   --->   Operation 224 'sext' 'sext_ln813' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.95ns)   --->   "%ret_V_25 = add i51 %lhs_23, i51 %sext_ln813"   --->   Operation 225 'add' 'ret_V_25' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_25, i32 19, i32 50"   --->   Operation 226 'partselect' 'tmp_s' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%lhs_24 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_s, i19 0"   --->   Operation 227 'bitconcatenate' 'lhs_24' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i32 %r_V_127"   --->   Operation 228 'sext' 'sext_ln1270_43' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (3.17ns)   --->   "%r_V_128 = mul i50 %sext_ln1270_43, i50 97989"   --->   Operation 229 'mul' 'r_V_128' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i50 %r_V_128"   --->   Operation 230 'sext' 'sext_ln813_1' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.95ns)   --->   "%ret_V_26 = add i51 %lhs_V_4, i51 %sext_ln813_1"   --->   Operation 231 'add' 'ret_V_26' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_26, i32 19, i32 50"   --->   Operation 232 'partselect' 'tmp_23' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%lhs_V_6 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_23, i19 0"   --->   Operation 233 'bitconcatenate' 'lhs_V_6' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i32 %r_V_129"   --->   Operation 234 'sext' 'sext_ln1270_44' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (3.17ns)   --->   "%r_V_130 = mul i50 %sext_ln1270_44, i50 97989"   --->   Operation 235 'mul' 'r_V_130' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i50 %r_V_130"   --->   Operation 236 'sext' 'sext_ln813_2' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.95ns)   --->   "%ret_V_27 = add i51 %lhs_V_5, i51 %sext_ln813_2"   --->   Operation 237 'add' 'ret_V_27' <Predicate = (!select_ln139_3)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_27, i32 19, i32 50"   --->   Operation 238 'partselect' 'tmp_24' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_24, i19 0"   --->   Operation 239 'bitconcatenate' 'lhs_V_7' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i32 %r_V_131"   --->   Operation 240 'sext' 'sext_ln1270_45' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (3.17ns)   --->   "%r_V_132 = mul i51 %sext_ln1270_45, i51 152200"   --->   Operation 241 'mul' 'r_V_132' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.97ns)   --->   "%ret_V_28 = add i51 %r_V_132, i51 %lhs_24"   --->   Operation 242 'add' 'ret_V_28' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_28, i32 19, i32 50"   --->   Operation 243 'partselect' 'tmp_25' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i32 %r_V_133"   --->   Operation 244 'sext' 'sext_ln1270_46' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (3.17ns)   --->   "%r_V_134 = mul i51 %sext_ln1270_46, i51 152200"   --->   Operation 245 'mul' 'r_V_134' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.97ns)   --->   "%ret_V_29 = add i51 %r_V_134, i51 %lhs_V_6"   --->   Operation 246 'add' 'ret_V_29' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_29, i32 19, i32 50"   --->   Operation 247 'partselect' 'tmp_26' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i32 %r_V_135"   --->   Operation 248 'sext' 'sext_ln1270_47' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (3.17ns)   --->   "%r_V_136 = mul i51 %sext_ln1270_47, i51 152200"   --->   Operation 249 'mul' 'r_V_136' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.97ns)   --->   "%ret_V_30 = add i51 %r_V_136, i51 %lhs_V_7"   --->   Operation 250 'add' 'ret_V_30' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_30, i32 19, i32 50"   --->   Operation 251 'partselect' 'tmp_27' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 314 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.27>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%lhs_25 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_25, i19 0"   --->   Operation 252 'bitconcatenate' 'lhs_25' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_26, i19 0"   --->   Operation 253 'bitconcatenate' 'lhs_V_8' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_27, i19 0"   --->   Operation 254 'bitconcatenate' 'lhs_V_9' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i32 %r_V_137"   --->   Operation 255 'sext' 'sext_ln1270_48' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (3.17ns)   --->   "%r_V_138 = mul i50 %sext_ln1270_48, i50 97989"   --->   Operation 256 'mul' 'r_V_138' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i50 %r_V_138"   --->   Operation 257 'sext' 'sext_ln813_3' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.97ns)   --->   "%ret_V_31 = add i51 %lhs_25, i51 %sext_ln813_3"   --->   Operation 258 'add' 'ret_V_31' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_31, i32 19, i32 50"   --->   Operation 259 'partselect' 'tmp_28' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%lhs_26 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_28, i19 0"   --->   Operation 260 'bitconcatenate' 'lhs_26' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i32 %r_V_139"   --->   Operation 261 'sext' 'sext_ln1270_49' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (3.17ns)   --->   "%r_V_140 = mul i50 %sext_ln1270_49, i50 97989"   --->   Operation 262 'mul' 'r_V_140' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i50 %r_V_140"   --->   Operation 263 'sext' 'sext_ln813_4' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.97ns)   --->   "%ret_V_32 = add i51 %lhs_V_8, i51 %sext_ln813_4"   --->   Operation 264 'add' 'ret_V_32' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_32, i32 19, i32 50"   --->   Operation 265 'partselect' 'tmp_29' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_29, i19 0"   --->   Operation 266 'bitconcatenate' 'lhs_V_11' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i32 %r_V_141"   --->   Operation 267 'sext' 'sext_ln1270_50' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (3.17ns)   --->   "%r_V_142 = mul i50 %sext_ln1270_50, i50 97989"   --->   Operation 268 'mul' 'r_V_142' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i50 %r_V_142"   --->   Operation 269 'sext' 'sext_ln813_5' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.97ns)   --->   "%ret_V_33 = add i51 %lhs_V_9, i51 %sext_ln813_5"   --->   Operation 270 'add' 'ret_V_33' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_33, i32 19, i32 50"   --->   Operation 271 'partselect' 'tmp_30' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_30, i19 0"   --->   Operation 272 'bitconcatenate' 'lhs_V_10' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i32 %r_V_143"   --->   Operation 273 'sext' 'sext_ln1270_51' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (3.17ns)   --->   "%r_V_144 = mul i50 %sext_ln1270_51, i50 69730"   --->   Operation 274 'mul' 'r_V_144' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i50 %r_V_144"   --->   Operation 275 'sext' 'sext_ln813_6' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.97ns)   --->   "%ret_V_34 = add i51 %lhs_26, i51 %sext_ln813_6"   --->   Operation 276 'add' 'ret_V_34' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_34, i32 19, i32 50"   --->   Operation 277 'partselect' 'tmp_31' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%lhs_27 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_31, i19 0"   --->   Operation 278 'bitconcatenate' 'lhs_27' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i32 %r_V_145"   --->   Operation 279 'sext' 'sext_ln1270_52' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (3.17ns)   --->   "%r_V_146 = mul i50 %sext_ln1270_52, i50 69730"   --->   Operation 280 'mul' 'r_V_146' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i50 %r_V_146"   --->   Operation 281 'sext' 'sext_ln813_7' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.97ns)   --->   "%ret_V_35 = add i51 %lhs_V_11, i51 %sext_ln813_7"   --->   Operation 282 'add' 'ret_V_35' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_35, i32 19, i32 50"   --->   Operation 283 'partselect' 'tmp_32' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_32, i19 0"   --->   Operation 284 'bitconcatenate' 'lhs_V_13' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i32 %r_V_147"   --->   Operation 285 'sext' 'sext_ln1270_53' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (3.17ns)   --->   "%r_V_148 = mul i50 %sext_ln1270_53, i50 69730"   --->   Operation 286 'mul' 'r_V_148' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i50 %r_V_148"   --->   Operation 287 'sext' 'sext_ln813_8' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.97ns)   --->   "%ret_V_36 = add i51 %lhs_V_10, i51 %sext_ln813_8"   --->   Operation 288 'add' 'ret_V_36' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_36, i32 19, i32 50"   --->   Operation 289 'partselect' 'tmp_33' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i32.i19, i32 %tmp_33, i19 0"   --->   Operation 290 'bitconcatenate' 'lhs_V_12' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i32 %r_V_113"   --->   Operation 291 'sext' 'sext_ln1270_54' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (3.17ns)   --->   "%r_V_149 = mul i49 %sext_ln1270_54, i49 39583"   --->   Operation 292 'mul' 'r_V_149' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i49 %r_V_149"   --->   Operation 293 'sext' 'sext_ln813_9' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.97ns)   --->   "%ret_V_37 = add i51 %lhs_27, i51 %sext_ln813_9"   --->   Operation 294 'add' 'ret_V_37' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%acc_x_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_37, i32 19, i32 50"   --->   Operation 295 'partselect' 'acc_x_V' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i32 %r_V_115"   --->   Operation 296 'sext' 'sext_ln1270_55' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (3.17ns)   --->   "%r_V_150 = mul i49 %sext_ln1270_55, i49 39583"   --->   Operation 297 'mul' 'r_V_150' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i49 %r_V_150"   --->   Operation 298 'sext' 'sext_ln813_10' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.97ns)   --->   "%ret_V_38 = add i51 %lhs_V_13, i51 %sext_ln813_10"   --->   Operation 299 'add' 'ret_V_38' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%acc_y_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_38, i32 19, i32 50"   --->   Operation 300 'partselect' 'acc_y_V' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i32 %r_V_117"   --->   Operation 301 'sext' 'sext_ln1270_56' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (3.17ns)   --->   "%r_V_151 = mul i49 %sext_ln1270_56, i49 39583"   --->   Operation 302 'mul' 'r_V_151' <Predicate = (!select_ln139_3)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i49 %r_V_151"   --->   Operation 303 'sext' 'sext_ln813_11' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.97ns)   --->   "%ret_V_39 = add i51 %lhs_V_12, i51 %sext_ln813_11"   --->   Operation 304 'add' 'ret_V_39' <Predicate = (!select_ln139_3)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%acc_z_V = partselect i32 @_ssdm_op_PartSelect.i32.i51.i32.i32, i51 %ret_V_39, i32 19, i32 50"   --->   Operation 305 'partselect' 'acc_z_V' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (1.19ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V, i32 %acc_x_V" [optical_flow.cpp:177]   --->   Operation 306 'write' 'write_ln177' <Predicate = (!select_ln139_3)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 307 [1/1] (1.19ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V, i32 %acc_y_V" [optical_flow.cpp:177]   --->   Operation 307 'write' 'write_ln177' <Predicate = (!select_ln139_3)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 308 [1/1] (1.19ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V, i32 %acc_z_V" [optical_flow.cpp:177]   --->   Operation 308 'write' 'write_ln177' <Predicate = (!select_ln139_3)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc75.i" [optical_flow.cpp:178]   --->   Operation 309 'br' 'br_ln178' <Predicate = (!select_ln139_3)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (1.19ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_x_V, i32 0" [optical_flow.cpp:181]   --->   Operation 310 'write' 'write_ln181' <Predicate = (select_ln139_3 & select_ln139_2)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 311 [1/1] (1.19ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_y_V, i32 0" [optical_flow.cpp:181]   --->   Operation 311 'write' 'write_ln181' <Predicate = (select_ln139_3 & select_ln139_2)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 312 [1/1] (1.19ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %y_filtered_z_V, i32 0" [optical_flow.cpp:181]   --->   Operation 312 'write' 'write_ln181' <Predicate = (select_ln139_3 & select_ln139_2)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln182 = br void %if.end73.i" [optical_flow.cpp:182]   --->   Operation 313 'br' 'br_ln182' <Predicate = (select_ln139_3 & select_ln139_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.12ns
The critical path consists of the following:
	'alloca' operation ('col') [7]  (0 ns)
	'load' operation ('c_load', optical_flow.cpp:141) on local variable 'col' [86]  (0 ns)
	'icmp' operation ('icmp_ln141', optical_flow.cpp:141) [90]  (0.617 ns)
	'select' operation ('select_ln139', optical_flow.cpp:139) [91]  (0.301 ns)
	'getelementptr' operation ('buf_val_x_V_addr', ./xf_video_mem.hpp:911) [104]  (0 ns)
	'load' operation ('r.V', ./xf_video_mem.hpp:911) on array 'buf.val.x.V', optical_flow.cpp:136 [122]  (1.2 ns)

 <State 2>: 7.25ns
The critical path consists of the following:
	'load' operation ('r.V', ./xf_video_mem.hpp:911) on array 'buf.val.x.V', optical_flow.cpp:136 [122]  (1.2 ns)
	'mul' operation ('r.V') [171]  (3.17 ns)
	'add' operation ('ret.V') [183]  (0.957 ns)
	'add' operation ('ret.V') [206]  (0.957 ns)
	'add' operation ('ret.V') [223]  (0.971 ns)

 <State 3>: 7.28ns
The critical path consists of the following:
	'mul' operation ('r.V') [237]  (3.17 ns)
	'add' operation ('ret.V') [239]  (0.971 ns)
	'add' operation ('ret.V') [257]  (0.971 ns)
	'add' operation ('ret.V') [275]  (0.971 ns)
	fifo write operation ('write_ln177', optical_flow.cpp:177) on port 'y_filtered_x_V' (optical_flow.cpp:177) [287]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
