{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764026956797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764026956797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 20:29:16 2025 " "Processing started: Mon Nov 24 20:29:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764026956797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764026956797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portao -c portao " "Command: quartus_map --read_settings_files=on --write_settings_files=off portao -c portao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764026956797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764026957126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portao-rtl " "Found design unit 1: portao-rtl" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764026957450 ""} { "Info" "ISGN_ENTITY_NAME" "1 portao " "Found entity 1: portao" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764026957450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764026957450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_gate-sim " "Found design unit 1: tb_gate-sim" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764026957453 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_gate " "Found entity 1: tb_gate" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764026957453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764026957453 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "OPEN_TIME_MAX tb_gate.vhd(28) " "VHDL Association List error at tb_gate.vhd(28): formal \"OPEN_TIME_MAX\" does not exist" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 28 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1764026957453 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "btn_cmd tb_gate.vhd(33) " "VHDL Association List error at tb_gate.vhd(33): formal \"btn_cmd\" does not exist" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 33 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1764026957453 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "bot tb_gate.vhd(25) " "VHDL error at tb_gate.vhd(25): formal port or parameter \"bot\" must have actual or default value" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1764026957453 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bot portao.vhd(13) " "HDL error at portao.vhd(13): see declaration for object \"bot\"" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764026957453 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "end_open tb_gate.vhd(25) " "VHDL error at tb_gate.vhd(25): formal port or parameter \"end_open\" must have actual or default value" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "end_open portao.vhd(14) " "HDL error at portao.vhd(14): see declaration for object \"end_open\"" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "end_close tb_gate.vhd(25) " "VHDL error at tb_gate.vhd(25): formal port or parameter \"end_close\" must have actual or default value" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "end_close portao.vhd(15) " "HDL error at portao.vhd(15): see declaration for object \"end_close\"" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "obst tb_gate.vhd(25) " "VHDL error at tb_gate.vhd(25): formal port or parameter \"obst\" must have actual or default value" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "obst portao.vhd(16) " "HDL error at portao.vhd(16): see declaration for object \"obst\"" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 16 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "stop tb_gate.vhd(25) " "VHDL error at tb_gate.vhd(25): formal port or parameter \"stop\" must have actual or default value" {  } { { "tb_gate.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/tb_gate.vhd" 25 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "stop portao.vhd(17) " "HDL error at portao.vhd(17): see declaration for object \"stop\"" {  } { { "portao.vhd" "" { Text "C:/altera/13.0sp1/portao/portao/portao.vhd" 17 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764026957454 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764026957535 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 24 20:29:17 2025 " "Processing ended: Mon Nov 24 20:29:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764026957535 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764026957535 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764026957535 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764026957535 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus II Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764026958104 ""}
