INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.sim/sim_1/synth/func/tb_cpu_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-307] analyzing entity fetch
INFO: [VRFC 10-307] analyzing entity mod4
INFO: [VRFC 10-307] analyzing entity ram_ctrl
INFO: [VRFC 10-307] analyzing entity refer
INFO: [VRFC 10-307] analyzing entity write_back
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fetch
WARNING: [VRFC 10-1193] overwriting existing primary unit fetch [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/fetch.vhd:8]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_fetch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fetch
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mod4
WARNING: [VRFC 10-1193] overwriting existing primary unit mod4 [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/mod4.vhd:8]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_mod4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mod4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_alu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
WARNING: [VRFC 10-1193] overwriting existing primary unit alu [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/alu.vhd:8]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ram_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_ctrl
WARNING: [VRFC 10-1193] overwriting existing primary unit ram_ctrl [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/ram_ctrl.vhd:8]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/io_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity io_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_refer
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity refer
WARNING: [VRFC 10-1193] overwriting existing primary unit refer [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/refer.vhd:7]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_write_back
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_back
WARNING: [VRFC 10-1193] overwriting existing primary unit write_back [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/write_back.vhd:7]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sim_1/new/tb_cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_cpu
INFO: [VRFC 10-163] Analyzing VHDL file "E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
WARNING: [VRFC 10-1193] overwriting existing primary unit cpu [E:/HITCS/exp5/cpu/cpu.srcs/sources_1/new/cpu.vhd:7]
