

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Sat Feb 17 17:22:10 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206     |RNI_Pipeline_WEIGHTS_LOOP     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226  |RNI_Pipeline_VITIS_LOOP_76_1  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 4, void @empty_8, void @empty_12, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 38 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 40 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 42 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %n_i_load, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 43 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 44 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 45 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_1, i2 2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 46 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln27 = add i2 %i_1, i2 1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 47 'add' 'add_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %NEURONES_LOOP.split, void %VITIS_LOOP_76_1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 48 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 49 'load' 'j_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 51 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%empty = trunc i2 %i_1"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%LAYERS_load_phi_cast_cast = select i1 %empty, i32 10, i32 4"   --->   Operation 53 'select' 'LAYERS_load_phi_cast_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%add = add i32 %LAYERS_load_phi_cast_cast, i32 %j_load_1"   --->   Operation 54 'add' 'add' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%cmp12 = icmp_eq  i2 %i_1, i2 0"   --->   Operation 55 'icmp' 'cmp12' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_slt  i32 %j_load_1, i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 56 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc56, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:69]   --->   Operation 58 'load' 'w_i_load' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 59 'sext' 'sext_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 60 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 61 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 63 'partselect' 'trunc_ln1' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_2 = phi i64 %add_ln29, void %for.inc50, i64 %sext_ln29, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 64 'phi' 'j_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k = phi i32 %add8, void %for.inc50, i32 %w_i_load, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 65 'phi' 'k' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 66 'trunc' 'trunc_ln29_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.52ns)   --->   "%icmp_ln29_1 = icmp_eq  i64 %j_2, i64 %sext_ln29_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 67 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %WEIGHTS_LOOP.split, void %for.inc56.loopexit" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 68 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i3 %NEURONS, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 69 'getelementptr' 'NEURONS_addr' <Predicate = (icmp_ln29 & !icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 70 'load' 'NEURONS_load' <Predicate = (icmp_ln29 & !icmp_ln29_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %k, i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc56" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 72 'br' 'br_ln71' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 %add_ln27, i2 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 73 'store' 'store_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 74 'store' 'store_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 76 'load' 'NEURONS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i3 %NEURONS_load" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 77 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add8 = add i32 %NEURONS_load_cast, i32 %k" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 78 'add' 'add8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i32 %k, i32 %add8" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 79 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%select_ln31 = select i1 %cmp12, i3 %NEURONS_load, i3 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 80 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.98ns) (out node of the LUT)   --->   "%empty_23 = select i1 %icmp_ln31, i3 %select_ln31, i3 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 81 'select' 'empty_23' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %empty_23" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 82 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 83 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 84 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 85 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 86 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 87 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 88 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 88 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 89 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 90 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 91 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln31, i4 %trunc_ln29, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 92 'call' 'call_ln29' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln31, i4 %trunc_ln29, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 94 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 95 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 17 <SV = 16> <Delay = 6.98>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 96 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 97 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %NEURONS_MEM_load_1, i32 7, i32 31" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (2.34ns)   --->   "%icmp_ln57 = icmp_sgt  i25 %tmp, i25 0" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 99 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc50, void %if.then39" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 100 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 101 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln59 = store i1 1, i4 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 102 'store' 'store_ln59' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_17 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln60 = store i32 0, i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:60]   --->   Operation 103 'store' 'store_ln60' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc50" [RNI_hls/apc/src/RNI_v3.c:61]   --->   Operation 104 'br' 'br_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln29 = add i64 %j_2, i64 1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 105 'add' 'add_ln29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 7.30>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln1" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 107 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 108 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 109 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln76 = call void @RNI_Pipeline_VITIS_LOOP_76_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 110 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln76 = call void @RNI_Pipeline_VITIS_LOOP_76_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 111 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 112 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 112 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 113 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 113 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 114 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 114 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 115 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 115 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 9> <Delay = 7.30>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 116 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %j_load, i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 117 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 118 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 119 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ w_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ NEURONS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEM]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 01111111111111111111111111]
i                         (alloca           ) [ 01111111111111111100000000]
spectopmodule_ln14        (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
output_r_read             (read             ) [ 00111111111111111100000000]
input_r_read              (read             ) [ 00000000000000000000000000]
n_i_load                  (load             ) [ 00000000000000000000000000]
trunc_ln                  (partselect       ) [ 00111111111111111100000000]
sext_ln31                 (sext             ) [ 00000000000000000000000000]
gmem_addr                 (getelementptr    ) [ 00111111111111111100000000]
store_ln27                (store            ) [ 00000000000000000000000000]
store_ln27                (store            ) [ 00000000000000000000000000]
br_ln27                   (br               ) [ 00000000000000000000000000]
i_1                       (load             ) [ 00000000000000000000000000]
icmp_ln27                 (icmp             ) [ 00111111111111111100000000]
add_ln27                  (add              ) [ 00011111111111111100000000]
br_ln27                   (br               ) [ 00000000000000000000000000]
j_load_1                  (load             ) [ 00000000000000000000000000]
speclooptripcount_ln27    (speclooptripcount) [ 00000000000000000000000000]
specloopname_ln27         (specloopname     ) [ 00000000000000000000000000]
empty                     (trunc            ) [ 00000000000000000000000000]
LAYERS_load_phi_cast_cast (select           ) [ 00000000000000000000000000]
add                       (add              ) [ 00011111111111111100000000]
cmp12                     (icmp             ) [ 00011111111111111100000000]
icmp_ln29                 (icmp             ) [ 00111111111111111100000000]
br_ln29                   (br               ) [ 00000000000000000000000000]
w_i_load                  (load             ) [ 00111111111111111100000000]
sext_ln29                 (sext             ) [ 00111111111111111100000000]
trunc_ln29                (trunc            ) [ 00011111111111111100000000]
sext_ln29_1               (sext             ) [ 00011111111111111100000000]
br_ln29                   (br               ) [ 00111111111111111100000000]
trunc_ln1                 (partselect       ) [ 00000000000000000011100000]
j_2                       (phi              ) [ 00011111111111111100000000]
k                         (phi              ) [ 00011111111111110000000000]
trunc_ln29_1              (trunc            ) [ 00001111111111110000000000]
icmp_ln29_1               (icmp             ) [ 00111111111111111100000000]
br_ln29                   (br               ) [ 00000000000000000000000000]
NEURONS_addr              (getelementptr    ) [ 00001000000000000000000000]
store_ln69                (store            ) [ 00000000000000000000000000]
br_ln71                   (br               ) [ 00000000000000000000000000]
store_ln27                (store            ) [ 00000000000000000000000000]
store_ln27                (store            ) [ 00000000000000000000000000]
br_ln27                   (br               ) [ 00000000000000000000000000]
NEURONS_load              (load             ) [ 00000100000000000000000000]
NEURONS_load_cast         (zext             ) [ 00000000000000000000000000]
add8                      (add              ) [ 00110011111111111100000000]
icmp_ln31                 (icmp             ) [ 00000000000000000000000000]
select_ln31               (select           ) [ 00000000000000000000000000]
empty_23                  (select           ) [ 00000010000000000000000000]
zext_ln31                 (zext             ) [ 00000001111111000000000000]
empty_24                  (readreq          ) [ 00000000000000000000000000]
trunc_ln31                (trunc            ) [ 00000000000000010000000000]
call_ln29                 (call             ) [ 00000000000000000000000000]
NEURONS_MEM_addr          (getelementptr    ) [ 00000000000000000100000000]
specloopname_ln29         (specloopname     ) [ 00000000000000000000000000]
NEURONS_MEM_load_1        (load             ) [ 00000000000000000000000000]
tmp                       (partselect       ) [ 00000000000000000000000000]
icmp_ln57                 (icmp             ) [ 00111111111111111100000000]
br_ln57                   (br               ) [ 00000000000000000000000000]
NEURONS_STATE_addr        (getelementptr    ) [ 00000000000000000000000000]
store_ln59                (store            ) [ 00000000000000000000000000]
store_ln60                (store            ) [ 00000000000000000000000000]
br_ln61                   (br               ) [ 00000000000000000000000000]
add_ln29                  (add              ) [ 00111111111111111100000000]
br_ln29                   (br               ) [ 00111111111111111100000000]
sext_ln76                 (sext             ) [ 00000000000000000000000000]
gmem_addr_1               (getelementptr    ) [ 00000000000000000001111111]
empty_25                  (writereq         ) [ 00000000000000000000000000]
call_ln76                 (call             ) [ 00000000000000000000000000]
j_load                    (load             ) [ 00000000000000000000000000]
store_ln71                (store            ) [ 00000000000000000000000000]
empty_26                  (writeresp        ) [ 00000000000000000000000000]
ret_ln80                  (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="NEURONS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WEIGHTS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="NEURONS_MEM">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEM"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_76_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="output_r_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_r_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_readreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="5"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_24/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_writeresp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/18 empty_26/21 "/>
</bind>
</comp>

<comp id="142" class="1004" name="NEURONS_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_load/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="NEURONS_MEM_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="64" slack="13"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEM_addr/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEM_load_1/16 store_ln60/17 "/>
</bind>
</comp>

<comp id="168" class="1004" name="NEURONS_STATE_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="14"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/17 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln59_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/17 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="13"/>
<pin id="185" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_2_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="k_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="11"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="4" slack="11"/>
<pin id="211" dir="0" index="4" bw="62" slack="13"/>
<pin id="212" dir="0" index="5" bw="32" slack="9"/>
<pin id="213" dir="0" index="6" bw="1" slack="12"/>
<pin id="214" dir="0" index="7" bw="4" slack="0"/>
<pin id="215" dir="0" index="8" bw="4" slack="12"/>
<pin id="216" dir="0" index="9" bw="8" slack="0"/>
<pin id="217" dir="0" index="10" bw="32" slack="0"/>
<pin id="218" dir="0" index="11" bw="1" slack="0"/>
<pin id="219" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="62" slack="2"/>
<pin id="230" dir="0" index="3" bw="32" slack="0"/>
<pin id="231" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/19 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/2 j_load/25 "/>
</bind>
</comp>

<comp id="238" class="1004" name="n_i_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_i_load/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="trunc_ln_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="62" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln31_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="62" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="gmem_addr_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="62" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln27_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln27_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_1_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln27_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="2" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln27_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="LAYERS_load_phi_cast_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="LAYERS_load_phi_cast_cast/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="add_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="cmp12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp12/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln29_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="w_i_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_i_load/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln29_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln29_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln29_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="62" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="1"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln29_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_1/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln29_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln69_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln27_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="1"/>
<pin id="359" dir="0" index="1" bw="2" slack="2"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln27_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="0" index="1" bw="32" slack="2"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="NEURONS_load_cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="NEURONS_load_cast/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="2"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add8/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln31_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln31_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="3"/>
<pin id="382" dir="0" index="1" bw="3" slack="1"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_23_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_23/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln31_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln31_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="11"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="25" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln57_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="25" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/17 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln29_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="14"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/17 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln76_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="62" slack="1"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/18 "/>
</bind>
</comp>

<comp id="428" class="1004" name="gmem_addr_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="62" slack="0"/>
<pin id="431" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/18 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln71_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/25 "/>
</bind>
</comp>

<comp id="441" class="1005" name="j_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="448" class="1005" name="i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="0"/>
<pin id="450" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="455" class="1005" name="output_r_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="62" slack="13"/>
<pin id="462" dir="1" index="1" bw="62" slack="13"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="465" class="1005" name="gmem_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="5"/>
<pin id="467" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="473" class="1005" name="add_ln27_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="2" slack="1"/>
<pin id="475" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="478" class="1005" name="add_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="483" class="1005" name="cmp12_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="3"/>
<pin id="485" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp12 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln29_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="496" class="1005" name="sext_ln29_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln29_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="12"/>
<pin id="503" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="506" class="1005" name="sext_ln29_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="1"/>
<pin id="508" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln29_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="trunc_ln1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="62" slack="1"/>
<pin id="513" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln29_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="11"/>
<pin id="519" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln29_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="NEURONS_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="1"/>
<pin id="527" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="NEURONS_load_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="1"/>
<pin id="532" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="add8_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

<comp id="542" class="1005" name="empty_23_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="547" class="1005" name="zext_ln31_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="552" class="1005" name="trunc_ln31_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="557" class="1005" name="NEURONS_MEM_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="1"/>
<pin id="559" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEM_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln29_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="570" class="1005" name="gmem_addr_1_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="56" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="84" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="141"><net_src comp="106" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="80" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="98" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="194"><net_src comp="188" pin="4"/><net_sink comp="142" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="205"><net_src comp="199" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="196" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="206" pin=9"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="206" pin=10"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="206" pin=11"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="122" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="242" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="64" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="238" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="78" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="235" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="272" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="235" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="8" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="235" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="235" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="299" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="58" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="345"><net_src comp="188" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="188" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="199" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="8" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="196" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="196" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="401"><net_src comp="196" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="162" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="92" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="94" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="96" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="183" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="100" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="428" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="439"><net_src comp="235" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="6" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="108" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="446"><net_src comp="441" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="447"><net_src comp="441" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="451"><net_src comp="112" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="458"><net_src comp="116" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="463"><net_src comp="242" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="468"><net_src comp="256" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="476"><net_src comp="281" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="481"><net_src comp="299" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="486"><net_src comp="305" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="492"><net_src comp="311" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="321" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="504"><net_src comp="325" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="509"><net_src comp="329" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="514"><net_src comp="333" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="520"><net_src comp="342" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="528"><net_src comp="142" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="533"><net_src comp="149" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="539"><net_src comp="368" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="545"><net_src comp="386" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="550"><net_src comp="394" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="555"><net_src comp="398" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="560"><net_src comp="155" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="568"><net_src comp="419" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="573"><net_src comp="428" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {18 19 20 21 22 23 24 25 }
	Port: n_i | {25 }
	Port: w_i | {3 }
	Port: NEURONS_MEM | {14 15 17 }
	Port: NEURONS_STATE | {17 }
 - Input state : 
	Port: RNI : gmem | {6 7 8 9 10 11 12 13 14 15 }
	Port: RNI : input_r | {1 }
	Port: RNI : output_r | {1 }
	Port: RNI : n_i | {1 }
	Port: RNI : w_i | {2 }
	Port: RNI : NEURONS | {3 4 }
	Port: RNI : WEIGHTS | {14 15 }
	Port: RNI : NEURONS_MEM | {14 15 16 17 19 20 }
	Port: RNI : NEURONS_STATE | {14 15 }
  - Chain level:
	State 1
		sext_ln31 : 1
		gmem_addr : 2
		store_ln27 : 1
		store_ln27 : 1
	State 2
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		empty : 1
		LAYERS_load_phi_cast_cast : 2
		add : 3
		cmp12 : 1
		icmp_ln29 : 4
		br_ln29 : 5
		sext_ln29 : 1
		trunc_ln29 : 1
		sext_ln29_1 : 4
	State 3
		trunc_ln29_1 : 1
		icmp_ln29_1 : 1
		br_ln29 : 2
		NEURONS_addr : 1
		NEURONS_load : 2
		store_ln69 : 1
	State 4
	State 5
		add8 : 1
		icmp_ln31 : 2
		empty_23 : 3
	State 6
		empty_24 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		call_ln29 : 1
	State 15
	State 16
		NEURONS_MEM_load_1 : 1
	State 17
		tmp : 1
		icmp_ln57 : 2
		br_ln57 : 3
		store_ln59 : 1
	State 18
		gmem_addr_1 : 1
		empty_25 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln71 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   call   |   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206  |    2    |  6.5906 |   624   |   344   |
|          | grp_RNI_Pipeline_VITIS_LOOP_76_1_fu_226 |    0    |  1.588  |   137   |    35   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln27_fu_275            |    0    |    0    |    0    |    10   |
|          |               cmp12_fu_305              |    0    |    0    |    0    |    10   |
|   icmp   |             icmp_ln29_fu_311            |    0    |    0    |    0    |    39   |
|          |            icmp_ln29_1_fu_346           |    0    |    0    |    0    |    71   |
|          |             icmp_ln31_fu_374            |    0    |    0    |    0    |    39   |
|          |             icmp_ln57_fu_413            |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             add_ln27_fu_281             |    0    |    0    |    0    |    10   |
|    add   |                add_fu_299               |    0    |    0    |    0    |    39   |
|          |               add8_fu_368               |    0    |    0    |    0    |    39   |
|          |             add_ln29_fu_419             |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |     LAYERS_load_phi_cast_cast_fu_291    |    0    |    0    |    0    |    5    |
|  select  |            select_ln31_fu_380           |    0    |    0    |    0    |    3    |
|          |             empty_23_fu_386             |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |        output_r_read_read_fu_116        |    0    |    0    |    0    |    0    |
|          |         input_r_read_read_fu_122        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_128           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_134          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln_fu_242             |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln1_fu_333            |    0    |    0    |    0    |    0    |
|          |                tmp_fu_403               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             sext_ln31_fu_252            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln29_fu_321            |    0    |    0    |    0    |    0    |
|          |            sext_ln29_1_fu_329           |    0    |    0    |    0    |    0    |
|          |             sext_ln76_fu_425            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               empty_fu_287              |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln29_fu_325            |    0    |    0    |    0    |    0    |
|          |           trunc_ln29_1_fu_342           |    0    |    0    |    0    |    0    |
|          |            trunc_ln31_fu_398            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   zext   |         NEURONS_load_cast_fu_365        |    0    |    0    |    0    |    0    |
|          |             zext_ln31_fu_394            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    2    |  8.1786 |   761   |   750   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|   NEURONS   |    0   |    3   |    1   |    -   |
| NEURONS_MEM |    0   |   32   |    7   |    0   |
|NEURONS_STATE|    0   |    1   |    1   |    0   |
|   WEIGHTS   |    0   |    8   |    7   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   44   |   16   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|NEURONS_MEM_addr_reg_557|    4   |
|  NEURONS_addr_reg_525  |    4   |
|  NEURONS_load_reg_530  |    3   |
|      add8_reg_536      |   32   |
|    add_ln27_reg_473    |    2   |
|    add_ln29_reg_565    |   64   |
|       add_reg_478      |   32   |
|      cmp12_reg_483     |    1   |
|    empty_23_reg_542    |    3   |
|   gmem_addr_1_reg_570  |   32   |
|    gmem_addr_reg_465   |   32   |
|        i_reg_448       |    2   |
|    icmp_ln29_reg_489   |    1   |
|       j_2_reg_183      |   64   |
|        j_reg_441       |   32   |
|        k_reg_196       |   32   |
|  output_r_read_reg_455 |   64   |
|   sext_ln29_1_reg_506  |   64   |
|    sext_ln29_reg_496   |   64   |
|    trunc_ln1_reg_511   |   62   |
|  trunc_ln29_1_reg_517  |    4   |
|   trunc_ln29_reg_501   |    4   |
|   trunc_ln31_reg_552   |    4   |
|    trunc_ln_reg_460    |   62   |
|    zext_ln31_reg_547   |   32   |
+------------------------+--------+
|          Total         |   700  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|          grp_readreq_fu_128          |  p2  |   2  |   3  |    6   ||    9    |
|         grp_writeresp_fu_134         |  p0  |   2  |   1  |    2   |
|         grp_writeresp_fu_134         |  p1  |   2  |  32  |   64   ||    9    |
|           grp_access_fu_149          |  p0  |   2  |   4  |    8   ||    9    |
|           grp_access_fu_162          |  p0  |   2  |   4  |    8   ||    9    |
| grp_RNI_Pipeline_WEIGHTS_LOOP_fu_206 |  p7  |   2  |   4  |    8   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   96   ||  9.528  ||    45   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |   761  |   750  |    -   |
|   Memory  |    0   |    -   |    -   |   44   |   16   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   700  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   17   |  1505  |   811  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
