
CanOpen-STM32F429-MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dae8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009cc  0800dc78  0800dc78  0000ec78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e644  0800e644  00010430  2**0
                  CONTENTS
  4 .ARM          00000008  0800e644  0800e644  0000f644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e64c  0800e64c  00010430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e64c  0800e64c  0000f64c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e650  0800e650  0000f650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000430  20000000  0800e654  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010430  2**0
                  CONTENTS
 10 .bss          00000348  20000430  20000430  00010430  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000778  20000778  00010430  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY
 13 .debug_info   00028730  00000000  00000000  00010460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005523  00000000  00000000  00038b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a58  00000000  00000000  0003e0b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000152c  00000000  00000000  0003fb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027f11  00000000  00000000  0004103c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000255d3  00000000  00000000  00068f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2920  00000000  00000000  0008e520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00170e40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000077b8  00000000  00000000  00170e84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000069  00000000  00000000  0017863c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000430 	.word	0x20000430
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc60 	.word	0x0800dc60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000434 	.word	0x20000434
 80001cc:	0800dc60 	.word	0x0800dc60

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <CO_getUint8>:
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t
CO_getUint8(const void* buf) {
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
    uint8_t value;
    (void)memmove((void*)&value, buf, sizeof(value));
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	73fb      	strb	r3, [r7, #15]
    return value;
 800057e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000580:	4618      	mov	r0, r3
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <CO_setUint8>:
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t
CO_setUint8(void* buf, uint8_t value) {
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	460b      	mov	r3, r1
 8000596:	70fb      	strb	r3, [r7, #3]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 8000598:	78fa      	ldrb	r2, [r7, #3]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	701a      	strb	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 800059e:	2301      	movs	r3, #1
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <CO_setUint32>:
    return (uint8_t)(sizeof(value));
}

/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t
CO_setUint32(void* buf, uint32_t value) {
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	6039      	str	r1, [r7, #0]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 80005b6:	683a      	ldr	r2, [r7, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	601a      	str	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 80005bc:	2304      	movs	r3, #4
}
 80005be:	4618      	mov	r0, r3
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr

080005ca <OD_getIndex>:
 * @param entry Object Dictionary entry.
 *
 * @return OD index
 */
static inline uint16_t
OD_getIndex(const OD_entry_t* entry) {
 80005ca:	b480      	push	{r7}
 80005cc:	b083      	sub	sp, #12
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d002      	beq.n	80005de <OD_getIndex+0x14>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	881b      	ldrh	r3, [r3, #0]
 80005dc:	e000      	b.n	80005e0 <OD_getIndex+0x16>
 80005de:	2300      	movs	r3, #0
}
 80005e0:	4618      	mov	r0, r3
 80005e2:	370c      	adds	r7, #12
 80005e4:	46bd      	mov	sp, r7
 80005e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ea:	4770      	bx	lr

080005ec <OD_extension_init>:
 * NULL, extension will be removed.
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d101      	bne.n	8000600 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80005fc:	2305      	movs	r3, #5
 80005fe:	e003      	b.n	8000608 <OD_extension_init+0x1c>
    }
    entry->extension = extension;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	683a      	ldr	r2, [r7, #0]
 8000604:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8000606:	2300      	movs	r3, #0
}
 8000608:	4618      	mov	r0, r3
 800060a:	370c      	adds	r7, #12
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr

08000614 <OD_get_u32>:
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	607a      	str	r2, [r7, #4]
 800061e:	603b      	str	r3, [r7, #0]
 8000620:	460b      	mov	r3, r1
 8000622:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8000624:	7af9      	ldrb	r1, [r7, #11]
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	9300      	str	r3, [sp, #0]
 800062a:	2304      	movs	r3, #4
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	68f8      	ldr	r0, [r7, #12]
 8000630:	f001 fba0 	bl	8001d74 <OD_get_value>
 8000634:	4603      	mov	r3, r0
}
 8000636:	4618      	mov	r0, r3
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}

0800063e <OD_read_1014_default>:
 * Custom functions for read/write OD object "COB-ID EMCY"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_1014_default(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 800063e:	b580      	push	{r7, lr}
 8000640:	b086      	sub	sp, #24
 8000642:	af00      	add	r7, sp, #0
 8000644:	60f8      	str	r0, [r7, #12]
 8000646:	60b9      	str	r1, [r7, #8]
 8000648:	607a      	str	r2, [r7, #4]
 800064a:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count < sizeof(uint32_t))
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d00c      	beq.n	800066c <OD_read_1014_default+0x2e>
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	7d1b      	ldrb	r3, [r3, #20]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d108      	bne.n	800066c <OD_read_1014_default+0x2e>
 800065a:	68bb      	ldr	r3, [r7, #8]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d005      	beq.n	800066c <OD_read_1014_default+0x2e>
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2b03      	cmp	r3, #3
 8000664:	d902      	bls.n	800066c <OD_read_1014_default+0x2e>
        || (countRead == NULL)) {
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d101      	bne.n	8000670 <OD_read_1014_default+0x32>
        return ODR_DEV_INCOMPAT;
 800066c:	2309      	movs	r3, #9
 800066e:	e01a      	b.n	80006a6 <OD_read_1014_default+0x68>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	685b      	ldr	r3, [r3, #4]
 8000674:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0U : 0x80000000U;
 8000676:	697b      	ldr	r3, [r7, #20]
 8000678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <OD_read_1014_default+0x44>
 800067e:	2300      	movs	r3, #0
 8000680:	e001      	b.n	8000686 <OD_read_1014_default+0x48>
 8000682:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000686:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + (uint32_t)em->nodeId;
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800068e:	3380      	adds	r3, #128	@ 0x80
 8000690:	693a      	ldr	r2, [r7, #16]
 8000692:	4313      	orrs	r3, r2
 8000694:	613b      	str	r3, [r7, #16]
    (void)CO_setUint32(buf, COB_IDEmergency32);
 8000696:	6939      	ldr	r1, [r7, #16]
 8000698:	68b8      	ldr	r0, [r7, #8]
 800069a:	f7ff ff87 	bl	80005ac <CO_setUint32>

    *countRead = sizeof(uint32_t);
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	2204      	movs	r2, #4
 80006a2:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80006a4:	2300      	movs	r3, #0
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3718      	adds	r7, #24
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <OD_read_1003>:
 * Custom functions for read/write OD object _OD_statusBits_, optional
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_1003(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b086      	sub	sp, #24
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	60f8      	str	r0, [r7, #12]
 80006b6:	60b9      	str	r1, [r7, #8]
 80006b8:	607a      	str	r2, [r7, #4]
 80006ba:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countRead == NULL) || ((count < 4U) && (stream->subIndex > 0U))
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00f      	beq.n	80006e2 <OD_read_1003+0x34>
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d00c      	beq.n	80006e2 <OD_read_1003+0x34>
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d009      	beq.n	80006e2 <OD_read_1003+0x34>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	2b03      	cmp	r3, #3
 80006d2:	d803      	bhi.n	80006dc <OD_read_1003+0x2e>
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	7d1b      	ldrb	r3, [r3, #20]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d102      	bne.n	80006e2 <OD_read_1003+0x34>
        || (count < 1U)) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d101      	bne.n	80006e6 <OD_read_1003+0x38>
        return ODR_DEV_INCOMPAT;
 80006e2:	2309      	movs	r3, #9
 80006e4:	e04c      	b.n	8000780 <OD_read_1003+0xd2>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	685b      	ldr	r3, [r3, #4]
 80006ea:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2U) {
 80006ec:	693b      	ldr	r3, [r7, #16]
 80006ee:	7f1b      	ldrb	r3, [r3, #28]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d801      	bhi.n	80006f8 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 80006f4:	2309      	movs	r3, #9
 80006f6:	e043      	b.n	8000780 <OD_read_1003+0xd2>
    }
    if (stream->subIndex == 0U) {
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	7d1b      	ldrb	r3, [r3, #20]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d10b      	bne.n	8000718 <OD_read_1003+0x6a>
        (void)CO_setUint8(buf, em->fifoCount);
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000706:	4619      	mov	r1, r3
 8000708:	68b8      	ldr	r0, [r7, #8]
 800070a:	f7ff ff3f 	bl	800058c <CO_setUint8>

        *countRead = sizeof(uint8_t);
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	2201      	movs	r2, #1
 8000712:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 8000714:	2300      	movs	r3, #0
 8000716:	e033      	b.n	8000780 <OD_read_1003+0xd2>
    } else if (stream->subIndex <= em->fifoCount) {
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	7d1a      	ldrb	r2, [r3, #20]
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000722:	429a      	cmp	r2, r3
 8000724:	d82b      	bhi.n	800077e <OD_read_1003+0xd0>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - (int16_t)stream->subIndex;
 8000726:	693b      	ldr	r3, [r7, #16]
 8000728:	7f5b      	ldrb	r3, [r3, #29]
 800072a:	461a      	mov	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	7d1b      	ldrb	r3, [r3, #20]
 8000730:	1ad3      	subs	r3, r2, r3
 8000732:	b29b      	uxth	r3, r3
 8000734:	82fb      	strh	r3, [r7, #22]
        if (index < 0) {
 8000736:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800073a:	2b00      	cmp	r3, #0
 800073c:	da07      	bge.n	800074e <OD_read_1003+0xa0>
            index += (int16_t)em->fifoSize;
 800073e:	693b      	ldr	r3, [r7, #16]
 8000740:	7f1b      	ldrb	r3, [r3, #28]
 8000742:	461a      	mov	r2, r3
 8000744:	8afb      	ldrh	r3, [r7, #22]
 8000746:	4413      	add	r3, r2
 8000748:	b29b      	uxth	r3, r3
 800074a:	82fb      	strh	r3, [r7, #22]
 800074c:	e007      	b.n	800075e <OD_read_1003+0xb0>
        } else if (index >= (int16_t)(em->fifoSize)) {
 800074e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	7f12      	ldrb	r2, [r2, #28]
 8000756:	4293      	cmp	r3, r2
 8000758:	db01      	blt.n	800075e <OD_read_1003+0xb0>
            return ODR_DEV_INCOMPAT;
 800075a:	2309      	movs	r3, #9
 800075c:	e010      	b.n	8000780 <OD_read_1003+0xd2>
        } else { /* MISRA C 2004 14.10 */
        }
        (void)CO_setUint32(buf, em->fifo[index].msg);
 800075e:	693b      	ldr	r3, [r7, #16]
 8000760:	699a      	ldr	r2, [r3, #24]
 8000762:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	4413      	add	r3, r2
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	68b8      	ldr	r0, [r7, #8]
 8000770:	f7ff ff1c 	bl	80005ac <CO_setUint32>

        *countRead = sizeof(uint32_t);
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	2204      	movs	r2, #4
 8000778:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800077a:	2300      	movs	r3, #0
 800077c:	e000      	b.n	8000780 <OD_read_1003+0xd2>
    } else {
        return ODR_NO_DATA;
 800077e:	2319      	movs	r3, #25
    }
}
 8000780:	4618      	mov	r0, r3
 8000782:	3718      	adds	r7, #24
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <OD_write_1003>:

static ODR_t
OD_write_1003(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
 8000794:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != 1U) || (countWritten == NULL)) {
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d00c      	beq.n	80007b6 <OD_write_1003+0x2e>
 800079c:	68fb      	ldr	r3, [r7, #12]
 800079e:	7d1b      	ldrb	r3, [r3, #20]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d108      	bne.n	80007b6 <OD_write_1003+0x2e>
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d005      	beq.n	80007b6 <OD_write_1003+0x2e>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d102      	bne.n	80007b6 <OD_write_1003+0x2e>
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d101      	bne.n	80007ba <OD_write_1003+0x32>
        return ODR_DEV_INCOMPAT;
 80007b6:	2309      	movs	r3, #9
 80007b8:	e012      	b.n	80007e0 <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0U) {
 80007ba:	68b8      	ldr	r0, [r7, #8]
 80007bc:	f7ff fed8 	bl	8000570 <CO_getUint8>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 80007c6:	230f      	movs	r3, #15
 80007c8:	e00a      	b.n	80007e0 <OD_write_1003+0x58>
    }

    CO_EM_t* em = (CO_EM_t*)stream->object;
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	2200      	movs	r2, #0
 80007d4:	f883 2020 	strb.w	r2, [r3, #32]

    *countWritten = sizeof(uint8_t);
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	2201      	movs	r2, #1
 80007dc:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80007de:	2300      	movs	r3, #0
}
 80007e0:	4618      	mov	r0, r3
 80007e2:	3718      	adds	r7, #24
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <CO_EM_init>:
           OD_entry_t* OD_statusBits,
#endif
#if (((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0) || defined CO_DOXYGEN
           CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx,
#endif
           const uint8_t nodeId, uint32_t* errInfo) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b088      	sub	sp, #32
 80007ec:	af02      	add	r7, sp, #8
 80007ee:	60f8      	str	r0, [r7, #12]
 80007f0:	60b9      	str	r1, [r7, #8]
 80007f2:	607a      	str	r2, [r7, #4]
 80007f4:	603b      	str	r3, [r7, #0]
    (void)nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 80007f6:	2300      	movs	r3, #0
 80007f8:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((em == NULL) || (OD_1001_errReg == NULL)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d01a      	beq.n	8000836 <CO_EM_init+0x4e>
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d017      	beq.n	8000836 <CO_EM_init+0x4e>
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
        || ((fifo == NULL) && (fifoSize >= 2U))
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d103      	bne.n	8000814 <CO_EM_init+0x2c>
 800080c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d810      	bhi.n	8000836 <CO_EM_init+0x4e>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
        || (OD_1014_cobIdEm == NULL) || (CANdevTx == NULL) || (nodeId < 1U) || (nodeId > 127U)
 8000814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000816:	2b00      	cmp	r3, #0
 8000818:	d00d      	beq.n	8000836 <CO_EM_init+0x4e>
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	2b00      	cmp	r3, #0
 800081e:	d00a      	beq.n	8000836 <CO_EM_init+0x4e>
 8000820:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000824:	2b00      	cmp	r3, #0
 8000826:	d006      	beq.n	8000836 <CO_EM_init+0x4e>
 8000828:	f997 3030 	ldrsb.w	r3, [r7, #48]	@ 0x30
 800082c:	2b00      	cmp	r3, #0
 800082e:	db02      	blt.n	8000836 <CO_EM_init+0x4e>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
        || (OD_1003_preDefErr == NULL)
 8000830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000832:	2b00      	cmp	r3, #0
 8000834:	d102      	bne.n	800083c <CO_EM_init+0x54>
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0
        || (CANdevRx == NULL)
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800083a:	e0a7      	b.n	800098c <CO_EM_init+0x1a4>
    }

    /* clear the object */
    (void)memset(em, 0, sizeof(CO_EM_t));
 800083c:	2250      	movs	r2, #80	@ 0x50
 800083e:	2100      	movs	r1, #0
 8000840:	68f8      	ldr	r0, [r7, #12]
 8000842:	f00c fdd5 	bl	800d3f0 <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	68ba      	ldr	r2, [r7, #8]
 800084a:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 800084c:	2300      	movs	r3, #0
 800084e:	2201      	movs	r2, #1
 8000850:	2100      	movs	r1, #0
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f001 fb08 	bl	8001e68 <OD_getPtr>
 8000858:	4602      	mov	r2, r0
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	68db      	ldr	r3, [r3, #12]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d10c      	bne.n	8000880 <CO_EM_init+0x98>
        if (errInfo != NULL) {
 8000866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000868:	2b00      	cmp	r3, #0
 800086a:	d006      	beq.n	800087a <CO_EM_init+0x92>
            *errInfo = OD_getIndex(OD_1001_errReg);
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff feac 	bl	80005ca <OD_getIndex>
 8000872:	4603      	mov	r3, r0
 8000874:	461a      	mov	r2, r3
 8000876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000878:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800087a:	f06f 030b 	mvn.w	r3, #11
 800087e:	e085      	b.n	800098c <CO_EM_init+0x1a4>
    }
    *em->errorRegister = 0;
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	2200      	movs	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    em->fifo = fifo;
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	683a      	ldr	r2, [r7, #0]
 800088c:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000894:	771a      	strb	r2, [r3, #28]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    ODR_t odRet;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 8000896:	f107 0210 	add.w	r2, r7, #16
 800089a:	2301      	movs	r3, #1
 800089c:	2100      	movs	r1, #0
 800089e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80008a0:	f7ff feb8 	bl	8000614 <OD_get_u32>
 80008a4:	4603      	mov	r3, r0
 80008a6:	75bb      	strb	r3, [r7, #22]
    if ((odRet != ODR_OK) || ((COB_IDEmergency32 & 0x7FFFF800U) != 0U)) {
 80008a8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d104      	bne.n	80008ba <CO_EM_init+0xd2>
 80008b0:	693a      	ldr	r2, [r7, #16]
 80008b2:	4b38      	ldr	r3, [pc, #224]	@ (8000994 <CO_EM_init+0x1ac>)
 80008b4:	4013      	ands	r3, r2
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d010      	beq.n	80008dc <CO_EM_init+0xf4>
        if (errInfo != NULL) {
 80008ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d006      	beq.n	80008ce <CO_EM_init+0xe6>
            *errInfo = OD_getIndex(OD_1014_cobIdEm);
 80008c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80008c2:	f7ff fe82 	bl	80005ca <OD_getIndex>
 80008c6:	4603      	mov	r3, r0
 80008c8:	461a      	mov	r2, r3
 80008ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80008cc:	601a      	str	r2, [r3, #0]
        }
        /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK) {
 80008ce:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d002      	beq.n	80008dc <CO_EM_init+0xf4>
            return CO_ERROR_OD_PARAMETERS;
 80008d6:	f06f 030b 	mvn.w	r3, #11
 80008da:	e057      	b.n	800098c <CO_EM_init+0x1a4>
     * memory. In that case it is necessary to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) {
        producerCanId += nodeId;
    }
#else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + (uint16_t)nodeId;
 80008dc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80008e0:	b29b      	uxth	r3, r3
 80008e2:	3380      	adds	r3, #128	@ 0x80
 80008e4:	82bb      	strh	r3, [r7, #20]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000U) == 0U;
 80008e6:	693b      	ldr	r3, [r7, #16]
 80008e8:	43db      	mvns	r3, r3
 80008ea:	0fdb      	lsrs	r3, r3, #31
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	461a      	mov	r2, r3
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	625a      	str	r2, [r3, #36]	@ 0x24

    em->OD_1014_extension.object = em;
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	68fa      	ldr	r2, [r7, #12]
 80008f8:	631a      	str	r2, [r3, #48]	@ 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	4a26      	ldr	r2, [pc, #152]	@ (8000998 <CO_EM_init+0x1b0>)
 80008fe:	635a      	str	r2, [r3, #52]	@ 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	4a26      	ldr	r2, [pc, #152]	@ (800099c <CO_EM_init+0x1b4>)
 8000904:	639a      	str	r2, [r3, #56]	@ 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	3330      	adds	r3, #48	@ 0x30
 800090a:	4619      	mov	r1, r3
 800090c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800090e:	f7ff fe6d 	bl	80005ec <OD_extension_init>
 8000912:	4603      	mov	r3, r0
 8000914:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8000916:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d00c      	beq.n	8000938 <CO_EM_init+0x150>
        if (errInfo != NULL) {
 800091e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000920:	2b00      	cmp	r3, #0
 8000922:	d006      	beq.n	8000932 <CO_EM_init+0x14a>
            *errInfo = OD_getIndex(OD_1014_cobIdEm);
 8000924:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000926:	f7ff fe50 	bl	80005ca <OD_getIndex>
 800092a:	4603      	mov	r3, r0
 800092c:	461a      	mov	r2, r3
 800092e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000930:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8000932:	f06f 030b 	mvn.w	r3, #11
 8000936:	e029      	b.n	800098c <CO_EM_init+0x1a4>
    }
#endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800093e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    em->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, producerCanId, false, 8U, false);
 8000942:	8aba      	ldrh	r2, [r7, #20]
 8000944:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8000946:	2300      	movs	r3, #0
 8000948:	9301      	str	r3, [sp, #4]
 800094a:	2308      	movs	r3, #8
 800094c:	9300      	str	r3, [sp, #0]
 800094e:	2300      	movs	r3, #0
 8000950:	68b8      	ldr	r0, [r7, #8]
 8000952:	f006 fef9 	bl	8007748 <CO_CANtxBufferInit>
 8000956:	4602      	mov	r2, r0
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (em->CANtxBuff == NULL) {
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000960:	2b00      	cmp	r3, #0
 8000962:	d102      	bne.n	800096a <CO_EM_init+0x182>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000964:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000968:	e010      	b.n	800098c <CO_EM_init+0x1a4>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT */
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */

#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	68fa      	ldr	r2, [r7, #12]
 800096e:	641a      	str	r2, [r3, #64]	@ 0x40
    em->OD_1003_extension.read = OD_read_1003;
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	4a0b      	ldr	r2, [pc, #44]	@ (80009a0 <CO_EM_init+0x1b8>)
 8000974:	645a      	str	r2, [r3, #68]	@ 0x44
    em->OD_1003_extension.write = OD_write_1003;
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	4a0a      	ldr	r2, [pc, #40]	@ (80009a4 <CO_EM_init+0x1bc>)
 800097a:	649a      	str	r2, [r3, #72]	@ 0x48
    (void)OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	3340      	adds	r3, #64	@ 0x40
 8000980:	4619      	mov	r1, r3
 8000982:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8000984:	f7ff fe32 	bl	80005ec <OD_extension_init>
    em->pFunctSignalRx = NULL;
    /* configure SDO server CAN reception */
    ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, CO_CAN_ID_EMERGENCY, 0x780, false, (void*)em, CO_EM_receive);
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 8000988:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3718      	adds	r7, #24
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	7ffff800 	.word	0x7ffff800
 8000998:	0800063f 	.word	0x0800063f
 800099c:	0800195f 	.word	0x0800195f
 80009a0:	080006af 	.word	0x080006af
 80009a4:	08000789 	.word	0x08000789

080009a8 <CO_EM_process>:
    }
}
#endif

void
CO_EM_process(CO_EM_t* em, bool_t NMTisPreOrOperational, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b088      	sub	sp, #32
 80009ac:	af02      	add	r7, sp, #8
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
 80009b4:	603b      	str	r3, [r7, #0]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PROD_INHIBIT) == 0
    (void)timeDifference_us; /* may be unused */
#endif

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	695b      	ldr	r3, [r3, #20]
 80009ba:	8a5b      	ldrh	r3, [r3, #18]
 80009bc:	82bb      	strh	r3, [r7, #20]
    if (CANerrSt != em->CANerrorStatusOld) {
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	8a1b      	ldrh	r3, [r3, #16]
 80009c2:	8aba      	ldrh	r2, [r7, #20]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	f000 80a3 	beq.w	8000b10 <CO_EM_process+0x168>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 80009ca:	68fb      	ldr	r3, [r7, #12]
 80009cc:	8a1a      	ldrh	r2, [r3, #16]
 80009ce:	8abb      	ldrh	r3, [r7, #20]
 80009d0:	4053      	eors	r3, r2
 80009d2:	827b      	strh	r3, [r7, #18]
        em->CANerrorStatusOld = CANerrSt;
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	8aba      	ldrh	r2, [r7, #20]
 80009d8:	821a      	strh	r2, [r3, #16]

        if ((CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0U) {
 80009da:	8a7a      	ldrh	r2, [r7, #18]
 80009dc:	f240 1301 	movw	r3, #257	@ 0x101
 80009e0:	4013      	ands	r3, r2
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d010      	beq.n	8000a08 <CO_EM_process+0x60>
            CO_error(em, (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0U, CO_EM_CAN_BUS_WARNING,
 80009e6:	8aba      	ldrh	r2, [r7, #20]
 80009e8:	f240 1301 	movw	r3, #257	@ 0x101
 80009ec:	4013      	ands	r3, r2
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	bf14      	ite	ne
 80009f2:	2301      	movne	r3, #1
 80009f4:	2300      	moveq	r3, #0
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	4619      	mov	r1, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	2300      	movs	r3, #0
 8000a00:	2201      	movs	r2, #1
 8000a02:	68f8      	ldr	r0, [r7, #12]
 8000a04:	f000 f91b 	bl	8000c3e <CO_error>
                     CO_EMC_NO_ERROR, 0);
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_PASSIVE) != 0U) {
 8000a08:	8a7b      	ldrh	r3, [r7, #18]
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d010      	beq.n	8000a34 <CO_EM_process+0x8c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0U, CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);
 8000a12:	8abb      	ldrh	r3, [r7, #20]
 8000a14:	f003 0302 	and.w	r3, r3, #2
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	bf14      	ite	ne
 8000a1c:	2301      	movne	r3, #1
 8000a1e:	2300      	moveq	r3, #0
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	4619      	mov	r1, r3
 8000a24:	2300      	movs	r3, #0
 8000a26:	9300      	str	r3, [sp, #0]
 8000a28:	f248 1320 	movw	r3, #33056	@ 0x8120
 8000a2c:	2207      	movs	r2, #7
 8000a2e:	68f8      	ldr	r0, [r7, #12]
 8000a30:	f000 f905 	bl	8000c3e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_BUS_OFF) != 0U) {
 8000a34:	8a7b      	ldrh	r3, [r7, #18]
 8000a36:	f003 0304 	and.w	r3, r3, #4
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d010      	beq.n	8000a60 <CO_EM_process+0xb8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0U, CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);
 8000a3e:	8abb      	ldrh	r3, [r7, #20]
 8000a40:	f003 0304 	and.w	r3, r3, #4
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	bf14      	ite	ne
 8000a48:	2301      	movne	r3, #1
 8000a4a:	2300      	moveq	r3, #0
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	4619      	mov	r1, r3
 8000a50:	2300      	movs	r3, #0
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	f248 1340 	movw	r3, #33088	@ 0x8140
 8000a58:	2212      	movs	r2, #18
 8000a5a:	68f8      	ldr	r0, [r7, #12]
 8000a5c:	f000 f8ef 	bl	8000c3e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_OVERFLOW) != 0U) {
 8000a60:	8a7b      	ldrh	r3, [r7, #18]
 8000a62:	f003 0308 	and.w	r3, r3, #8
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d010      	beq.n	8000a8c <CO_EM_process+0xe4>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0U, CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);
 8000a6a:	8abb      	ldrh	r3, [r7, #20]
 8000a6c:	f003 0308 	and.w	r3, r3, #8
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	bf14      	ite	ne
 8000a74:	2301      	movne	r3, #1
 8000a76:	2300      	moveq	r3, #0
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	f248 1310 	movw	r3, #33040	@ 0x8110
 8000a84:	2214      	movs	r2, #20
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f000 f8d9 	bl	8000c3e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRTX_PDO_LATE) != 0U) {
 8000a8c:	8a7b      	ldrh	r3, [r7, #18]
 8000a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d010      	beq.n	8000ab8 <CO_EM_process+0x110>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0U, CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);
 8000a96:	8abb      	ldrh	r3, [r7, #20]
 8000a98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	bf14      	ite	ne
 8000aa0:	2301      	movne	r3, #1
 8000aa2:	2300      	moveq	r3, #0
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 8000ab0:	2215      	movs	r2, #21
 8000ab2:	68f8      	ldr	r0, [r7, #12]
 8000ab4:	f000 f8c3 	bl	8000c3e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRRX_PASSIVE) != 0U) {
 8000ab8:	8a7b      	ldrh	r3, [r7, #18]
 8000aba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d010      	beq.n	8000ae4 <CO_EM_process+0x13c>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0U, CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);
 8000ac2:	8abb      	ldrh	r3, [r7, #20]
 8000ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	bf14      	ite	ne
 8000acc:	2301      	movne	r3, #1
 8000ace:	2300      	moveq	r3, #0
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	9300      	str	r3, [sp, #0]
 8000ad8:	f248 1320 	movw	r3, #33056	@ 0x8120
 8000adc:	2206      	movs	r2, #6
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	f000 f8ad 	bl	8000c3e <CO_error>
        }
        if ((CANerrStChanged & CO_CAN_ERRRX_OVERFLOW) != 0U) {
 8000ae4:	8a7b      	ldrh	r3, [r7, #18]
 8000ae6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d010      	beq.n	8000b10 <CO_EM_process+0x168>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0U, CO_EM_CAN_RXB_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);
 8000aee:	8abb      	ldrh	r3, [r7, #20]
 8000af0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	bf14      	ite	ne
 8000af8:	2301      	movne	r3, #1
 8000afa:	2300      	moveq	r3, #0
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	4619      	mov	r1, r3
 8000b00:	2300      	movs	r3, #0
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	f248 1310 	movw	r3, #33040	@ 0x8110
 8000b08:	2213      	movs	r2, #19
 8000b0a:	68f8      	ldr	r0, [r7, #12]
 8000b0c:	f000 f897 	bl	8000c3e <CO_error>
        }
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 8000b10:	2300      	movs	r3, #0
 8000b12:	75fb      	strb	r3, [r7, #23]
    if (CO_CONFIG_ERR_CONDITION_GENERIC) {
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	795b      	ldrb	r3, [r3, #5]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d003      	beq.n	8000b24 <CO_EM_process+0x17c>
        errorRegister |= (uint8_t)CO_ERR_REG_GENERIC_ERR;
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	f043 0301 	orr.w	r3, r3, #1
 8000b22:	75fb      	strb	r3, [r7, #23]
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE) {
        errorRegister |= (uint8_t)CO_ERR_REG_TEMPERATURE;
    }
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION) {
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	789b      	ldrb	r3, [r3, #2]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d103      	bne.n	8000b34 <CO_EM_process+0x18c>
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	78db      	ldrb	r3, [r3, #3]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <CO_EM_process+0x194>
        errorRegister |= (uint8_t)CO_ERR_REG_COMMUNICATION;
 8000b34:	7dfb      	ldrb	r3, [r7, #23]
 8000b36:	f043 0310 	orr.w	r3, r3, #16
 8000b3a:	75fb      	strb	r3, [r7, #23]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE) {
        errorRegister |= (uint8_t)CO_ERR_REG_DEV_PROFILE;
    }
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER) {
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	7a1b      	ldrb	r3, [r3, #8]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d103      	bne.n	8000b4c <CO_EM_process+0x1a4>
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	7a5b      	ldrb	r3, [r3, #9]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d003      	beq.n	8000b54 <CO_EM_process+0x1ac>
        errorRegister |= (uint8_t)CO_ERR_REG_MANUFACTURER;
 8000b4c:	7dfb      	ldrb	r3, [r7, #23]
 8000b4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000b52:	75fb      	strb	r3, [r7, #23]
    }
    *em->errorRegister = errorRegister;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	68db      	ldr	r3, [r3, #12]
 8000b58:	7dfa      	ldrb	r2, [r7, #23]
 8000b5a:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d067      	beq.n	8000c32 <CO_EM_process+0x28a>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    if (em->fifoSize >= 2U) {
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	7f1b      	ldrb	r3, [r3, #28]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d965      	bls.n	8000c36 <CO_EM_process+0x28e>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	7f9b      	ldrb	r3, [r3, #30]
 8000b6e:	747b      	strb	r3, [r7, #17]

        if (!em->CANtxBuff->bufferFull && (fifoPpPtr != em->fifoWrPtr)
            && (em->inhibitEmTimer >= em->inhibitEmTime_us)) {
            em->inhibitEmTimer = 0;
#else
        if ((!em->CANtxBuff->bufferFull) && (fifoPpPtr != em->fifoWrPtr)) {
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d15d      	bne.n	8000c36 <CO_EM_process+0x28e>
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	7f5b      	ldrb	r3, [r3, #29]
 8000b7e:	7c7a      	ldrb	r2, [r7, #17]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d058      	beq.n	8000c36 <CO_EM_process+0x28e>
#endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t)errorRegister << 16;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	699a      	ldr	r2, [r3, #24]
 8000b88:	7c7b      	ldrb	r3, [r7, #17]
 8000b8a:	00db      	lsls	r3, r3, #3
 8000b8c:	4413      	add	r3, r2
 8000b8e:	6819      	ldr	r1, [r3, #0]
 8000b90:	7dfb      	ldrb	r3, [r7, #23]
 8000b92:	041a      	lsls	r2, r3, #16
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	6998      	ldr	r0, [r3, #24]
 8000b98:	7c7b      	ldrb	r3, [r7, #17]
 8000b9a:	00db      	lsls	r3, r3, #3
 8000b9c:	4403      	add	r3, r0
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            (void)memcpy((void*)em->CANtxBuff->data, (void*)&em->fifo[fifoPpPtr].msg, sizeof(em->CANtxBuff->data));
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba6:	1d58      	adds	r0, r3, #5
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	699a      	ldr	r2, [r3, #24]
 8000bac:	7c7b      	ldrb	r3, [r7, #17]
 8000bae:	00db      	lsls	r3, r3, #3
 8000bb0:	4413      	add	r3, r2
 8000bb2:	2208      	movs	r2, #8
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f00c fca6 	bl	800d506 <memcpy>
            (void)CO_CANsend(em->CANdevTx, em->CANtxBuff);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	695a      	ldr	r2, [r3, #20]
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	f006 fe39 	bl	800783c <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
#endif

            /* increment pointer */
            fifoPpPtr++;
 8000bca:	7c7b      	ldrb	r3, [r7, #17]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	747b      	strb	r3, [r7, #17]
            em->fifoPpPtr = (fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0U;
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	7f1b      	ldrb	r3, [r3, #28]
 8000bd4:	7c7a      	ldrb	r2, [r7, #17]
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d201      	bcs.n	8000bde <CO_EM_process+0x236>
 8000bda:	7c7a      	ldrb	r2, [r7, #17]
 8000bdc:	e000      	b.n	8000be0 <CO_EM_process+0x238>
 8000bde:	2200      	movs	r2, #0
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all messages from fifo buffer are processed */
            if (em->fifoOverflow == 1U) {
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	7fdb      	ldrb	r3, [r3, #31]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d10c      	bne.n	8000c06 <CO_EM_process+0x25e>
                em->fifoOverflow = 2;
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	2202      	movs	r2, #2
 8000bf0:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL, CO_EMC_GENERIC, 0);
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bfa:	2220      	movs	r2, #32
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	68f8      	ldr	r0, [r7, #12]
 8000c00:	f000 f81d 	bl	8000c3e <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 8000c04:	e017      	b.n	8000c36 <CO_EM_process+0x28e>
            } else if ((em->fifoOverflow == 2U) && (em->fifoPpPtr == em->fifoWrPtr)) {
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	7fdb      	ldrb	r3, [r3, #31]
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d113      	bne.n	8000c36 <CO_EM_process+0x28e>
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	7f9a      	ldrb	r2, [r3, #30]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	7f5b      	ldrb	r3, [r3, #29]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d10d      	bne.n	8000c36 <CO_EM_process+0x28e>
                em->fifoOverflow = 0;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 8000c20:	2300      	movs	r3, #0
 8000c22:	9300      	str	r3, [sp, #0]
 8000c24:	2300      	movs	r3, #0
 8000c26:	2220      	movs	r2, #32
 8000c28:	2100      	movs	r1, #0
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f000 f807 	bl	8000c3e <CO_error>
    return;
 8000c30:	e001      	b.n	8000c36 <CO_EM_process+0x28e>
        return;
 8000c32:	bf00      	nop
 8000c34:	e000      	b.n	8000c38 <CO_EM_process+0x290>
    return;
 8000c36:	bf00      	nop
}
 8000c38:	3718      	adds	r7, #24
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <CO_error>:

void
CO_error(CO_EM_t* em, bool_t setError, const uint8_t errorBit, uint16_t errorCode, uint32_t infoCode) {
 8000c3e:	b480      	push	{r7}
 8000c40:	b08d      	sub	sp, #52	@ 0x34
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	60f8      	str	r0, [r7, #12]
 8000c46:	60b9      	str	r1, [r7, #8]
 8000c48:	4611      	mov	r1, r2
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	71fb      	strb	r3, [r7, #7]
 8000c50:	4613      	mov	r3, r2
 8000c52:	80bb      	strh	r3, [r7, #4]
    if (em == NULL) {
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	f000 80a6 	beq.w	8000da8 <CO_error+0x16a>
        return;
    }

    uint8_t index = errorBit >> 3;
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	08db      	lsrs	r3, r3, #3
 8000c60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t bitmask = 1U << (errorBit & 0x7U);
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c70:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)) {
 8000c74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c78:	2b09      	cmp	r3, #9
 8000c7a:	d90a      	bls.n	8000c92 <CO_error+0x54>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 8000c7c:	2305      	movs	r3, #5
 8000c7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        bitmask = 1U << (CO_EM_WRONG_ERROR_REPORT & 0x7U);
 8000c82:	2301      	movs	r3, #1
 8000c84:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 8000c88:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 8000c8c:	80bb      	strh	r3, [r7, #4]
        infoCode = errorBit;
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    uint8_t* errorStatusBits = &em->errorStatusBits[index];
 8000c92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c96:	68fa      	ldr	r2, [r7, #12]
 8000c98:	4413      	add	r3, r2
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 8000c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c9e:	781a      	ldrb	r2, [r3, #0]
 8000ca0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d004      	beq.n	8000cba <CO_error+0x7c>
        if (errorStatusBitMasked != 0U) {
 8000cb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d006      	beq.n	8000cc6 <CO_error+0x88>
            return;
 8000cb8:	e079      	b.n	8000dae <CO_error+0x170>
        }
    } else {
        if (errorStatusBitMasked == 0U) {
 8000cba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d074      	beq.n	8000dac <CO_error+0x16e>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	80bb      	strh	r3, [r7, #4]
    }

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    /* prepare emergency message. Error register will be added in post-process */
    uint32_t errMsg = ((uint32_t)errorBit << 24) | CO_SWAP_16(errorCode);
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	061a      	lsls	r2, r3, #24
 8000cca:	88bb      	ldrh	r3, [r7, #4]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	623b      	str	r3, [r7, #32]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 8000cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000cd2:	61fb      	str	r3, [r7, #28]
#endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000cd8:	f3ef 8210 	mrs	r2, PRIMASK
 8000cdc:	617a      	str	r2, [r7, #20]
  return(result);
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce2:	b672      	cpsid	i
}
 8000ce4:	bf00      	nop
    if (setError) {
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d008      	beq.n	8000cfe <CO_error+0xc0>
        *errorStatusBits |= bitmask;
 8000cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cee:	781a      	ldrb	r2, [r3, #0]
 8000cf0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	b2da      	uxtb	r2, r3
 8000cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000cfa:	701a      	strb	r2, [r3, #0]
 8000cfc:	e00b      	b.n	8000d16 <CO_error+0xd8>
    } else {
        *errorStatusBits &= ~bitmask;
 8000cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	b25a      	sxtb	r2, r3
 8000d04:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	b25b      	sxtb	r3, r3
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	b25b      	sxtb	r3, r3
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d14:	701a      	strb	r2, [r3, #0]
    }

#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    if (em->fifoSize >= 2U) {
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	7f1b      	ldrb	r3, [r3, #28]
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d93c      	bls.n	8000d98 <CO_error+0x15a>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	7f5b      	ldrb	r3, [r3, #29]
 8000d22:	76fb      	strb	r3, [r7, #27]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1U;
 8000d24:	7efb      	ldrb	r3, [r7, #27]
 8000d26:	3301      	adds	r3, #1
 8000d28:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        if (fifoWrPtrNext >= em->fifoSize) {
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	7f1b      	ldrb	r3, [r3, #28]
 8000d30:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d302      	bcc.n	8000d3e <CO_error+0x100>
            fifoWrPtrNext = 0;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	7f9b      	ldrb	r3, [r3, #30]
 8000d42:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d103      	bne.n	8000d52 <CO_error+0x114>
            em->fifoOverflow = 1;
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	77da      	strb	r2, [r3, #31]
 8000d50:	e022      	b.n	8000d98 <CO_error+0x15a>
        } else {
            em->fifo[fifoWrPtr].msg = errMsg;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	699a      	ldr	r2, [r3, #24]
 8000d56:	7efb      	ldrb	r3, [r7, #27]
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	4413      	add	r3, r2
 8000d5c:	6a3a      	ldr	r2, [r7, #32]
 8000d5e:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	699a      	ldr	r2, [r3, #24]
 8000d64:	7efb      	ldrb	r3, [r7, #27]
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	4413      	add	r3, r2
 8000d6a:	69fa      	ldr	r2, [r7, #28]
 8000d6c:	605a      	str	r2, [r3, #4]
#endif
            em->fifoWrPtr = fifoWrPtrNext;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8000d74:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1U)) {
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	7f1b      	ldrb	r3, [r3, #28]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d207      	bcs.n	8000d98 <CO_error+0x15a>
                em->fifoCount++;
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	b2da      	uxtb	r2, r3
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	f883 2020 	strb.w	r2, [r3, #32]
            }
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	695b      	ldr	r3, [r3, #20]
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	f383 8810 	msr	PRIMASK, r3
}
 8000da6:	e002      	b.n	8000dae <CO_error+0x170>
        return;
 8000da8:	bf00      	nop
 8000daa:	e000      	b.n	8000dae <CO_error+0x170>
            return;
 8000dac:	bf00      	nop
    if ((em->pFunctSignalPre != NULL) && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
#endif
#endif
}
 8000dae:	3734      	adds	r7, #52	@ 0x34
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	60fb      	str	r3, [r7, #12]
    return value;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3714      	adds	r7, #20
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d002      	beq.n	8000de8 <OD_getIndex+0x14>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	881b      	ldrh	r3, [r3, #0]
 8000de6:	e000      	b.n	8000dea <OD_getIndex+0x16>
 8000de8:	2300      	movs	r3, #0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr

08000df6 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8000df6:	b480      	push	{r7}
 8000df8:	b083      	sub	sp, #12
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8000e06:	2305      	movs	r3, #5
 8000e08:	e003      	b.n	8000e12 <OD_extension_init+0x1c>
    entry->extension = extension;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	683a      	ldr	r2, [r7, #0]
 8000e0e:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b086      	sub	sp, #24
 8000e22:	af02      	add	r7, sp, #8
 8000e24:	60f8      	str	r0, [r7, #12]
 8000e26:	607a      	str	r2, [r7, #4]
 8000e28:	603b      	str	r3, [r7, #0]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8000e2e:	7af9      	ldrb	r1, [r7, #11]
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	9300      	str	r3, [sp, #0]
 8000e34:	2304      	movs	r3, #4
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68f8      	ldr	r0, [r7, #12]
 8000e3a:	f000 ff9b 	bl	8001d74 <OD_get_value>
 8000e3e:	4603      	mov	r3, r0
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3710      	adds	r7, #16
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_HBcons_receive(void* object, void* msg) {
 8000e48:	b480      	push	{r7}
 8000e4a:	b087      	sub	sp, #28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t* HBconsNode = object;
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	791b      	ldrb	r3, [r3, #4]
 8000e5a:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	3305      	adds	r3, #5
 8000e60:	60fb      	str	r3, [r7, #12]

    if (DLC == 1U) {
 8000e62:	7cfb      	ldrb	r3, [r7, #19]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d107      	bne.n	8000e78 <CO_HBcons_receive+0x30>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b25a      	sxtb	r2, r3
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	2201      	movs	r2, #1
 8000e76:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 8000e78:	bf00      	nop
 8000e7a:	371c      	adds	r7, #28
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr

08000e84 <OD_write_1016>:
 * Custom function for writing OD object "Consumer heartbeat time"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1016(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t* HBcons = stream->object;
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	61fb      	str	r3, [r7, #28]

    if ((stream == NULL) || (buf == NULL) || (stream->subIndex < 1U)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d012      	beq.n	8000ec4 <OD_write_1016+0x40>
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d00f      	beq.n	8000ec4 <OD_write_1016+0x40>
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	7d1b      	ldrb	r3, [r3, #20]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d00b      	beq.n	8000ec4 <OD_write_1016+0x40>
        || (stream->subIndex > HBcons->numberOfMonitoredNodes) || (count != sizeof(uint32_t))
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	7d1a      	ldrb	r2, [r3, #20]
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	7a1b      	ldrb	r3, [r3, #8]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d805      	bhi.n	8000ec4 <OD_write_1016+0x40>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d102      	bne.n	8000ec4 <OD_write_1016+0x40>
        || (countWritten == NULL)) {
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d101      	bne.n	8000ec8 <OD_write_1016+0x44>
        return ODR_DEV_INCOMPAT;
 8000ec4:	2309      	movs	r3, #9
 8000ec6:	e020      	b.n	8000f0a <OD_write_1016+0x86>
    }

    uint32_t val = CO_getUint32(buf);
 8000ec8:	68b8      	ldr	r0, [r7, #8]
 8000eca:	f7ff ff75 	bl	8000db8 <CO_getUint32>
 8000ece:	61b8      	str	r0, [r7, #24]
    uint8_t nodeId = (uint8_t)((val >> 16) & 0xFFU);
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	0c1b      	lsrs	r3, r3, #16
 8000ed4:	75fb      	strb	r3, [r7, #23]
    uint16_t consumer_time = (uint16_t)(val & 0xFFFFU);
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	82bb      	strh	r3, [r7, #20]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1U, nodeId, consumer_time);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	7d1b      	ldrb	r3, [r3, #20]
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	b2d9      	uxtb	r1, r3
 8000ee2:	8abb      	ldrh	r3, [r7, #20]
 8000ee4:	7dfa      	ldrb	r2, [r7, #23]
 8000ee6:	69f8      	ldr	r0, [r7, #28]
 8000ee8:	f000 f8be 	bl	8001068 <CO_HBconsumer_initEntry>
 8000eec:	4603      	mov	r3, r0
 8000eee:	74fb      	strb	r3, [r7, #19]
    if (ret != CO_ERROR_NO) {
 8000ef0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <OD_write_1016+0x78>
        return ODR_PAR_INCOMPAT;
 8000ef8:	2308      	movs	r3, #8
 8000efa:	e006      	b.n	8000f0a <OD_write_1016+0x86>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	687a      	ldr	r2, [r7, #4]
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	68f8      	ldr	r0, [r7, #12]
 8000f04:	f000 fd2b 	bl	800195e <OD_writeOriginal>
 8000f08:	4603      	mov	r3, r0
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3720      	adds	r7, #32
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <CO_HBconsumer_init>:
#endif

CO_ReturnError_t
CO_HBconsumer_init(CO_HBconsumer_t* HBcons, CO_EM_t* em, CO_HBconsNode_t* monitoredNodes, uint8_t monitoredNodesCount,
                   OD_entry_t* OD_1016_HBcons, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdxStart, uint32_t* errInfo) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
 8000f20:	70fb      	strb	r3, [r7, #3]
    ODR_t odRet;

    /* verify arguments */
    if ((HBcons == NULL) || (em == NULL) || (monitoredNodes == NULL) || (OD_1016_HBcons == NULL)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d00b      	beq.n	8000f40 <CO_HBconsumer_init+0x2c>
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d008      	beq.n	8000f40 <CO_HBconsumer_init+0x2c>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d005      	beq.n	8000f40 <CO_HBconsumer_init+0x2c>
 8000f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d002      	beq.n	8000f40 <CO_HBconsumer_init+0x2c>
        || (CANdevRx == NULL)) {
 8000f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d102      	bne.n	8000f46 <CO_HBconsumer_init+0x32>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000f40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f44:	e087      	b.n	8001056 <CO_HBconsumer_init+0x142>
    }

    /* Configure object variables */
    (void)memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 8000f46:	2230      	movs	r2, #48	@ 0x30
 8000f48:	2100      	movs	r1, #0
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f00c fa50 	bl	800d3f0 <memset>
    HBcons->em = em;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f60:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000f66:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
                                         ? (OD_1016_HBcons->subEntriesCount - 1U)
                                         : monitoredNodesCount;
 8000f68:	78fa      	ldrb	r2, [r7, #3]
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
 8000f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	3b01      	subs	r3, #1
                                         : monitoredNodesCount;
 8000f70:	4293      	cmp	r3, r2
 8000f72:	bf28      	it	cs
 8000f74:	4613      	movcs	r3, r2
    HBcons->numberOfMonitoredNodes = ((OD_1016_HBcons->subEntriesCount - 1U) < monitoredNodesCount)
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	721a      	strb	r2, [r3, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	77fb      	strb	r3, [r7, #31]
 8000f80:	e041      	b.n	8001006 <CO_HBconsumer_init+0xf2>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1U, &val, true);
 8000f82:	7ffb      	ldrb	r3, [r7, #31]
 8000f84:	3301      	adds	r3, #1
 8000f86:	b2d9      	uxtb	r1, r3
 8000f88:	f107 0214 	add.w	r2, r7, #20
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000f90:	f7ff ff45 	bl	8000e1e <OD_get_u32>
 8000f94:	4603      	mov	r3, r0
 8000f96:	77bb      	strb	r3, [r7, #30]
        if (odRet != ODR_OK) {
 8000f98:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00c      	beq.n	8000fba <CO_HBconsumer_init+0xa6>
            if (errInfo != NULL) {
 8000fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d006      	beq.n	8000fb4 <CO_HBconsumer_init+0xa0>
                *errInfo = OD_getIndex(OD_1016_HBcons);
 8000fa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000fa8:	f7ff ff14 	bl	8000dd4 <OD_getIndex>
 8000fac:	4603      	mov	r3, r0
 8000fae:	461a      	mov	r2, r3
 8000fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fb2:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8000fb4:	f06f 030b 	mvn.w	r3, #11
 8000fb8:	e04d      	b.n	8001056 <CO_HBconsumer_init+0x142>
        }

        uint8_t nodeId = (uint8_t)((val >> 16) & 0xFFU);
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	0c1b      	lsrs	r3, r3, #16
 8000fbe:	777b      	strb	r3, [r7, #29]
        uint16_t consumer_time = (uint16_t)(val & 0xFFFFU);
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	837b      	strh	r3, [r7, #26]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, consumer_time);
 8000fc4:	8b7b      	ldrh	r3, [r7, #26]
 8000fc6:	7f7a      	ldrb	r2, [r7, #29]
 8000fc8:	7ff9      	ldrb	r1, [r7, #31]
 8000fca:	68f8      	ldr	r0, [r7, #12]
 8000fcc:	f000 f84c 	bl	8001068 <CO_HBconsumer_initEntry>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	767b      	strb	r3, [r7, #25]
        if (ret != CO_ERROR_NO) {
 8000fd4:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d011      	beq.n	8001000 <CO_HBconsumer_init+0xec>
            if (errInfo != NULL) {
 8000fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d006      	beq.n	8000ff0 <CO_HBconsumer_init+0xdc>
                *errInfo = OD_getIndex(OD_1016_HBcons);
 8000fe2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000fe4:	f7ff fef6 	bl	8000dd4 <OD_getIndex>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	461a      	mov	r2, r3
 8000fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fee:	601a      	str	r2, [r3, #0]
            }
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS) {
 8000ff0:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8000ff4:	f113 0f0c 	cmn.w	r3, #12
 8000ff8:	d002      	beq.n	8001000 <CO_HBconsumer_init+0xec>
                return ret;
 8000ffa:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8000ffe:	e02a      	b.n	8001056 <CO_HBconsumer_init+0x142>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001000:	7ffb      	ldrb	r3, [r7, #31]
 8001002:	3301      	adds	r3, #1
 8001004:	77fb      	strb	r3, [r7, #31]
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	7a1b      	ldrb	r3, [r3, #8]
 800100a:	7ffa      	ldrb	r2, [r7, #31]
 800100c:	429a      	cmp	r2, r3
 800100e:	d3b8      	bcc.n	8000f82 <CO_HBconsumer_init+0x6e>
        }
    }

    /* configure extension for OD */
#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    HBcons->OD_1016_extension.object = HBcons;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	68fa      	ldr	r2, [r7, #12]
 8001014:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	4a11      	ldr	r2, [pc, #68]	@ (8001060 <CO_HBconsumer_init+0x14c>)
 800101a:	625a      	str	r2, [r3, #36]	@ 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4a11      	ldr	r2, [pc, #68]	@ (8001064 <CO_HBconsumer_init+0x150>)
 8001020:	629a      	str	r2, [r3, #40]	@ 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	3320      	adds	r3, #32
 8001026:	4619      	mov	r1, r3
 8001028:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800102a:	f7ff fee4 	bl	8000df6 <OD_extension_init>
 800102e:	4603      	mov	r3, r0
 8001030:	77bb      	strb	r3, [r7, #30]
    if (odRet != ODR_OK) {
 8001032:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d00c      	beq.n	8001054 <CO_HBconsumer_init+0x140>
        if (errInfo != NULL) {
 800103a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800103c:	2b00      	cmp	r3, #0
 800103e:	d006      	beq.n	800104e <CO_HBconsumer_init+0x13a>
            *errInfo = OD_getIndex(OD_1016_HBcons);
 8001040:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001042:	f7ff fec7 	bl	8000dd4 <OD_getIndex>
 8001046:	4603      	mov	r3, r0
 8001048:	461a      	mov	r2, r3
 800104a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800104c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800104e:	f06f 030b 	mvn.w	r3, #11
 8001052:	e000      	b.n	8001056 <CO_HBconsumer_init+0x142>
    }
#endif

    return CO_ERROR_NO;
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3720      	adds	r7, #32
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	080018af 	.word	0x080018af
 8001064:	08000e85 	.word	0x08000e85

08001068 <CO_HBconsumer_initEntry>:

static CO_ReturnError_t
CO_HBconsumer_initEntry(CO_HBconsumer_t* HBcons, uint8_t idx, uint8_t nodeId, uint16_t consumerTime_ms) {
 8001068:	b590      	push	{r4, r7, lr}
 800106a:	b08d      	sub	sp, #52	@ 0x34
 800106c:	af04      	add	r7, sp, #16
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	4608      	mov	r0, r1
 8001072:	4611      	mov	r1, r2
 8001074:	461a      	mov	r2, r3
 8001076:	4603      	mov	r3, r0
 8001078:	70fb      	strb	r3, [r7, #3]
 800107a:	460b      	mov	r3, r1
 800107c:	70bb      	strb	r3, [r7, #2]
 800107e:	4613      	mov	r3, r2
 8001080:	803b      	strh	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001082:	2300      	movs	r3, #0
 8001084:	77fb      	strb	r3, [r7, #31]

    /* verify arguments */
    if ((HBcons == NULL) || (idx >= HBcons->numberOfMonitoredNodes)) {
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d004      	beq.n	8001096 <CO_HBconsumer_initEntry+0x2e>
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	7a1b      	ldrb	r3, [r3, #8]
 8001090:	78fa      	ldrb	r2, [r7, #3]
 8001092:	429a      	cmp	r2, r3
 8001094:	d302      	bcc.n	800109c <CO_HBconsumer_initEntry+0x34>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800109a:	e075      	b.n	8001188 <CO_HBconsumer_initEntry+0x120>
    }

    /* verify for duplicate entries */
    if ((consumerTime_ms != 0U) && (nodeId != 0U)) {
 800109c:	883b      	ldrh	r3, [r7, #0]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d024      	beq.n	80010ec <CO_HBconsumer_initEntry+0x84>
 80010a2:	78bb      	ldrb	r3, [r7, #2]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d021      	beq.n	80010ec <CO_HBconsumer_initEntry+0x84>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80010a8:	2300      	movs	r3, #0
 80010aa:	77bb      	strb	r3, [r7, #30]
 80010ac:	e019      	b.n	80010e2 <CO_HBconsumer_initEntry+0x7a>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	7fbb      	ldrb	r3, [r7, #30]
 80010b4:	011b      	lsls	r3, r3, #4
 80010b6:	4413      	add	r3, r2
 80010b8:	f107 0408 	add.w	r4, r7, #8
 80010bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
            if ((idx != i) && (node.time_us != 0U) && (node.nodeId == nodeId)) {
 80010c2:	78fa      	ldrb	r2, [r7, #3]
 80010c4:	7fbb      	ldrb	r3, [r7, #30]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d008      	beq.n	80010dc <CO_HBconsumer_initEntry+0x74>
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d005      	beq.n	80010dc <CO_HBconsumer_initEntry+0x74>
 80010d0:	7a3b      	ldrb	r3, [r7, #8]
 80010d2:	78ba      	ldrb	r2, [r7, #2]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d101      	bne.n	80010dc <CO_HBconsumer_initEntry+0x74>
                ret = CO_ERROR_OD_PARAMETERS;
 80010d8:	23f4      	movs	r3, #244	@ 0xf4
 80010da:	77fb      	strb	r3, [r7, #31]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80010dc:	7fbb      	ldrb	r3, [r7, #30]
 80010de:	3301      	adds	r3, #1
 80010e0:	77bb      	strb	r3, [r7, #30]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7a1b      	ldrb	r3, [r3, #8]
 80010e6:	7fba      	ldrb	r2, [r7, #30]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d3e0      	bcc.n	80010ae <CO_HBconsumer_initEntry+0x46>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 80010ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d147      	bne.n	8001184 <CO_HBconsumer_initEntry+0x11c>
        uint16_t COB_ID;

        CO_HBconsNode_t* monitoredNode = &HBcons->monitoredNodes[idx];
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685a      	ldr	r2, [r3, #4]
 80010f8:	78fb      	ldrb	r3, [r7, #3]
 80010fa:	011b      	lsls	r3, r3, #4
 80010fc:	4413      	add	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	78ba      	ldrb	r2, [r7, #2]
 8001104:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (uint32_t)consumerTime_ms * 1000U;
 8001106:	883b      	ldrh	r3, [r7, #0]
 8001108:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800110c:	fb03 f202 	mul.w	r2, r3, r2
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8001114:	69bb      	ldr	r3, [r7, #24]
 8001116:	22ff      	movs	r2, #255	@ 0xff
 8001118:	705a      	strb	r2, [r3, #1]
#if (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_CHANGE) != 0)                                                     \
    || (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_MULTI) != 0)
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 800111a:	69bb      	ldr	r3, [r7, #24]
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if ((monitoredNode->nodeId != 0U) && (monitoredNode->time_us != 0U)) {
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00c      	beq.n	8001142 <CO_HBconsumer_initEntry+0xda>
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d008      	beq.n	8001142 <CO_HBconsumer_initEntry+0xda>
            COB_ID = monitoredNode->nodeId + (uint16_t)CO_CAN_ID_HEARTBEAT;
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	f503 63e0 	add.w	r3, r3, #1792	@ 0x700
 8001138:	83bb      	strh	r3, [r7, #28]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2201      	movs	r2, #1
 800113e:	709a      	strb	r2, [r3, #2]
 8001140:	e007      	b.n	8001152 <CO_HBconsumer_initEntry+0xea>
        } else {
            COB_ID = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	83bb      	strh	r3, [r7, #28]
            monitoredNode->time_us = 0;
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2200      	movs	r2, #0
 8001150:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx, HBcons->CANdevRxIdxStart + idx, COB_ID, 0x7FF, false,
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	6998      	ldr	r0, [r3, #24]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	8b9a      	ldrh	r2, [r3, #28]
 800115a:	78fb      	ldrb	r3, [r7, #3]
 800115c:	b29b      	uxth	r3, r3
 800115e:	4413      	add	r3, r2
 8001160:	b299      	uxth	r1, r3
                                 (void*)&HBcons->monitoredNodes[idx], CO_HBcons_receive);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	78fb      	ldrb	r3, [r7, #3]
 8001168:	011b      	lsls	r3, r3, #4
 800116a:	4413      	add	r3, r2
        ret = CO_CANrxBufferInit(HBcons->CANdevRx, HBcons->CANdevRxIdxStart + idx, COB_ID, 0x7FF, false,
 800116c:	8bba      	ldrh	r2, [r7, #28]
 800116e:	4c08      	ldr	r4, [pc, #32]	@ (8001190 <CO_HBconsumer_initEntry+0x128>)
 8001170:	9402      	str	r4, [sp, #8]
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2300      	movs	r3, #0
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800117c:	f006 fa86 	bl	800768c <CO_CANrxBufferInit>
 8001180:	4603      	mov	r3, r0
 8001182:	77fb      	strb	r3, [r7, #31]
    }
    return ret;
 8001184:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001188:	4618      	mov	r0, r3
 800118a:	3724      	adds	r7, #36	@ 0x24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd90      	pop	{r4, r7, pc}
 8001190:	08000e49 	.word	0x08000e49

08001194 <CO_HBconsumer_process>:
}
#endif /* (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI */

void
CO_HBconsumer_process(CO_HBconsumer_t* HBcons, bool_t NMTisPreOrOperational, uint32_t timeDifference_us,
                      uint32_t* timerNext_us) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b08e      	sub	sp, #56	@ 0x38
 8001198:	af02      	add	r7, sp, #8
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
 80011a0:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 80011a2:	2301      	movs	r3, #1
 80011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 80011a6:	2301      	movs	r3, #1
 80011a8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d077      	beq.n	80012a0 <CO_HBconsumer_process+0x10c>
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d073      	beq.n	80012a0 <CO_HBconsumer_process+0x10c>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80011b8:	2300      	movs	r3, #0
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011be:	e068      	b.n	8001292 <CO_HBconsumer_process+0xfe>
            uint32_t timeDifference_us_copy = timeDifference_us;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t* const monitoredNode = &HBcons->monitoredNodes[i];
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	685a      	ldr	r2, [r3, #4]
 80011c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	4413      	add	r3, r2
 80011d0:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	789b      	ldrb	r3, [r3, #2]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d055      	beq.n	8001286 <CO_HBconsumer_process+0xf2>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	68db      	ldr	r3, [r3, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d022      	beq.n	8001228 <CO_HBconsumer_process+0x94>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d112      	bne.n	8001212 <CO_HBconsumer_process+0x7e>
                    if (monitoredNode->pFunctSignalRemoteReset != NULL) {
                        monitoredNode->pFunctSignalRemoteReset(monitoredNode->nodeId, i,
                                                               monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 80011ec:	69bb      	ldr	r3, [r7, #24]
 80011ee:	789b      	ldrb	r3, [r3, #2]
 80011f0:	2b02      	cmp	r3, #2
 80011f2:	d10a      	bne.n	800120a <CO_HBconsumer_process+0x76>
                        CO_errorReport(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, CO_EMC_HEARTBEAT, i);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001202:	221c      	movs	r2, #28
 8001204:	2101      	movs	r1, #1
 8001206:	f7ff fd1a 	bl	8000c3e <CO_error>
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	2201      	movs	r2, #1
 800120e:	709a      	strb	r2, [r3, #2]
 8001210:	e007      	b.n	8001222 <CO_HBconsumer_process+0x8e>
                        && monitoredNode->pFunctSignalHbStarted != NULL) {
                        monitoredNode->pFunctSignalHbStarted(monitoredNode->nodeId, i,
                                                             monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 8001212:	69bb      	ldr	r3, [r7, #24]
 8001214:	2202      	movs	r2, #2
 8001216:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2200      	movs	r2, #0
 800121c:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	2200      	movs	r2, #0
 8001226:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	789b      	ldrb	r3, [r3, #2]
 800122c:	2b02      	cmp	r3, #2
 800122e:	d11c      	bne.n	800126a <CO_HBconsumer_process+0xd6>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	6a3b      	ldr	r3, [r7, #32]
 8001236:	441a      	add	r2, r3
 8001238:	69bb      	ldr	r3, [r7, #24]
 800123a:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	685a      	ldr	r2, [r3, #4]
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	429a      	cmp	r2, r3
 8001246:	d310      	bcc.n	800126a <CO_HBconsumer_process+0xd6>
                    if (monitoredNode->pFunctSignalTimeout != NULL) {
                        monitoredNode->pFunctSignalTimeout(monitoredNode->nodeId, i,
                                                           monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, CO_EMC_HEARTBEAT, i);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	f248 1330 	movw	r3, #33072	@ 0x8130
 8001256:	221b      	movs	r2, #27
 8001258:	2101      	movs	r1, #1
 800125a:	f7ff fcf0 	bl	8000c3e <CO_error>
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	22ff      	movs	r2, #255	@ 0xff
 8001262:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	2203      	movs	r2, #3
 8001268:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if (monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	789b      	ldrb	r3, [r3, #2]
 800126e:	2b02      	cmp	r3, #2
 8001270:	d001      	beq.n	8001276 <CO_HBconsumer_process+0xe2>
                allMonitoredActiveCurrent = false;
 8001272:	2300      	movs	r3, #0
 8001274:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800127c:	2b05      	cmp	r3, #5
 800127e:	d003      	beq.n	8001288 <CO_HBconsumer_process+0xf4>
                allMonitoredOperationalCurrent = false;
 8001280:	2300      	movs	r3, #0
 8001282:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001284:	e000      	b.n	8001288 <CO_HBconsumer_process+0xf4>
                continue;
 8001286:	bf00      	nop
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8001288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800128c:	3301      	adds	r3, #1
 800128e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	7a1b      	ldrb	r3, [r3, #8]
 8001296:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800129a:	429a      	cmp	r2, r3
 800129c:	d390      	bcc.n	80011c0 <CO_HBconsumer_process+0x2c>
 800129e:	e028      	b.n	80012f2 <CO_HBconsumer_process+0x15e>
                }
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    } else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <CO_HBconsumer_process+0x11a>
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d021      	beq.n	80012f2 <CO_HBconsumer_process+0x15e>
        /* (pre)operational state changed, clear variables */
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80012ae:	2300      	movs	r3, #0
 80012b0:	77fb      	strb	r3, [r7, #31]
 80012b2:	e015      	b.n	80012e0 <CO_HBconsumer_process+0x14c>
            CO_HBconsNode_t* const monitoredNode = &HBcons->monitoredNodes[i];
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	685a      	ldr	r2, [r3, #4]
 80012b8:	7ffb      	ldrb	r3, [r7, #31]
 80012ba:	011b      	lsls	r3, r3, #4
 80012bc:	4413      	add	r3, r2
 80012be:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	22ff      	movs	r2, #255	@ 0xff
 80012c4:	705a      	strb	r2, [r3, #1]
#if (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_CHANGE) != 0)                                                     \
    || (((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_CALLBACK_MULTI) != 0)
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	2200      	movs	r2, #0
 80012ca:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	789b      	ldrb	r3, [r3, #2]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d002      	beq.n	80012da <CO_HBconsumer_process+0x146>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	2201      	movs	r2, #1
 80012d8:	709a      	strb	r2, [r3, #2]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 80012da:	7ffb      	ldrb	r3, [r7, #31]
 80012dc:	3301      	adds	r3, #1
 80012de:	77fb      	strb	r3, [r7, #31]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	7a1b      	ldrb	r3, [r3, #8]
 80012e4:	7ffa      	ldrb	r2, [r7, #31]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d3e4      	bcc.n	80012b4 <CO_HBconsumer_process+0x120>
            }
        }
        allMonitoredActiveCurrent = false;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        allMonitoredOperationalCurrent = false;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    } else { /* MISRA C 2004 14.10 */
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d114      	bne.n	8001324 <CO_HBconsumer_process+0x190>
 80012fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d011      	beq.n	8001324 <CO_HBconsumer_process+0x190>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6818      	ldr	r0, [r3, #0]
 8001304:	2300      	movs	r3, #0
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	2300      	movs	r3, #0
 800130a:	221b      	movs	r2, #27
 800130c:	2100      	movs	r1, #0
 800130e:	f7ff fc96 	bl	8000c3e <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	2300      	movs	r3, #0
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	2300      	movs	r3, #0
 800131c:	221c      	movs	r2, #28
 800131e:	2100      	movs	r1, #0
 8001320:	f7ff fc8d 	bl	8000c3e <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001328:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800132e:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	615a      	str	r2, [r3, #20]
}
 8001336:	bf00      	nop
 8001338:	3730      	adds	r7, #48	@ 0x30
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <CO_getUint16>:
CO_getUint16(const void* buf) {
 800133e:	b480      	push	{r7}
 8001340:	b085      	sub	sp, #20
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	b29b      	uxth	r3, r3
 800134c:	81fb      	strh	r3, [r7, #14]
    return value;
 800134e:	89fb      	ldrh	r3, [r7, #14]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <OD_getIndex+0x14>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	e000      	b.n	8001372 <OD_getIndex+0x16>
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 800137e:	b480      	push	{r7}
 8001380:	b083      	sub	sp, #12
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 800138e:	2305      	movs	r3, #5
 8001390:	e003      	b.n	800139a <OD_extension_init+0x1c>
    entry->extension = extension;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <OD_get_u16>:
OD_get_u16(const OD_entry_t* entry, uint8_t subIndex, uint16_t* val, bool_t odOrig) {
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b086      	sub	sp, #24
 80013aa:	af02      	add	r7, sp, #8
 80013ac:	60f8      	str	r0, [r7, #12]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
 80013b2:	460b      	mov	r3, r1
 80013b4:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80013b6:	7af9      	ldrb	r1, [r7, #11]
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	2302      	movs	r3, #2
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68f8      	ldr	r0, [r7, #12]
 80013c2:	f000 fcd7 	bl	8001d74 <OD_get_value>
 80013c6:	4603      	mov	r3, r0
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3710      	adds	r7, #16
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <CO_isError>:
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t
CO_isError(CO_EM_t* em, const uint8_t errorBit) {
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	460b      	mov	r3, r1
 80013da:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 80013dc:	78fb      	ldrb	r3, [r7, #3]
 80013de:	08db      	lsrs	r3, r3, #3
 80013e0:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	2201      	movs	r2, #1
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	73bb      	strb	r3, [r7, #14]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
            || (em->errorStatusBits[index] & bitmask) != 0)
               ? true
               : false;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00a      	beq.n	800140c <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
 80013f6:	7bfb      	ldrb	r3, [r7, #15]
 80013f8:	2b09      	cmp	r3, #9
 80013fa:	d807      	bhi.n	800140c <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0)
 80013fc:	7bfb      	ldrb	r3, [r7, #15]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	5cd2      	ldrb	r2, [r2, r3]
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	4013      	ands	r3, r2
 8001406:	b2db      	uxtb	r3, r3
               : false;
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <CO_isError+0x40>
 800140c:	2301      	movs	r3, #1
 800140e:	e000      	b.n	8001412 <CO_isError+0x42>
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	3714      	adds	r7, #20
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <CO_getErrorRegister>:
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t
CO_getErrorRegister(CO_EM_t* em) {
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d007      	beq.n	800143c <CO_getErrorRegister+0x1e>
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <CO_getErrorRegister+0x1e>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	e000      	b.n	800143e <CO_getErrorRegister+0x20>
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_NMT_receive(void* object, void* msg) {
 800144a:	b480      	push	{r7}
 800144c:	b087      	sub	sp, #28
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	791b      	ldrb	r3, [r3, #4]
 8001458:	75fb      	strb	r3, [r7, #23]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	3305      	adds	r3, #5
 800145e:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	73fb      	strb	r3, [r7, #15]
    uint8_t nodeId = data[1];
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	3301      	adds	r3, #1
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	73bb      	strb	r3, [r7, #14]

    CO_NMT_t* NMT = (CO_NMT_t*)object;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	60bb      	str	r3, [r7, #8]

    if ((DLC == 2U) && ((nodeId == 0U) || (nodeId == NMT->nodeId))) {
 8001472:	7dfb      	ldrb	r3, [r7, #23]
 8001474:	2b02      	cmp	r3, #2
 8001476:	d10a      	bne.n	800148e <CO_NMT_receive+0x44>
 8001478:	7bbb      	ldrb	r3, [r7, #14]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d004      	beq.n	8001488 <CO_NMT_receive+0x3e>
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	78db      	ldrb	r3, [r3, #3]
 8001482:	7bba      	ldrb	r2, [r7, #14]
 8001484:	429a      	cmp	r2, r3
 8001486:	d102      	bne.n	800148e <CO_NMT_receive+0x44>
        NMT->internalCommand = command;
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	7bfa      	ldrb	r2, [r7, #15]
 800148c:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 800148e:	bf00      	nop
 8001490:	371c      	adds	r7, #28
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <OD_write_1017>:
 * Custom function for writing OD object "Producer heartbeat time"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1017(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 800149a:	b580      	push	{r7, lr}
 800149c:	b086      	sub	sp, #24
 800149e:	af00      	add	r7, sp, #0
 80014a0:	60f8      	str	r0, [r7, #12]
 80014a2:	60b9      	str	r1, [r7, #8]
 80014a4:	607a      	str	r2, [r7, #4]
 80014a6:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint16_t))
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d00c      	beq.n	80014c8 <OD_write_1017+0x2e>
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	7d1b      	ldrb	r3, [r3, #20]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d108      	bne.n	80014c8 <OD_write_1017+0x2e>
 80014b6:	68bb      	ldr	r3, [r7, #8]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <OD_write_1017+0x2e>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d102      	bne.n	80014c8 <OD_write_1017+0x2e>
        || (countWritten == NULL)) {
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d101      	bne.n	80014cc <OD_write_1017+0x32>
        return ODR_DEV_INCOMPAT;
 80014c8:	2309      	movs	r3, #9
 80014ca:	e017      	b.n	80014fc <OD_write_1017+0x62>
    }

    CO_NMT_t* NMT = (CO_NMT_t*)stream->object;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000U;
 80014d2:	68b8      	ldr	r0, [r7, #8]
 80014d4:	f7ff ff33 	bl	800133e <CO_getUint16>
 80014d8:	4603      	mov	r3, r0
 80014da:	461a      	mov	r2, r3
 80014dc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e0:	fb03 f202 	mul.w	r2, r3, r2
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	68b9      	ldr	r1, [r7, #8]
 80014f4:	68f8      	ldr	r0, [r7, #12]
 80014f6:	f000 fa32 	bl	800195e <OD_writeOriginal>
 80014fa:	4603      	mov	r3, r0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <CO_NMT_init>:
CO_NMT_init(CO_NMT_t* NMT, OD_entry_t* OD_1017_ProducerHbTime, CO_EM_t* em, uint8_t nodeId, uint16_t NMTcontrol,
            uint16_t firstHBTime_ms, CO_CANmodule_t* NMT_CANdevRx, uint16_t NMT_rxIdx, uint16_t CANidRxNMT,
#if (((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0) || defined CO_DOXYGEN
            CO_CANmodule_t* NMT_CANdevTx, uint16_t NMT_txIdx, uint16_t CANidTxNMT,
#endif
            CO_CANmodule_t* HB_CANdevTx, uint16_t HB_txIdx, uint16_t CANidTxHB, uint32_t* errInfo) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	@ 0x28
 8001508:	af04      	add	r7, sp, #16
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
 8001510:	70fb      	strb	r3, [r7, #3]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001512:	2300      	movs	r3, #0
 8001514:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((NMT == NULL) || (OD_1017_ProducerHbTime == NULL) || (em == NULL) || (NMT_CANdevRx == NULL)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00b      	beq.n	8001534 <CO_NMT_init+0x30>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <CO_NMT_init+0x30>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d005      	beq.n	8001534 <CO_NMT_init+0x30>
 8001528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152a:	2b00      	cmp	r3, #0
 800152c:	d002      	beq.n	8001534 <CO_NMT_init+0x30>
        || (HB_CANdevTx == NULL)
 800152e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <CO_NMT_init+0x36>
#if ((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0
        || (NMT_CANdevTx == NULL)
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001534:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001538:	e097      	b.n	800166a <CO_NMT_init+0x166>
    }

    /* clear the object */
    (void)memset(NMT, 0, sizeof(CO_NMT_t));
 800153a:	222c      	movs	r2, #44	@ 0x2c
 800153c:	2100      	movs	r1, #0
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f00b ff56 	bl	800d3f0 <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2200      	movs	r2, #0
 800154e:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	78fa      	ldrb	r2, [r7, #3]
 8001554:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	8c3a      	ldrh	r2, [r7, #32]
 800155a:	809a      	strh	r2, [r3, #4]
    NMT->em = em;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (uint32_t)firstHBTime_ms * 1000U;
 8001562:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001564:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001568:	fb03 f202 	mul.w	r2, r3, r2
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8001570:	f107 0214 	add.w	r2, r7, #20
 8001574:	2301      	movs	r3, #1
 8001576:	2100      	movs	r1, #0
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f7ff ff14 	bl	80013a6 <OD_get_u16>
 800157e:	4603      	mov	r3, r0
 8001580:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 8001582:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d00c      	beq.n	80015a4 <CO_NMT_init+0xa0>
        if (errInfo != NULL) {
 800158a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800158c:	2b00      	cmp	r3, #0
 800158e:	d006      	beq.n	800159e <CO_NMT_init+0x9a>
            *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8001590:	68b8      	ldr	r0, [r7, #8]
 8001592:	f7ff fee3 	bl	800135c <OD_getIndex>
 8001596:	4603      	mov	r3, r0
 8001598:	461a      	mov	r2, r3
 800159a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800159c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800159e:	f06f 030b 	mvn.w	r3, #11
 80015a2:	e062      	b.n	800166a <CO_NMT_init+0x166>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000U;
 80015a4:	8abb      	ldrh	r3, [r7, #20]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ac:	fb03 f202 	mul.w	r2, r3, r2
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001674 <CO_NMT_init+0x170>)
 80015be:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	4a2d      	ldr	r2, [pc, #180]	@ (8001678 <CO_NMT_init+0x174>)
 80015c4:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	3310      	adds	r3, #16
 80015ca:	4619      	mov	r1, r3
 80015cc:	68b8      	ldr	r0, [r7, #8]
 80015ce:	f7ff fed6 	bl	800137e <OD_extension_init>
 80015d2:	4603      	mov	r3, r0
 80015d4:	75bb      	strb	r3, [r7, #22]
    if (odRet != ODR_OK) {
 80015d6:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00c      	beq.n	80015f8 <CO_NMT_init+0xf4>
        if (errInfo != NULL) {
 80015de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d006      	beq.n	80015f2 <CO_NMT_init+0xee>
            *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 80015e4:	68b8      	ldr	r0, [r7, #8]
 80015e6:	f7ff feb9 	bl	800135c <OD_getIndex>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015f0:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80015f2:	f06f 030b 	mvn.w	r3, #11
 80015f6:	e038      	b.n	800166a <CO_NMT_init+0x166>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	68da      	ldr	r2, [r3, #12]
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	429a      	cmp	r2, r3
 8001602:	d903      	bls.n	800160c <CO_NMT_init+0x108>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(NMT_CANdevRx, NMT_rxIdx, CANidRxNMT, 0x7FF, false, (void*)NMT, CO_NMT_receive);
 800160c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800160e:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8001610:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <CO_NMT_init+0x178>)
 8001612:	9302      	str	r3, [sp, #8]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	9301      	str	r3, [sp, #4]
 8001618:	2300      	movs	r3, #0
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001620:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001622:	f006 f833 	bl	800768c <CO_CANrxBufferInit>
 8001626:	4603      	mov	r3, r0
 8001628:	75fb      	strb	r3, [r7, #23]
    if (ret != CO_ERROR_NO) {
 800162a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <CO_NMT_init+0x134>
        return ret;
 8001632:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001636:	e018      	b.n	800166a <CO_NMT_init+0x166>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800163c:	625a      	str	r2, [r3, #36]	@ 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(HB_CANdevTx, HB_txIdx, CANidTxHB, false, 1, false);
 800163e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001640:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8001642:	2300      	movs	r3, #0
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	2301      	movs	r3, #1
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2300      	movs	r3, #0
 800164c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800164e:	f006 f87b 	bl	8007748 <CO_CANtxBufferInit>
 8001652:	4602      	mov	r2, r0
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	629a      	str	r2, [r3, #40]	@ 0x28
    if (NMT->HB_TXbuff == NULL) {
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165c:	2b00      	cmp	r3, #0
 800165e:	d102      	bne.n	8001666 <CO_NMT_init+0x162>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8001660:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001664:	e001      	b.n	800166a <CO_NMT_init+0x166>
    }

    return ret;
 8001666:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	080018af 	.word	0x080018af
 8001678:	0800149b 	.word	0x0800149b
 800167c:	0800144b 	.word	0x0800144b

08001680 <CO_NMT_process>:
    }
}
#endif

CO_NMT_reset_cmd_t
CO_NMT_process(CO_NMT_t* NMT, CO_NMT_internalState_t* NMTstate, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b08e      	sub	sp, #56	@ 0x38
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 8001696:	2300      	movs	r3, #0
 8001698:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 800169c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	bf0c      	ite	eq
 80016a4:	2301      	moveq	r3, #1
 80016a6:	2300      	movne	r3, #0
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	633b      	str	r3, [r7, #48]	@ 0x30

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us) ? (NMT->HBproducerTimer - timeDifference_us) : 0U;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d204      	bcs.n	80016c0 <CO_NMT_process+0x40>
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	e000      	b.n	80016c2 <CO_NMT_process+0x42>
 80016c0:	2300      	movs	r3, #0
 80016c2:	68fa      	ldr	r2, [r7, #12]
 80016c4:	60d3      	str	r3, [r2, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed */
    if (NNTinit
 80016c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10e      	bne.n	80016ea <CO_NMT_process+0x6a>
        || ((NMT->HBproducerTime_us != 0U)
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d02b      	beq.n	800172c <CO_NMT_process+0xac>
            && ((NMT->HBproducerTimer == 0U) || (NMTstateCpy != NMT->operatingStatePrev)))) {
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d006      	beq.n	80016ea <CO_NMT_process+0x6a>
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80016e2:	f997 2037 	ldrsb.w	r2, [r7, #55]	@ 0x37
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d020      	beq.n	800172c <CO_NMT_process+0xac>
        NMT->HB_TXbuff->data[0] = (uint8_t)NMTstateCpy;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ee:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80016f2:	715a      	strb	r2, [r3, #5]
        (void)CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016fc:	4619      	mov	r1, r3
 80016fe:	4610      	mov	r0, r2
 8001700:	f006 f89c 	bl	800783c <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 8001704:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001708:	2b00      	cmp	r3, #0
 800170a:	d10b      	bne.n	8001724 <CO_NMT_process+0xa4>
            /* NMT slave self starting */
            NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_STARTUP_TO_OPERATIONAL) != 0U)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	889b      	ldrh	r3, [r3, #4]
 8001710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
                              ? CO_NMT_OPERATIONAL
                              : CO_NMT_PRE_OPERATIONAL;
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <CO_NMT_process+0x9c>
 8001718:	2305      	movs	r3, #5
 800171a:	e000      	b.n	800171e <CO_NMT_process+0x9e>
 800171c:	237f      	movs	r3, #127	@ 0x7f
            NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_STARTUP_TO_OPERATIONAL) != 0U)
 800171e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001722:	e003      	b.n	800172c <CO_NMT_process+0xac>
        } else {
            /* Start timer from the beginning. If OS is slow, time sliding may occur. However,
             * heartbeat is not for synchronization, it is for health report. In case of
             * initializing, timer is set in the CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001732:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	789b      	ldrb	r3, [r3, #2]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d02a      	beq.n	8001792 <CO_NMT_process+0x112>
        switch (NMT->internalCommand) {
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	789b      	ldrb	r3, [r3, #2]
 8001740:	2b82      	cmp	r3, #130	@ 0x82
 8001742:	d01e      	beq.n	8001782 <CO_NMT_process+0x102>
 8001744:	2b82      	cmp	r3, #130	@ 0x82
 8001746:	dc20      	bgt.n	800178a <CO_NMT_process+0x10a>
 8001748:	2b81      	cmp	r3, #129	@ 0x81
 800174a:	d016      	beq.n	800177a <CO_NMT_process+0xfa>
 800174c:	2b81      	cmp	r3, #129	@ 0x81
 800174e:	dc1c      	bgt.n	800178a <CO_NMT_process+0x10a>
 8001750:	2b80      	cmp	r3, #128	@ 0x80
 8001752:	d00e      	beq.n	8001772 <CO_NMT_process+0xf2>
 8001754:	2b80      	cmp	r3, #128	@ 0x80
 8001756:	dc18      	bgt.n	800178a <CO_NMT_process+0x10a>
 8001758:	2b01      	cmp	r3, #1
 800175a:	d002      	beq.n	8001762 <CO_NMT_process+0xe2>
 800175c:	2b02      	cmp	r3, #2
 800175e:	d004      	beq.n	800176a <CO_NMT_process+0xea>
            case CO_NMT_RESET_NODE: resetCommand = CO_RESET_APP; break;
            case CO_NMT_RESET_COMMUNICATION: resetCommand = CO_RESET_COMM; break;
            case CO_NMT_NO_COMMAND:
            default:
                /* done */
                break;
 8001760:	e013      	b.n	800178a <CO_NMT_process+0x10a>
            case CO_NMT_ENTER_OPERATIONAL: NMTstateCpy = CO_NMT_OPERATIONAL; break;
 8001762:	2305      	movs	r3, #5
 8001764:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001768:	e010      	b.n	800178c <CO_NMT_process+0x10c>
            case CO_NMT_ENTER_STOPPED: NMTstateCpy = CO_NMT_STOPPED; break;
 800176a:	2304      	movs	r3, #4
 800176c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001770:	e00c      	b.n	800178c <CO_NMT_process+0x10c>
            case CO_NMT_ENTER_PRE_OPERATIONAL: NMTstateCpy = CO_NMT_PRE_OPERATIONAL; break;
 8001772:	237f      	movs	r3, #127	@ 0x7f
 8001774:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001778:	e008      	b.n	800178c <CO_NMT_process+0x10c>
            case CO_NMT_RESET_NODE: resetCommand = CO_RESET_APP; break;
 800177a:	2302      	movs	r3, #2
 800177c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001780:	e004      	b.n	800178c <CO_NMT_process+0x10c>
            case CO_NMT_RESET_COMMUNICATION: resetCommand = CO_RESET_COMM; break;
 8001782:	2301      	movs	r3, #1
 8001784:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8001788:	e000      	b.n	800178c <CO_NMT_process+0x10c>
                break;
 800178a:	bf00      	nop
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t ErrOnBusOffHB = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_ON_BUSOFF_HB) != 0U);
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	889b      	ldrh	r3, [r3, #4]
 8001796:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800179a:	2b00      	cmp	r3, #0
 800179c:	bf14      	ite	ne
 800179e:	2301      	movne	r3, #1
 80017a0:	2300      	moveq	r3, #0
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t ErrBusOff = CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	2112      	movs	r1, #18
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fe0f 	bl	80013d0 <CO_isError>
 80017b2:	62b8      	str	r0, [r7, #40]	@ 0x28
    bool_t ErrHbCons = CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER);
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	211b      	movs	r1, #27
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fe08 	bl	80013d0 <CO_isError>
 80017c0:	6278      	str	r0, [r7, #36]	@ 0x24
    bool_t ErrHbConsRemote = CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6a1b      	ldr	r3, [r3, #32]
 80017c6:	211c      	movs	r1, #28
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fe01 	bl	80013d0 <CO_isError>
 80017ce:	6238      	str	r0, [r7, #32]
    bool_t busOff_HB = ErrOnBusOffHB && (ErrBusOff || ErrHbCons || ErrHbConsRemote);
 80017d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00a      	beq.n	80017ec <CO_NMT_process+0x16c>
 80017d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d105      	bne.n	80017e8 <CO_NMT_process+0x168>
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d102      	bne.n	80017e8 <CO_NMT_process+0x168>
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <CO_NMT_process+0x16c>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <CO_NMT_process+0x16e>
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]

    bool_t ErrNMTErrReg = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_ON_ERR_REG) != 0U);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	889b      	ldrh	r3, [r3, #4]
 80017f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	bf14      	ite	ne
 80017fc:	2301      	movne	r3, #1
 80017fe:	2300      	moveq	r3, #0
 8001800:	b2db      	uxtb	r3, r3
 8001802:	61bb      	str	r3, [r7, #24]
    bool_t ErrNMTcontrol = ((CO_getErrorRegister(NMT->em) & (uint8_t)NMT->NMTcontrol) != 0U);
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	6a1b      	ldr	r3, [r3, #32]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff fe08 	bl	800141e <CO_getErrorRegister>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	889b      	ldrh	r3, [r3, #4]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4013      	ands	r3, r2
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b00      	cmp	r3, #0
 800181e:	bf14      	ite	ne
 8001820:	2301      	movne	r3, #1
 8001822:	2300      	moveq	r3, #0
 8001824:	b2db      	uxtb	r3, r3
 8001826:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = ErrNMTErrReg && ErrNMTcontrol;
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d004      	beq.n	8001838 <CO_NMT_process+0x1b8>
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <CO_NMT_process+0x1b8>
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <CO_NMT_process+0x1ba>
 8001838:	2300      	movs	r3, #0
 800183a:	613b      	str	r3, [r7, #16]

    if ((NMTstateCpy == CO_NMT_OPERATIONAL) && (busOff_HB || errRegMasked)) {
 800183c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001840:	2b05      	cmp	r3, #5
 8001842:	d111      	bne.n	8001868 <CO_NMT_process+0x1e8>
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d102      	bne.n	8001850 <CO_NMT_process+0x1d0>
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00b      	beq.n	8001868 <CO_NMT_process+0x1e8>
        NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_TO_STOPPED) != 0U) ? CO_NMT_STOPPED
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	889b      	ldrh	r3, [r3, #4]
 8001854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
                                                                                            : CO_NMT_PRE_OPERATIONAL;
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <CO_NMT_process+0x1e0>
 800185c:	2304      	movs	r3, #4
 800185e:	e000      	b.n	8001862 <CO_NMT_process+0x1e2>
 8001860:	237f      	movs	r3, #127	@ 0x7f
        NMTstateCpy = (((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_TO_STOPPED) != 0U) ? CO_NMT_STOPPED
 8001862:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001866:	e011      	b.n	800188c <CO_NMT_process+0x20c>
    } else if ((((uint16_t)NMT->NMTcontrol & (uint16_t)CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0U)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	889b      	ldrh	r3, [r3, #4]
 800186c:	b21b      	sxth	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	da0c      	bge.n	800188c <CO_NMT_process+0x20c>
               && (NMTstateCpy == CO_NMT_PRE_OPERATIONAL) && (!busOff_HB && !errRegMasked)) {
 8001872:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001876:	2b7f      	cmp	r3, #127	@ 0x7f
 8001878:	d108      	bne.n	800188c <CO_NMT_process+0x20c>
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d105      	bne.n	800188c <CO_NMT_process+0x20c>
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d102      	bne.n	800188c <CO_NMT_process+0x20c>
        NMTstateCpy = CO_NMT_OPERATIONAL;
 8001886:	2305      	movs	r3, #5
 8001888:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        } else { /* MISRA C 2004 14.10 */
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001892:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) {
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <CO_NMT_process+0x222>
        *NMTstate = NMTstateCpy;
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80018a0:	701a      	strb	r2, [r3, #0]
    }

    return resetCommand;
 80018a2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3738      	adds	r7, #56	@ 0x38
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <OD_readOriginal>:
#include <string.h>
#define OD_DEFINITION
#include "301/CO_ODinterface.h"

ODR_t
OD_readOriginal(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b088      	sub	sp, #32
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	60f8      	str	r0, [r7, #12]
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]
 80018ba:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countRead == NULL)) {
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d005      	beq.n	80018ce <OD_readOriginal+0x20>
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d002      	beq.n	80018ce <OD_readOriginal+0x20>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 80018ce:	2309      	movs	r3, #9
 80018d0:	e041      	b.n	8001956 <OD_readOriginal+0xa8>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	61fb      	str	r3, [r7, #28]
    const uint8_t* dataOrig = stream->dataOrig;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 80018e4:	230e      	movs	r3, #14
 80018e6:	e036      	b.n	8001956 <OD_readOriginal+0xa8>
    }

    ODR_t returnCode = ODR_OK;
 80018e8:	2300      	movs	r3, #0
 80018ea:	75fb      	strb	r3, [r7, #23]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if ((stream->dataOffset > 0U) || (dataLenToCopy > count)) {
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <OD_readOriginal+0x4e>
 80018f4:	69fa      	ldr	r2, [r7, #28]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d922      	bls.n	8001942 <OD_readOriginal+0x94>
        if (stream->dataOffset >= dataLenToCopy) {
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	69fa      	ldr	r2, [r7, #28]
 8001902:	429a      	cmp	r2, r3
 8001904:	d801      	bhi.n	800190a <OD_readOriginal+0x5c>
            return ODR_DEV_INCOMPAT;
 8001906:	2309      	movs	r3, #9
 8001908:	e025      	b.n	8001956 <OD_readOriginal+0xa8>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	69fa      	ldr	r2, [r7, #28]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4413      	add	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 800191e:	69fa      	ldr	r2, [r7, #28]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	429a      	cmp	r2, r3
 8001924:	d90a      	bls.n	800193c <OD_readOriginal+0x8e>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	441a      	add	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001936:	23ff      	movs	r3, #255	@ 0xff
 8001938:	75fb      	strb	r3, [r7, #23]
 800193a:	e002      	b.n	8001942 <OD_readOriginal+0x94>
        } else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
        }
    }

    (void)memcpy((void*)buf, (const void*)dataOrig, dataLenToCopy);
 8001942:	69fa      	ldr	r2, [r7, #28]
 8001944:	69b9      	ldr	r1, [r7, #24]
 8001946:	68b8      	ldr	r0, [r7, #8]
 8001948:	f00b fddd 	bl	800d506 <memcpy>

    *countRead = dataLenToCopy;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001952:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3720      	adds	r7, #32
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <OD_writeOriginal>:

ODR_t
OD_writeOriginal(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 800195e:	b580      	push	{r7, lr}
 8001960:	b088      	sub	sp, #32
 8001962:	af00      	add	r7, sp, #0
 8001964:	60f8      	str	r0, [r7, #12]
 8001966:	60b9      	str	r1, [r7, #8]
 8001968:	607a      	str	r2, [r7, #4]
 800196a:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL)) {
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d005      	beq.n	800197e <OD_writeOriginal+0x20>
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d002      	beq.n	800197e <OD_writeOriginal+0x20>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 800197e:	2309      	movs	r3, #9
 8001980:	e056      	b.n	8001a30 <OD_writeOriginal+0xd2>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	61fb      	str	r3, [r7, #28]
    OD_size_t dataLenRemain = dataLenToCopy;      /* remaining length of dataOrig buffer */
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	61bb      	str	r3, [r7, #24]
    uint8_t* dataOrig = stream->dataOrig;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	617b      	str	r3, [r7, #20]

    if (dataOrig == NULL) {
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d101      	bne.n	800199c <OD_writeOriginal+0x3e>
        return ODR_SUB_NOT_EXIST;
 8001998:	230e      	movs	r3, #14
 800199a:	e049      	b.n	8001a30 <OD_writeOriginal+0xd2>
    }

    ODR_t returnCode = ODR_OK;
 800199c:	2300      	movs	r3, #0
 800199e:	74fb      	strb	r3, [r7, #19]

    /* If previous write was partial or OD variable length is larger than current buffer size,
     * then data was (will be) written in several segments */
    if ((stream->dataOffset > 0U) || (dataLenToCopy > count)) {
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d103      	bne.n	80019b0 <OD_writeOriginal+0x52>
 80019a8:	69fa      	ldr	r2, [r7, #28]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d924      	bls.n	80019fa <OD_writeOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	69fa      	ldr	r2, [r7, #28]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d801      	bhi.n	80019be <OD_writeOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 80019ba:	2309      	movs	r3, #9
 80019bc:	e038      	b.n	8001a30 <OD_writeOriginal+0xd2>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	69fa      	ldr	r2, [r7, #28]
 80019c4:	1ad3      	subs	r3, r2, r3
 80019c6:	61fb      	str	r3, [r7, #28]
        dataLenRemain = dataLenToCopy;
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	61bb      	str	r3, [r7, #24]
        dataOrig += stream->dataOffset;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	697a      	ldr	r2, [r7, #20]
 80019d2:	4413      	add	r3, r2
 80019d4:	617b      	str	r3, [r7, #20]

        if (dataLenToCopy > count) {
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d90a      	bls.n	80019f4 <OD_writeOriginal+0x96>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	68da      	ldr	r2, [r3, #12]
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	441a      	add	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 80019ee:	23ff      	movs	r3, #255	@ 0xff
 80019f0:	74fb      	strb	r3, [r7, #19]
 80019f2:	e002      	b.n	80019fa <OD_writeOriginal+0x9c>
        } else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d201      	bcs.n	8001a06 <OD_writeOriginal+0xa8>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 8001a02:	230c      	movs	r3, #12
 8001a04:	e014      	b.n	8001a30 <OD_writeOriginal+0xd2>
    }

    /* additional check for Misra c compliance */
    if ((dataLenToCopy <= dataLenRemain) && (dataLenToCopy <= count)) {
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d80f      	bhi.n	8001a2e <OD_writeOriginal+0xd0>
 8001a0e:	69fa      	ldr	r2, [r7, #28]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d80b      	bhi.n	8001a2e <OD_writeOriginal+0xd0>
        (void)memcpy((void*)dataOrig, (const void*)buf, dataLenToCopy);
 8001a16:	69fa      	ldr	r2, [r7, #28]
 8001a18:	68b9      	ldr	r1, [r7, #8]
 8001a1a:	6978      	ldr	r0, [r7, #20]
 8001a1c:	f00b fd73 	bl	800d506 <memcpy>
 8001a20:	bf00      	nop
    } else {
        return ODR_DEV_INCOMPAT;
    }

    *countWritten = dataLenToCopy;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	69fa      	ldr	r2, [r7, #28]
 8001a26:	601a      	str	r2, [r3, #0]
    return returnCode;
 8001a28:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001a2c:	e000      	b.n	8001a30 <OD_writeOriginal+0xd2>
        return ODR_DEV_INCOMPAT;
 8001a2e:	2309      	movs	r3, #9
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3720      	adds	r7, #32
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t
OD_readDisabled(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
 8001a44:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    (void)count;
    (void)countRead;
    return ODR_UNSUPP_ACCESS;
 8001a46:	2302      	movs	r3, #2
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t
OD_writeDisabled(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
 8001a60:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    (void)count;
    (void)countWritten;
    return ODR_UNSUPP_ACCESS;
 8001a62:	2302      	movs	r3, #2
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3714      	adds	r7, #20
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <OD_find>:

OD_entry_t*
OD_find(OD_t* od, uint16_t index) {
 8001a70:	b480      	push	{r7}
 8001a72:	b087      	sub	sp, #28
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	460b      	mov	r3, r1
 8001a7a:	807b      	strh	r3, [r7, #2]
    if ((od == NULL) || (od->size == 0U)) {
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d003      	beq.n	8001a8a <OD_find+0x1a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d101      	bne.n	8001a8e <OD_find+0x1e>
        return NULL;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	e046      	b.n	8001b1c <OD_find+0xac>
    }

    uint16_t min = 0;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	82fb      	strh	r3, [r7, #22]
    uint16_t max = od->size - 1U;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	881b      	ldrh	r3, [r3, #0]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	82bb      	strh	r3, [r7, #20]

    /* Fast search in ordered Object Dictionary. If indexes are mixed, this won't work. If Object
     * Dictionary has up to N entries, then the max number of loop passes is log2(N) */
    while (min < max) {
 8001a9a:	e026      	b.n	8001aea <OD_find+0x7a>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 8001a9c:	8afa      	ldrh	r2, [r7, #22]
 8001a9e:	8abb      	ldrh	r3, [r7, #20]
 8001aa0:	4413      	add	r3, r2
 8001aa2:	105b      	asrs	r3, r3, #1
 8001aa4:	81fb      	strh	r3, [r7, #14]
        OD_entry_t* entry = &od->list[cur];
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6859      	ldr	r1, [r3, #4]
 8001aaa:	89fa      	ldrh	r2, [r7, #14]
 8001aac:	4613      	mov	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4413      	add	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	887a      	ldrh	r2, [r7, #2]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d101      	bne.n	8001ac6 <OD_find+0x56>
            return entry;
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	e02a      	b.n	8001b1c <OD_find+0xac>
        }

        if (index < entry->index) {
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	881b      	ldrh	r3, [r3, #0]
 8001aca:	887a      	ldrh	r2, [r7, #2]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d209      	bcs.n	8001ae4 <OD_find+0x74>
            max = (cur > 0U) ? (cur - 1U) : cur;
 8001ad0:	89fb      	ldrh	r3, [r7, #14]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <OD_find+0x6e>
 8001ad6:	89fb      	ldrh	r3, [r7, #14]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	e000      	b.n	8001ae0 <OD_find+0x70>
 8001ade:	89fb      	ldrh	r3, [r7, #14]
 8001ae0:	82bb      	strh	r3, [r7, #20]
 8001ae2:	e002      	b.n	8001aea <OD_find+0x7a>
        } else {
            min = cur + 1U;
 8001ae4:	89fb      	ldrh	r3, [r7, #14]
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	82fb      	strh	r3, [r7, #22]
    while (min < max) {
 8001aea:	8afa      	ldrh	r2, [r7, #22]
 8001aec:	8abb      	ldrh	r3, [r7, #20]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d3d4      	bcc.n	8001a9c <OD_find+0x2c>
        }
    }

    if (min == max) {
 8001af2:	8afa      	ldrh	r2, [r7, #22]
 8001af4:	8abb      	ldrh	r3, [r7, #20]
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d10f      	bne.n	8001b1a <OD_find+0xaa>
        OD_entry_t* entry = &od->list[min];
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6859      	ldr	r1, [r3, #4]
 8001afe:	8afa      	ldrh	r2, [r7, #22]
 8001b00:	4613      	mov	r3, r2
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	4413      	add	r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	440b      	add	r3, r1
 8001b0a:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	887a      	ldrh	r2, [r7, #2]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d101      	bne.n	8001b1a <OD_find+0xaa>
            return entry;
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	e000      	b.n	8001b1c <OD_find+0xac>
        }
    }

    return NULL; /* entry does not exist in OD */
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	371c      	adds	r7, #28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <OD_getSub>:

ODR_t
OD_getSub(const OD_entry_t* entry, uint8_t subIndex, OD_IO_t* io, bool_t odOrig) {
 8001b28:	b480      	push	{r7}
 8001b2a:	b08d      	sub	sp, #52	@ 0x34
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	460b      	mov	r3, r1
 8001b36:	72fb      	strb	r3, [r7, #11]
    if ((entry == NULL) || (entry->odObject == NULL)) {
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <OD_getSub+0x1e>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <OD_getSub+0x22>
        return ODR_IDX_NOT_EXIST;
 8001b46:	2305      	movs	r3, #5
 8001b48:	e0e7      	b.n	8001d1a <OD_getSub+0x1f2>
    }
    if (io == NULL) {
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d101      	bne.n	8001b54 <OD_getSub+0x2c>
        return ODR_DEV_INCOMPAT;
 8001b50:	2309      	movs	r3, #9
 8001b52:	e0e2      	b.n	8001d1a <OD_getSub+0x1f2>
    }

    ODR_t ret = ODR_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    OD_stream_t* stream = &io->stream;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	623b      	str	r3, [r7, #32]

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & (uint8_t)ODT_TYPE_MASK) {
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	78db      	ldrb	r3, [r3, #3]
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d055      	beq.n	8001c16 <OD_getSub+0xee>
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	f300 8093 	bgt.w	8001c96 <OD_getSub+0x16e>
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d002      	beq.n	8001b7a <OD_getSub+0x52>
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d017      	beq.n	8001ba8 <OD_getSub+0x80>
 8001b78:	e08d      	b.n	8001c96 <OD_getSub+0x16e>
        case ODT_VAR: {
            if (subIndex > 0U) {
 8001b7a:	7afb      	ldrb	r3, [r7, #11]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d003      	beq.n	8001b88 <OD_getSub+0x60>
                ret = ODR_SUB_NOT_EXIST;
 8001b80:	230e      	movs	r3, #14
 8001b82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 8001b86:	e08a      	b.n	8001c9e <OD_getSub+0x176>
            }
            CO_PROGMEM OD_obj_var_t* odo = entry->odObject;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	613b      	str	r3, [r7, #16]

            stream->attribute = odo->attribute;
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	791a      	ldrb	r2, [r3, #4]
 8001b92:	6a3b      	ldr	r3, [r7, #32]
 8001b94:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig;
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	6a3b      	ldr	r3, [r7, #32]
 8001b9c:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataLength;
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	609a      	str	r2, [r3, #8]
            break;
 8001ba6:	e07a      	b.n	8001c9e <OD_getSub+0x176>
        }
        case ODT_ARR: {
            if (subIndex >= entry->subEntriesCount) {
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	789b      	ldrb	r3, [r3, #2]
 8001bac:	7afa      	ldrb	r2, [r7, #11]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d303      	bcc.n	8001bba <OD_getSub+0x92>
                ret = ODR_SUB_NOT_EXIST;
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 8001bb8:	e071      	b.n	8001c9e <OD_getSub+0x176>
            }
            CO_PROGMEM OD_obj_array_t* odo = entry->odObject;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	61bb      	str	r3, [r7, #24]

            if (subIndex == 0U) {
 8001bc0:	7afb      	ldrb	r3, [r7, #11]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10b      	bne.n	8001bde <OD_getSub+0xb6>
                stream->attribute = odo->attribute0;
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	7a1a      	ldrb	r2, [r3, #8]
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	741a      	strb	r2, [r3, #16]
                stream->dataOrig = odo->dataOrig0;
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	6a3b      	ldr	r3, [r7, #32]
 8001bd4:	601a      	str	r2, [r3, #0]
                stream->dataLength = 1;
 8001bd6:	6a3b      	ldr	r3, [r7, #32]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	609a      	str	r2, [r3, #8]
                stream->attribute = odo->attribute;
                uint8_t* ptr = odo->dataOrig;
                stream->dataOrig = (ptr == NULL) ? ptr : (ptr + (odo->dataElementSizeof * (uint8_t)(subIndex - 1U)));
                stream->dataLength = odo->dataElementLength;
            }
            break;
 8001bdc:	e05f      	b.n	8001c9e <OD_getSub+0x176>
                stream->attribute = odo->attribute;
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	7a5a      	ldrb	r2, [r3, #9]
 8001be2:	6a3b      	ldr	r3, [r7, #32]
 8001be4:	741a      	strb	r2, [r3, #16]
                uint8_t* ptr = odo->dataOrig;
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	617b      	str	r3, [r7, #20]
                stream->dataOrig = (ptr == NULL) ? ptr : (ptr + (odo->dataElementSizeof * (uint8_t)(subIndex - 1U)));
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d009      	beq.n	8001c06 <OD_getSub+0xde>
 8001bf2:	69bb      	ldr	r3, [r7, #24]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	7afa      	ldrb	r2, [r7, #11]
 8001bf8:	3a01      	subs	r2, #1
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	fb02 f303 	mul.w	r3, r2, r3
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	4413      	add	r3, r2
 8001c04:	e000      	b.n	8001c08 <OD_getSub+0xe0>
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	6a3a      	ldr	r2, [r7, #32]
 8001c0a:	6013      	str	r3, [r2, #0]
                stream->dataLength = odo->dataElementLength;
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	68da      	ldr	r2, [r3, #12]
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	609a      	str	r2, [r3, #8]
            break;
 8001c14:	e043      	b.n	8001c9e <OD_getSub+0x176>
        }
        case ODT_REC: {
            CO_PROGMEM OD_obj_record_t* odoArr = entry->odObject;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	61fb      	str	r3, [r7, #28]
            CO_PROGMEM OD_obj_record_t* odo = NULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8001c20:	2300      	movs	r3, #0
 8001c22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001c26:	e01c      	b.n	8001c62 <OD_getSub+0x13a>
                if (odoArr[i].subIndex == subIndex) {
 8001c28:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	461a      	mov	r2, r3
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	4413      	add	r3, r2
 8001c3a:	791b      	ldrb	r3, [r3, #4]
 8001c3c:	7afa      	ldrb	r2, [r7, #11]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d10a      	bne.n	8001c58 <OD_getSub+0x130>
                    odo = &odoArr[i];
 8001c42:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001c46:	4613      	mov	r3, r2
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	4413      	add	r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	461a      	mov	r2, r3
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	4413      	add	r3, r2
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
                    break;
 8001c56:	e00a      	b.n	8001c6e <OD_getSub+0x146>
            for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8001c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	789b      	ldrb	r3, [r3, #2]
 8001c66:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d3dc      	bcc.n	8001c28 <OD_getSub+0x100>
                }
            }
            if (odo == NULL) {
 8001c6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d103      	bne.n	8001c7c <OD_getSub+0x154>
                ret = ODR_SUB_NOT_EXIST;
 8001c74:	230e      	movs	r3, #14
 8001c76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                break;
 8001c7a:	e010      	b.n	8001c9e <OD_getSub+0x176>
            }

            stream->attribute = odo->attribute;
 8001c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7e:	795a      	ldrb	r2, [r3, #5]
 8001c80:	6a3b      	ldr	r3, [r7, #32]
 8001c82:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig;
 8001c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataLength;
 8001c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	609a      	str	r2, [r3, #8]
            break;
 8001c94:	e003      	b.n	8001c9e <OD_getSub+0x176>
        }
        default: {
            ret = ODR_DEV_INCOMPAT;
 8001c96:	2309      	movs	r3, #9
 8001c98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8001c9c:	bf00      	nop
        }
    }

    if (ret == ODR_OK) {
 8001c9e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d137      	bne.n	8001d16 <OD_getSub+0x1ee>
        /* Access data from the original OD location */
        if ((entry->extension == NULL) || odOrig) {
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <OD_getSub+0x18c>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d009      	beq.n	8001cc8 <OD_getSub+0x1a0>
            io->read = OD_readOriginal;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a1c      	ldr	r2, [pc, #112]	@ (8001d28 <OD_getSub+0x200>)
 8001cb8:	619a      	str	r2, [r3, #24]
            io->write = OD_writeOriginal;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8001d2c <OD_getSub+0x204>)
 8001cbe:	61da      	str	r2, [r3, #28]
            stream->object = NULL;
 8001cc0:	6a3b      	ldr	r3, [r7, #32]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	e01c      	b.n	8001d02 <OD_getSub+0x1da>
        }
        /* Access data from extension specified by application */
        else {
            io->read = (entry->extension->read != NULL) ? entry->extension->read : OD_readDisabled;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <OD_getSub+0x1b2>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	e000      	b.n	8001cdc <OD_getSub+0x1b4>
 8001cda:	4b15      	ldr	r3, [pc, #84]	@ (8001d30 <OD_getSub+0x208>)
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6193      	str	r3, [r2, #24]
            io->write = (entry->extension->write != NULL) ? entry->extension->write : OD_writeDisabled;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d003      	beq.n	8001cf2 <OD_getSub+0x1ca>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	e000      	b.n	8001cf4 <OD_getSub+0x1cc>
 8001cf2:	4b10      	ldr	r3, [pc, #64]	@ (8001d34 <OD_getSub+0x20c>)
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	61d3      	str	r3, [r2, #28]
            stream->object = entry->extension->object;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	605a      	str	r2, [r3, #4]
        }

        /* Reset stream data offset */
        stream->dataOffset = 0;
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	2200      	movs	r2, #0
 8001d06:	60da      	str	r2, [r3, #12]

        /* Add informative data */
        stream->index = entry->index;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	881a      	ldrh	r2, [r3, #0]
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	825a      	strh	r2, [r3, #18]
        stream->subIndex = subIndex;
 8001d10:	6a3b      	ldr	r3, [r7, #32]
 8001d12:	7afa      	ldrb	r2, [r7, #11]
 8001d14:	751a      	strb	r2, [r3, #20]
    }

    return ret;
 8001d16:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3734      	adds	r7, #52	@ 0x34
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	080018af 	.word	0x080018af
 8001d2c:	0800195f 	.word	0x0800195f
 8001d30:	08001a39 	.word	0x08001a39
 8001d34:	08001a55 	.word	0x08001a55

08001d38 <OD_getSDOabCode>:

uint32_t
OD_getSDOabCode(ODR_t returnCode) {
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
        0x08000022UL, /* Data cannot be tran. because of present device state */
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return ((returnCode < ODR_OK) || (returnCode >= ODR_COUNT)) ? abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8001d42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	db03      	blt.n	8001d52 <OD_getSDOabCode+0x1a>
 8001d4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4e:	2b19      	cmp	r3, #25
 8001d50:	dd02      	ble.n	8001d58 <OD_getSDOabCode+0x20>
 8001d52:	4b07      	ldr	r3, [pc, #28]	@ (8001d70 <OD_getSDOabCode+0x38>)
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	e004      	b.n	8001d62 <OD_getSDOabCode+0x2a>
 8001d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <OD_getSDOabCode+0x38>)
 8001d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	0800df20 	.word	0x0800df20

08001d74 <OD_get_value>:

ODR_t
OD_get_value(const OD_entry_t* entry, uint8_t subIndex, void* val, OD_size_t len, bool_t odOrig) {
 8001d74:	b590      	push	{r4, r7, lr}
 8001d76:	b091      	sub	sp, #68	@ 0x44
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	607a      	str	r2, [r7, #4]
 8001d7e:	603b      	str	r3, [r7, #0]
 8001d80:	460b      	mov	r3, r1
 8001d82:	72fb      	strb	r3, [r7, #11]
    if (val == NULL) {
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <OD_get_value+0x1a>
        return ODR_DEV_INCOMPAT;
 8001d8a:	2309      	movs	r3, #9
 8001d8c:	e02b      	b.n	8001de6 <OD_get_value+0x72>
    }

    OD_IO_t io = {NULL};
 8001d8e:	f107 0318 	add.w	r3, r7, #24
 8001d92:	2220      	movs	r2, #32
 8001d94:	2100      	movs	r1, #0
 8001d96:	4618      	mov	r0, r3
 8001d98:	f00b fb2a 	bl	800d3f0 <memset>
    OD_stream_t* stream = &io.stream;
 8001d9c:	f107 0318 	add.w	r3, r7, #24
 8001da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t countRd = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8001da6:	f107 0218 	add.w	r2, r7, #24
 8001daa:	7af9      	ldrb	r1, [r7, #11]
 8001dac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f7ff feba 	bl	8001b28 <OD_getSub>
 8001db4:	4603      	mov	r3, r0
 8001db6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (ret != ODR_OK) {
 8001dba:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d002      	beq.n	8001dc8 <OD_get_value+0x54>
        return ret;
 8001dc2:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8001dc6:	e00e      	b.n	8001de6 <OD_get_value+0x72>
    }
    if (stream->dataLength != len) {
 8001dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	683a      	ldr	r2, [r7, #0]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d001      	beq.n	8001dd6 <OD_get_value+0x62>
        return ODR_TYPE_MISMATCH;
 8001dd2:	230b      	movs	r3, #11
 8001dd4:	e007      	b.n	8001de6 <OD_get_value+0x72>
    }

    return io.read(stream, val, len, &countRd);
 8001dd6:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	683a      	ldr	r2, [r7, #0]
 8001dde:	6879      	ldr	r1, [r7, #4]
 8001de0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001de2:	47a0      	blx	r4
 8001de4:	4603      	mov	r3, r0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3744      	adds	r7, #68	@ 0x44
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd90      	pop	{r4, r7, pc}

08001dee <OD_set_value>:

ODR_t
OD_set_value(const OD_entry_t* entry, uint8_t subIndex, void* val, OD_size_t len, bool_t odOrig) {
 8001dee:	b590      	push	{r4, r7, lr}
 8001df0:	b091      	sub	sp, #68	@ 0x44
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	60f8      	str	r0, [r7, #12]
 8001df6:	607a      	str	r2, [r7, #4]
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	72fb      	strb	r3, [r7, #11]
    if (val == NULL) {
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <OD_set_value+0x1a>
        return ODR_DEV_INCOMPAT;
 8001e04:	2309      	movs	r3, #9
 8001e06:	e02b      	b.n	8001e60 <OD_set_value+0x72>
    }

    OD_IO_t io = {NULL};
 8001e08:	f107 0318 	add.w	r3, r7, #24
 8001e0c:	2220      	movs	r2, #32
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4618      	mov	r0, r3
 8001e12:	f00b faed 	bl	800d3f0 <memset>
    OD_stream_t* stream = &io.stream;
 8001e16:	f107 0318 	add.w	r3, r7, #24
 8001e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t countWritten = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8001e20:	f107 0218 	add.w	r2, r7, #24
 8001e24:	7af9      	ldrb	r1, [r7, #11]
 8001e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e28:	68f8      	ldr	r0, [r7, #12]
 8001e2a:	f7ff fe7d 	bl	8001b28 <OD_getSub>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (ret != ODR_OK) {
 8001e34:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d002      	beq.n	8001e42 <OD_set_value+0x54>
        return ret;
 8001e3c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8001e40:	e00e      	b.n	8001e60 <OD_set_value+0x72>
    }
    if (stream->dataLength != len) {
 8001e42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	683a      	ldr	r2, [r7, #0]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d001      	beq.n	8001e50 <OD_set_value+0x62>
        return ODR_TYPE_MISMATCH;
 8001e4c:	230b      	movs	r3, #11
 8001e4e:	e007      	b.n	8001e60 <OD_set_value+0x72>
    }

    return io.write(stream, val, len, &countWritten);
 8001e50:	6b7c      	ldr	r4, [r7, #52]	@ 0x34
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001e5c:	47a0      	blx	r4
 8001e5e:	4603      	mov	r3, r0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3744      	adds	r7, #68	@ 0x44
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}

08001e68 <OD_getPtr>:

void*
OD_getPtr(const OD_entry_t* entry, uint8_t subIndex, OD_size_t len, ODR_t* err) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08e      	sub	sp, #56	@ 0x38
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	607a      	str	r2, [r7, #4]
 8001e72:	603b      	str	r3, [r7, #0]
 8001e74:	460b      	mov	r3, r1
 8001e76:	72fb      	strb	r3, [r7, #11]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t* stream = &io.stream;
 8001e78:	f107 0310 	add.w	r3, r7, #16
 8001e7c:	633b      	str	r3, [r7, #48]	@ 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 8001e7e:	f107 0210 	add.w	r2, r7, #16
 8001e82:	7af9      	ldrb	r1, [r7, #11]
 8001e84:	2301      	movs	r3, #1
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f7ff fe4e 	bl	8001b28 <OD_getSub>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if (errCopy == ODR_OK) {
 8001e92:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d116      	bne.n	8001ec8 <OD_getPtr+0x60>
        if ((stream->dataOrig == NULL) || (stream->dataLength == 0U)) {
 8001e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <OD_getPtr+0x42>
 8001ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d103      	bne.n	8001eb2 <OD_getPtr+0x4a>
            errCopy = ODR_DEV_INCOMPAT;
 8001eaa:	2309      	movs	r3, #9
 8001eac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001eb0:	e00a      	b.n	8001ec8 <OD_getPtr+0x60>
        } else if ((len != 0U) && (len != stream->dataLength)) {
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <OD_getPtr+0x60>
 8001eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d002      	beq.n	8001ec8 <OD_getPtr+0x60>
            errCopy = ODR_TYPE_MISMATCH;
 8001ec2:	230b      	movs	r3, #11
 8001ec4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        } else { /* MISRA C 2004 14.10 */
        }
    }

    if (err != NULL) {
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <OD_getPtr+0x6e>
        *err = errCopy;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001ed4:	701a      	strb	r2, [r3, #0]
    }

    return (errCopy == ODR_OK) ? stream->dataOrig : NULL;
 8001ed6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d102      	bne.n	8001ee4 <OD_getPtr+0x7c>
 8001ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	e000      	b.n	8001ee6 <OD_getPtr+0x7e>
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3738      	adds	r7, #56	@ 0x38
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <CO_getUint8>:
CO_getUint8(const void* buf) {
 8001eee:	b480      	push	{r7}
 8001ef0:	b085      	sub	sp, #20
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	73fb      	strb	r3, [r7, #15]
    return value;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3714      	adds	r7, #20
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <CO_getUint16>:
CO_getUint16(const void* buf) {
 8001f0a:	b480      	push	{r7}
 8001f0c:	b085      	sub	sp, #20
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	81fb      	strh	r3, [r7, #14]
    return value;
 8001f1a:	89fb      	ldrh	r3, [r7, #14]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	60fb      	str	r3, [r7, #12]
    return value;
 8001f36:	68fb      	ldr	r3, [r7, #12]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <CO_setUint32>:
CO_setUint32(void* buf, uint32_t value) {
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	6039      	str	r1, [r7, #0]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	601a      	str	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 8001f54:	2304      	movs	r3, #4
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d002      	beq.n	8001f76 <OD_getIndex+0x14>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	e000      	b.n	8001f78 <OD_getIndex+0x16>
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8001f94:	2305      	movs	r3, #5
 8001f96:	e003      	b.n	8001fa0 <OD_extension_init+0x1c>
    entry->extension = extension;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001f9e:	2300      	movs	r3, #0
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af02      	add	r7, sp, #8
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	603b      	str	r3, [r7, #0]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001fbc:	7af9      	ldrb	r1, [r7, #11]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	68f8      	ldr	r0, [r7, #12]
 8001fc8:	f7ff fed4 	bl	8001d74 <OD_get_value>
 8001fcc:	4603      	mov	r3, r0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <OD_get_u16>:
OD_get_u16(const OD_entry_t* entry, uint8_t subIndex, uint16_t* val, bool_t odOrig) {
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b086      	sub	sp, #24
 8001fda:	af02      	add	r7, sp, #8
 8001fdc:	60f8      	str	r0, [r7, #12]
 8001fde:	607a      	str	r2, [r7, #4]
 8001fe0:	603b      	str	r3, [r7, #0]
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001fe6:	7af9      	ldrb	r1, [r7, #11]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2302      	movs	r3, #2
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	68f8      	ldr	r0, [r7, #12]
 8001ff2:	f7ff febf 	bl	8001d74 <OD_get_value>
 8001ff6:	4603      	mov	r3, r0
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af02      	add	r7, sp, #8
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	607a      	str	r2, [r7, #4]
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	460b      	mov	r3, r1
 800200e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8002010:	7af9      	ldrb	r1, [r7, #11]
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	9300      	str	r3, [sp, #0]
 8002016:	2304      	movs	r3, #4
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	68f8      	ldr	r0, [r7, #12]
 800201c:	f7ff feaa 	bl	8001d74 <OD_get_value>
 8002020:	4603      	mov	r3, r0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <OD_write_dummy>:
 * Custom function for write dummy OD object. Will be used only from RPDO.
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_dummy(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	60f8      	str	r0, [r7, #12]
 8002032:	60b9      	str	r1, [r7, #8]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	603b      	str	r3, [r7, #0]
    (void)stream;
    (void)buf;
    if (countWritten != NULL) {
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d002      	beq.n	8002044 <OD_write_dummy+0x1a>
        *countWritten = count;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	601a      	str	r2, [r3, #0]
    }
    return ODR_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3714      	adds	r7, #20
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <OD_read_dummy>:
 * Custom function for read dummy OD object. Will be used only from TPDO.
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_dummy(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 8002052:	b580      	push	{r7, lr}
 8002054:	b084      	sub	sp, #16
 8002056:	af00      	add	r7, sp, #0
 8002058:	60f8      	str	r0, [r7, #12]
 800205a:	60b9      	str	r1, [r7, #8]
 800205c:	607a      	str	r2, [r7, #4]
 800205e:	603b      	str	r3, [r7, #0]
    if ((buf == NULL) || (stream == NULL) || (countRead == NULL)) {
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d005      	beq.n	8002072 <OD_read_dummy+0x20>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d002      	beq.n	8002072 <OD_read_dummy+0x20>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d101      	bne.n	8002076 <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 8002072:	2309      	movs	r3, #9
 8002074:	e010      	b.n	8002098 <OD_read_dummy+0x46>
    }

    if (count > stream->dataLength) {
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	d902      	bls.n	8002086 <OD_read_dummy+0x34>
        count = stream->dataLength;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	607b      	str	r3, [r7, #4]
    }

    (void)memset(buf, 0, count);
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	2100      	movs	r1, #0
 800208a:	68b8      	ldr	r0, [r7, #8]
 800208c:	f00b f9b0 	bl	800d3f0 <memset>

    *countRead = count;
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3710      	adds	r7, #16
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}

080020a0 <PDOconfigMap>:
 * @param OD Object Dictionary.
 *
 * @return ODR_OK on success, otherwise error reason.
 */
static ODR_t
PDOconfigMap(CO_PDO_common_t* PDO, uint32_t map, uint8_t mapIndex, bool_t isRPDO, OD_t* OD) {
 80020a0:	b5b0      	push	{r4, r5, r7, lr}
 80020a2:	b092      	sub	sp, #72	@ 0x48
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	603b      	str	r3, [r7, #0]
 80020ac:	4613      	mov	r3, r2
 80020ae:	71fb      	strb	r3, [r7, #7]
    uint16_t index = (uint16_t)(map >> 16);
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	0c1b      	lsrs	r3, r3, #16
 80020b4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    uint8_t subIndex = (uint8_t)(map >> 8);
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	0a1b      	lsrs	r3, r3, #8
 80020bc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t mappedLengthBits = (uint8_t)map;
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t mappedLength = mappedLengthBits >> 3;
 80020c6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80020ca:	08db      	lsrs	r3, r3, #3
 80020cc:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    OD_IO_t* OD_IO = &PDO->OD_IO[mapIndex];
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	015b      	lsls	r3, r3, #5
 80020d4:	3310      	adds	r3, #16
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4413      	add	r3, r2
 80020da:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 80020dc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80020e0:	2b08      	cmp	r3, #8
 80020e2:	d901      	bls.n	80020e8 <PDOconfigMap+0x48>
        return ODR_MAP_LEN; /* PDO length exceeded */
 80020e4:	2307      	movs	r3, #7
 80020e6:	e090      	b.n	800220a <PDOconfigMap+0x16a>
    }

    /* is there a reference to the dummy entry */
    if ((index < 0x20U) && (subIndex == 0U)) {
 80020e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80020ec:	2b1f      	cmp	r3, #31
 80020ee:	d81a      	bhi.n	8002126 <PDOconfigMap+0x86>
 80020f0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d116      	bne.n	8002126 <PDOconfigMap+0x86>
        OD_stream_t* stream = &OD_IO->stream;
 80020f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80020fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        (void)memset(stream, 0, sizeof(OD_stream_t));
 80020fc:	2218      	movs	r2, #24
 80020fe:	2100      	movs	r1, #0
 8002100:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002102:	f00b f975 	bl	800d3f0 <memset>
        stream->dataLength = mappedLength;
 8002106:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800210a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800210c:	609a      	str	r2, [r3, #8]
        stream->dataOffset = mappedLength;
 800210e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8002112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002114:	60da      	str	r2, [r3, #12]
        OD_IO->read = OD_read_dummy;
 8002116:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002118:	4a3e      	ldr	r2, [pc, #248]	@ (8002214 <PDOconfigMap+0x174>)
 800211a:	619a      	str	r2, [r3, #24]
        OD_IO->write = OD_write_dummy;
 800211c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800211e:	4a3e      	ldr	r2, [pc, #248]	@ (8002218 <PDOconfigMap+0x178>)
 8002120:	61da      	str	r2, [r3, #28]
        return ODR_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	e071      	b.n	800220a <PDOconfigMap+0x16a>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t* entry = OD_find(OD, index);
 8002126:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800212a:	4619      	mov	r1, r3
 800212c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800212e:	f7ff fc9f 	bl	8001a70 <OD_find>
 8002132:	6378      	str	r0, [r7, #52]	@ 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 8002134:	f107 0210 	add.w	r2, r7, #16
 8002138:	f897 1045 	ldrb.w	r1, [r7, #69]	@ 0x45
 800213c:	2300      	movs	r3, #0
 800213e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002140:	f7ff fcf2 	bl	8001b28 <OD_getSub>
 8002144:	4603      	mov	r3, r0
 8002146:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (odRet != ODR_OK) {
 800214a:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800214e:	2b00      	cmp	r3, #0
 8002150:	d002      	beq.n	8002158 <PDOconfigMap+0xb8>
        return odRet;
 8002152:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002156:	e058      	b.n	800220a <PDOconfigMap+0x16a>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? (OD_attr_t)(ODA_RPDO) : (OD_attr_t)(ODA_TPDO);
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <PDOconfigMap+0xc2>
 800215e:	2308      	movs	r3, #8
 8002160:	e000      	b.n	8002164 <PDOconfigMap+0xc4>
 8002162:	2304      	movs	r3, #4
 8002164:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    if (((OD_IOcopy.stream.attribute & testAttribute) == 0U) || ((mappedLengthBits & 0x07U) != 0U)
 8002168:	f897 2020 	ldrb.w	r2, [r7, #32]
 800216c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8002170:	4013      	ands	r3, r2
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d00a      	beq.n	800218e <PDOconfigMap+0xee>
 8002178:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800217c:	f003 0307 	and.w	r3, r3, #7
 8002180:	2b00      	cmp	r3, #0
 8002182:	d104      	bne.n	800218e <PDOconfigMap+0xee>
        || (OD_IOcopy.stream.dataLength < mappedLength)) {
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800218a:	429a      	cmp	r2, r3
 800218c:	d201      	bcs.n	8002192 <PDOconfigMap+0xf2>
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 800218e:	2306      	movs	r3, #6
 8002190:	e03b      	b.n	800220a <PDOconfigMap+0x16a>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 8002192:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002194:	461d      	mov	r5, r3
 8002196:	f107 0410 	add.w	r4, r7, #16
 800219a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800219c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800219e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80021a2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    OD_IO->stream.dataOffset = mappedLength;
 80021a6:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80021aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021ac:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d129      	bne.n	8002208 <PDOconfigMap+0x168>
        if ((subIndex < (OD_FLAGS_PDO_SIZE * 8U)) && (entry->extension != NULL)) {
 80021b4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80021b8:	2b1f      	cmp	r3, #31
 80021ba:	d81f      	bhi.n	80021fc <PDOconfigMap+0x15c>
 80021bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d01b      	beq.n	80021fc <PDOconfigMap+0x15c>
            PDO->flagPDObyte[mapIndex] = &entry->extension->flagsPDO[subIndex >> 3];
 80021c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c6:	6899      	ldr	r1, [r3, #8]
 80021c8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80021cc:	08db      	lsrs	r3, r3, #3
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	79fa      	ldrb	r2, [r7, #7]
 80021d2:	3308      	adds	r3, #8
 80021d4:	440b      	add	r3, r1
 80021d6:	1d19      	adds	r1, r3, #4
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3244      	adds	r2, #68	@ 0x44
 80021dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            PDO->flagPDObitmask[mapIndex] = 1U << (subIndex & 0x07U);
 80021e0:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80021e4:	f003 0307 	and.w	r3, r3, #7
 80021e8:	2201      	movs	r2, #1
 80021ea:	409a      	lsls	r2, r3
 80021ec:	79fb      	ldrb	r3, [r7, #7]
 80021ee:	b2d1      	uxtb	r1, r2
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	4413      	add	r3, r2
 80021f4:	460a      	mov	r2, r1
 80021f6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
 80021fa:	e005      	b.n	8002208 <PDOconfigMap+0x168>
        } else {
            PDO->flagPDObyte[mapIndex] = NULL;
 80021fc:	79fa      	ldrb	r2, [r7, #7]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	3244      	adds	r2, #68	@ 0x44
 8002202:	2100      	movs	r1, #0
 8002204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }
    }
#endif

    return ODR_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3748      	adds	r7, #72	@ 0x48
 800220e:	46bd      	mov	sp, r7
 8002210:	bdb0      	pop	{r4, r5, r7, pc}
 8002212:	bf00      	nop
 8002214:	08002053 	.word	0x08002053
 8002218:	0800202b 	.word	0x0800202b

0800221c <PDO_initMapping>:
 *
 * @return #CO_ReturnError_t CO_ERROR_NO on success.
 */
static CO_ReturnError_t
PDO_initMapping(CO_PDO_common_t* PDO, OD_t* OD, OD_entry_t* OD_PDOMapPar, bool_t isRPDO, uint32_t* errInfo,
                uint32_t* erroneousMap) {
 800221c:	b580      	push	{r7, lr}
 800221e:	b08c      	sub	sp, #48	@ 0x30
 8002220:	af02      	add	r7, sp, #8
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t mappedObjectsCount = 0;
 800222e:	2300      	movs	r3, #0
 8002230:	76fb      	strb	r3, [r7, #27]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 8002232:	f107 021b 	add.w	r2, r7, #27
 8002236:	2301      	movs	r3, #1
 8002238:	2100      	movs	r1, #0
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7ff feb6 	bl	8001fac <OD_get_u8>
 8002240:	4603      	mov	r3, r0
 8002242:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8002246:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00c      	beq.n	8002268 <PDO_initMapping+0x4c>
        if (errInfo != NULL) {
 800224e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002250:	2b00      	cmp	r3, #0
 8002252:	d006      	beq.n	8002262 <PDO_initMapping+0x46>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff fe84 	bl	8001f62 <OD_getIndex>
 800225a:	4603      	mov	r3, r0
 800225c:	021a      	lsls	r2, r3, #8
 800225e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002260:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002262:	f06f 030b 	mvn.w	r3, #11
 8002266:	e07f      	b.n	8002368 <PDO_initMapping+0x14c>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800226e:	e05b      	b.n	8002328 <PDO_initMapping+0x10c>
        OD_IO_t* OD_IO = &PDO->OD_IO[i];
 8002270:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002274:	015b      	lsls	r3, r3, #5
 8002276:	3310      	adds	r3, #16
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	4413      	add	r3, r2
 800227c:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1U, &map, true);
 8002282:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002286:	3301      	adds	r3, #1
 8002288:	b2d9      	uxtb	r1, r3
 800228a:	f107 0214 	add.w	r2, r7, #20
 800228e:	2301      	movs	r3, #1
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f7ff feb5 	bl	8002000 <OD_get_u32>
 8002296:	4603      	mov	r3, r0
 8002298:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet == ODR_SUB_NOT_EXIST) {
 800229c:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80022a0:	2b0e      	cmp	r3, #14
 80022a2:	d03b      	beq.n	800231c <PDO_initMapping+0x100>
            continue;
        }
        if (odRet != ODR_OK) {
 80022a4:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d00f      	beq.n	80022cc <PDO_initMapping+0xb0>
            if (errInfo != NULL) {
 80022ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d009      	beq.n	80022c6 <PDO_initMapping+0xaa>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8) | i;
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff fe55 	bl	8001f62 <OD_getIndex>
 80022b8:	4603      	mov	r3, r0
 80022ba:	021a      	lsls	r2, r3, #8
 80022bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80022c0:	431a      	orrs	r2, r3
 80022c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c4:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 80022c6:	f06f 030b 	mvn.w	r3, #11
 80022ca:	e04d      	b.n	8002368 <PDO_initMapping+0x14c>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 80022cc:	6979      	ldr	r1, [r7, #20]
 80022ce:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	9300      	str	r3, [sp, #0]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff fee1 	bl	80020a0 <PDOconfigMap>
 80022de:	4603      	mov	r3, r0
 80022e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (odRet != ODR_OK) {
 80022e4:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00c      	beq.n	8002306 <PDO_initMapping+0xea>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	22ff      	movs	r2, #255	@ 0xff
 80022f6:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0U) {
 80022f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d102      	bne.n	8002306 <PDO_initMapping+0xea>
                *erroneousMap = map;
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002304:	601a      	str	r2, [r3, #0]
            }
        }

        if (i < mappedObjectsCount) {
 8002306:	7efb      	ldrb	r3, [r7, #27]
 8002308:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800230c:	429a      	cmp	r2, r3
 800230e:	d206      	bcs.n	800231e <PDO_initMapping+0x102>
            pdoDataLength += OD_IO->stream.dataOffset;
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002316:	4413      	add	r3, r2
 8002318:	627b      	str	r3, [r7, #36]	@ 0x24
 800231a:	e000      	b.n	800231e <PDO_initMapping+0x102>
            continue;
 800231c:	bf00      	nop
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 800231e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002322:	3301      	adds	r3, #1
 8002324:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002328:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800232c:	2b07      	cmp	r3, #7
 800232e:	d99f      	bls.n	8002270 <PDO_initMapping+0x54>
        }
    }
    if ((pdoDataLength > CO_PDO_MAX_SIZE) || ((pdoDataLength == 0U) && (mappedObjectsCount > 0U))) {
 8002330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002332:	2b08      	cmp	r3, #8
 8002334:	d805      	bhi.n	8002342 <PDO_initMapping+0x126>
 8002336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002338:	2b00      	cmp	r3, #0
 800233a:	d109      	bne.n	8002350 <PDO_initMapping+0x134>
 800233c:	7efb      	ldrb	r3, [r7, #27]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d006      	beq.n	8002350 <PDO_initMapping+0x134>
        if (*erroneousMap == 0U) {
 8002342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d102      	bne.n	8002350 <PDO_initMapping+0x134>
            *erroneousMap = 1;
 800234a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800234c:	2201      	movs	r2, #1
 800234e:	601a      	str	r2, [r3, #0]
        }
    }

    if (*erroneousMap == 0U) {
 8002350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d106      	bne.n	8002366 <PDO_initMapping+0x14a>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235a:	b2da      	uxtb	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002360:	7efa      	ldrb	r2, [r7, #27]
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3728      	adds	r7, #40	@ 0x28
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <OD_write_PDO_mapping>:
 * Custom function for writing OD object "PDO mapping parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_PDO_mapping(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b08e      	sub	sp, #56	@ 0x38
 8002374:	af02      	add	r7, sp, #8
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
 800237c:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL) || (stream->subIndex > CO_PDO_MAX_MAPPED_ENTRIES)) {
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d009      	beq.n	8002398 <OD_write_PDO_mapping+0x28>
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d006      	beq.n	8002398 <OD_write_PDO_mapping+0x28>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d003      	beq.n	8002398 <OD_write_PDO_mapping+0x28>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	7d1b      	ldrb	r3, [r3, #20]
 8002394:	2b08      	cmp	r3, #8
 8002396:	d901      	bls.n	800239c <OD_write_PDO_mapping+0x2c>
        return ODR_DEV_INCOMPAT;
 8002398:	2309      	movs	r3, #9
 800239a:	e07e      	b.n	800249a <OD_write_PDO_mapping+0x12a>
    }

    /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
    CO_PDO_common_t* PDO = stream->object;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* PDO must be disabled before mapping configuration */
    if ((PDO->valid) || ((PDO->mappedObjectsCount != 0U) && (stream->subIndex > 0U))) {
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d107      	bne.n	80023ba <OD_write_PDO_mapping+0x4a>
 80023aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ac:	7b5b      	ldrb	r3, [r3, #13]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d005      	beq.n	80023be <OD_write_PDO_mapping+0x4e>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	7d1b      	ldrb	r3, [r3, #20]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <OD_write_PDO_mapping+0x4e>
        return ODR_UNSUPP_ACCESS;
 80023ba:	2302      	movs	r3, #2
 80023bc:	e06d      	b.n	800249a <OD_write_PDO_mapping+0x12a>
    }

    if (stream->subIndex == 0U) {
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	7d1b      	ldrb	r3, [r3, #20]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d145      	bne.n	8002452 <OD_write_PDO_mapping+0xe2>
        uint8_t mappedObjectsCount = CO_getUint8(buf);
 80023c6:	68b8      	ldr	r0, [r7, #8]
 80023c8:	f7ff fd91 	bl	8001eee <CO_getUint8>
 80023cc:	4603      	mov	r3, r0
 80023ce:	77bb      	strb	r3, [r7, #30]
        size_t pdoDataLength = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if (mappedObjectsCount > CO_PDO_MAX_MAPPED_ENTRIES) {
 80023d4:	7fbb      	ldrb	r3, [r7, #30]
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d901      	bls.n	80023de <OD_write_PDO_mapping+0x6e>
            return ODR_MAP_LEN;
 80023da:	2307      	movs	r3, #7
 80023dc:	e05d      	b.n	800249a <OD_write_PDO_mapping+0x12a>
        }

        /* validate enabled mapping parameters */
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 80023de:	2300      	movs	r3, #0
 80023e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80023e4:	e01b      	b.n	800241e <OD_write_PDO_mapping+0xae>
            OD_IO_t* OD_IO = &PDO->OD_IO[i];
 80023e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80023ea:	015b      	lsls	r3, r3, #5
 80023ec:	3310      	adds	r3, #16
 80023ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f0:	4413      	add	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
            size_t dataLength = (size_t)OD_IO->stream.dataLength;
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	617b      	str	r3, [r7, #20]
            size_t mappedLength = (size_t)OD_IO->stream.dataOffset;
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	613b      	str	r3, [r7, #16]

            if (mappedLength > dataLength) {
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	429a      	cmp	r2, r3
 8002406:	d901      	bls.n	800240c <OD_write_PDO_mapping+0x9c>
                /* erroneous map since device initial values */
                return ODR_NO_MAP;
 8002408:	2306      	movs	r3, #6
 800240a:	e046      	b.n	800249a <OD_write_PDO_mapping+0x12a>
            }
            pdoDataLength += mappedLength;
 800240c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	4413      	add	r3, r2
 8002412:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 8002414:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002418:	3301      	adds	r3, #1
 800241a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800241e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002422:	7fbb      	ldrb	r3, [r7, #30]
 8002424:	429a      	cmp	r2, r3
 8002426:	d3de      	bcc.n	80023e6 <OD_write_PDO_mapping+0x76>
        }

        if (pdoDataLength > CO_PDO_MAX_SIZE) {
 8002428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242a:	2b08      	cmp	r3, #8
 800242c:	d901      	bls.n	8002432 <OD_write_PDO_mapping+0xc2>
            return ODR_MAP_LEN;
 800242e:	2307      	movs	r3, #7
 8002430:	e033      	b.n	800249a <OD_write_PDO_mapping+0x12a>
        }
        if ((pdoDataLength == 0U) && (mappedObjectsCount > 0U)) {
 8002432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002434:	2b00      	cmp	r3, #0
 8002436:	d104      	bne.n	8002442 <OD_write_PDO_mapping+0xd2>
 8002438:	7fbb      	ldrb	r3, [r7, #30]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <OD_write_PDO_mapping+0xd2>
            return ODR_INVALID_VALUE;
 800243e:	230f      	movs	r3, #15
 8002440:	e02b      	b.n	800249a <OD_write_PDO_mapping+0x12a>
        }

        /* success, update PDO */
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002444:	b2da      	uxtb	r2, r3
 8002446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002448:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 800244a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800244c:	7fba      	ldrb	r2, [r7, #30]
 800244e:	735a      	strb	r2, [r3, #13]
 8002450:	e01c      	b.n	800248c <OD_write_PDO_mapping+0x11c>
    } else {
        uint32_t val = CO_getUint32(buf);
 8002452:	68b8      	ldr	r0, [r7, #8]
 8002454:	f7ff fd68 	bl	8001f28 <CO_getUint32>
 8002458:	6238      	str	r0, [r7, #32]
        ODR_t odRet = PDOconfigMap(PDO, val, stream->subIndex - 1U, PDO->isRPDO, PDO->OD);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	7d1b      	ldrb	r3, [r3, #20]
 800245e:	3b01      	subs	r3, #1
 8002460:	b2da      	uxtb	r2, r3
 8002462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002464:	f8d3 1138 	ldr.w	r1, [r3, #312]	@ 0x138
 8002468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246a:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	460b      	mov	r3, r1
 8002472:	6a39      	ldr	r1, [r7, #32]
 8002474:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002476:	f7ff fe13 	bl	80020a0 <PDOconfigMap>
 800247a:	4603      	mov	r3, r0
 800247c:	77fb      	strb	r3, [r7, #31]
        if (odRet != ODR_OK) {
 800247e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d002      	beq.n	800248c <OD_write_PDO_mapping+0x11c>
            return odRet;
 8002486:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800248a:	e006      	b.n	800249a <OD_write_PDO_mapping+0x12a>
        }
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	68b9      	ldr	r1, [r7, #8]
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f7ff fa63 	bl	800195e <OD_writeOriginal>
 8002498:	4603      	mov	r3, r0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3730      	adds	r7, #48	@ 0x30
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <OD_read_PDO_commParam>:
 * Custom function for reading OD object "PDO communication parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_read_PDO_commParam(OD_stream_t* stream, void* buf, OD_size_t count, OD_size_t* countRead) {
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b088      	sub	sp, #32
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
 80024ae:	603b      	str	r3, [r7, #0]
    ODR_t returnCode = OD_readOriginal(stream, buf, count, countRead);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	68b9      	ldr	r1, [r7, #8]
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f7ff f9f9 	bl	80018ae <OD_readOriginal>
 80024bc:	4603      	mov	r3, r0
 80024be:	76fb      	strb	r3, [r7, #27]

    /* When reading COB_ID, add Node-Id to the read value, if necessary */
    if ((returnCode == ODR_OK) && (stream->subIndex == 1U) && (*countRead == 4U)) {
 80024c0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d134      	bne.n	8002532 <OD_read_PDO_commParam+0x90>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	7d1b      	ldrb	r3, [r3, #20]
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d130      	bne.n	8002532 <OD_read_PDO_commParam+0x90>
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d12c      	bne.n	8002532 <OD_read_PDO_commParam+0x90>
        /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
        CO_PDO_common_t* PDO = stream->object;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	617b      	str	r3, [r7, #20]
        uint32_t COB_ID = CO_getUint32(buf);
 80024de:	68b8      	ldr	r0, [r7, #8]
 80024e0:	f7ff fd22 	bl	8001f28 <CO_getUint32>
 80024e4:	61f8      	str	r0, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024ee:	827b      	strh	r3, [r7, #18]

        /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
        if ((CAN_ID != 0U) && (CAN_ID == (PDO->preDefinedCanId & 0xFF80U))) {
 80024f0:	8a7b      	ldrh	r3, [r7, #18]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d011      	beq.n	800251a <OD_read_PDO_commParam+0x78>
 80024f6:	8a7a      	ldrh	r2, [r7, #18]
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 80024fe:	4619      	mov	r1, r3
 8002500:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8002504:	400b      	ands	r3, r1
 8002506:	429a      	cmp	r2, r3
 8002508:	d107      	bne.n	800251a <OD_read_PDO_commParam+0x78>
            COB_ID = (COB_ID & 0xFFFF0000U) | PDO->preDefinedCanId;
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	0c1b      	lsrs	r3, r3, #16
 800250e:	041b      	lsls	r3, r3, #16
 8002510:	697a      	ldr	r2, [r7, #20]
 8002512:	f8b2 2142 	ldrh.w	r2, [r2, #322]	@ 0x142
 8002516:	4313      	orrs	r3, r2
 8002518:	61fb      	str	r3, [r7, #28]
        }

        /* If PDO is not valid, set bit 31 */
        if (!PDO->valid) {
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d103      	bne.n	800252a <OD_read_PDO_commParam+0x88>
            COB_ID |= 0x80000000U;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002528:	61fb      	str	r3, [r7, #28]
        }

        (void)CO_setUint32(buf, COB_ID);
 800252a:	69f9      	ldr	r1, [r7, #28]
 800252c:	68b8      	ldr	r0, [r7, #8]
 800252e:	f7ff fd09 	bl	8001f44 <CO_setUint32>
    }

    return returnCode;
 8002532:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8002536:	4618      	mov	r0, r3
 8002538:	3720      	adds	r7, #32
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <CO_PDO_receive>:
 * will be received. For more information and description of parameters see file CO_driver.h.
 * If new message arrives and previous message wasn't processed yet, then
 * previous message will be lost and overwritten by the new message.
 */
static void
CO_PDO_receive(void* object, void* msg) {
 800253e:	b580      	push	{r7, lr}
 8002540:	b088      	sub	sp, #32
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
 8002546:	6039      	str	r1, [r7, #0]
    CO_RPDO_t* RPDO = object;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	61bb      	str	r3, [r7, #24]
    CO_PDO_common_t* PDO = &RPDO->PDO_common;
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	791b      	ldrb	r3, [r3, #4]
 8002554:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	3305      	adds	r3, #5
 800255a:	60fb      	str	r3, [r7, #12]
    uint8_t err = RPDO->receiveError;
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8002562:	77fb      	strb	r3, [r7, #31]

    if (PDO->valid) {
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d03e      	beq.n	80025ea <CO_PDO_receive+0xac>
        if (DLC >= PDO->dataLength) {
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	7b1b      	ldrb	r3, [r3, #12]
 8002570:	7cfa      	ldrb	r2, [r7, #19]
 8002572:	429a      	cmp	r2, r3
 8002574:	d334      	bcc.n	80025e0 <CO_PDO_receive+0xa2>
            /* indicate errors in PDO length */
            if (DLC == PDO->dataLength) {
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	7b1b      	ldrb	r3, [r3, #12]
 800257a:	7cfa      	ldrb	r2, [r7, #19]
 800257c:	429a      	cmp	r2, r3
 800257e:	d105      	bne.n	800258c <CO_PDO_receive+0x4e>
                if (err == CO_RPDO_RX_ACK_ERROR) {
 8002580:	7ffb      	ldrb	r3, [r7, #31]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d107      	bne.n	8002596 <CO_PDO_receive+0x58>
                    err = CO_RPDO_RX_OK;
 8002586:	230b      	movs	r3, #11
 8002588:	77fb      	strb	r3, [r7, #31]
 800258a:	e004      	b.n	8002596 <CO_PDO_receive+0x58>
                }
            } else {
                if (err == CO_RPDO_RX_ACK_NO_ERROR) {
 800258c:	7ffb      	ldrb	r3, [r7, #31]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <CO_PDO_receive+0x58>
                    err = CO_RPDO_RX_LONG;
 8002592:	230d      	movs	r3, #13
 8002594:	77fb      	strb	r3, [r7, #31]
                }
            }

            /* Determine, to which of the two rx buffers copy the message. */
            uint8_t bufNo = 0;
 8002596:	2300      	movs	r3, #0
 8002598:	77bb      	strb	r3, [r7, #30]
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
            if (RPDO->synchronous && (RPDO->SYNC != NULL) && RPDO->SYNC->CANrxToggle) {
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d00c      	beq.n	80025be <CO_PDO_receive+0x80>
 80025a4:	69bb      	ldr	r3, [r7, #24]
 80025a6:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d007      	beq.n	80025be <CO_PDO_receive+0x80>
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 80025b4:	68db      	ldr	r3, [r3, #12]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <CO_PDO_receive+0x80>
                bufNo = 1;
 80025ba:	2301      	movs	r3, #1
 80025bc:	77bb      	strb	r3, [r7, #30]
            }
#endif

            /* copy data into appropriate buffer and set 'new message' flag */
            (void)memcpy(RPDO->CANrxData[bufNo], data, CO_PDO_MAX_SIZE);
 80025be:	7fbb      	ldrb	r3, [r7, #30]
 80025c0:	332e      	adds	r3, #46	@ 0x2e
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4413      	add	r3, r2
 80025c8:	2208      	movs	r2, #8
 80025ca:	68f9      	ldr	r1, [r7, #12]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f00a ff9a 	bl	800d506 <memcpy>
            CO_FLAG_SET(RPDO->CANrxNew[bufNo]);
 80025d2:	7fba      	ldrb	r2, [r7, #30]
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	325a      	adds	r2, #90	@ 0x5a
 80025d8:	2101      	movs	r1, #1
 80025da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80025de:	e004      	b.n	80025ea <CO_PDO_receive+0xac>
            /* Optional signal to RTOS, which can resume task, which handles the RPDO. */
            if (RPDO->pFunctSignalPre != NULL) {
                RPDO->pFunctSignalPre(RPDO->functSignalObjectPre);
            }
#endif
        } else if (err == CO_RPDO_RX_ACK_NO_ERROR) {
 80025e0:	7ffb      	ldrb	r3, [r7, #31]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <CO_PDO_receive+0xac>
            err = CO_RPDO_RX_SHORT;
 80025e6:	230c      	movs	r3, #12
 80025e8:	77fb      	strb	r3, [r7, #31]
        } else { /* MISRA C 2004 14.10 */
        }
    }

    RPDO->receiveError = err;
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	7ffa      	ldrb	r2, [r7, #31]
 80025ee:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
}
 80025f2:	bf00      	nop
 80025f4:	3720      	adds	r7, #32
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
	...

080025fc <OD_write_14xx>:
 * Custom function for writing OD object "RPDO communication parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_14xx(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b092      	sub	sp, #72	@ 0x48
 8002600:	af04      	add	r7, sp, #16
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL) || (count > 4U)) {
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d008      	beq.n	8002622 <OD_write_14xx+0x26>
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d005      	beq.n	8002622 <OD_write_14xx+0x26>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <OD_write_14xx+0x26>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b04      	cmp	r3, #4
 8002620:	d901      	bls.n	8002626 <OD_write_14xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8002622:	2309      	movs	r3, #9
 8002624:	e102      	b.n	800282c <OD_write_14xx+0x230>
    }

    CO_RPDO_t* RPDO = stream->object;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	633b      	str	r3, [r7, #48]	@ 0x30
    CO_PDO_common_t* PDO = &RPDO->PDO_common;
 800262c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800262e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t bufCopy[4];
    (void)memcpy((void*)bufCopy, (const void*)buf, count);
 8002630:	f107 0310 	add.w	r3, r7, #16
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	68b9      	ldr	r1, [r7, #8]
 8002638:	4618      	mov	r0, r3
 800263a:	f00a ff64 	bl	800d506 <memcpy>

    switch (stream->subIndex) {
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	7d1b      	ldrb	r3, [r3, #20]
 8002642:	2b05      	cmp	r3, #5
 8002644:	f000 80d5 	beq.w	80027f2 <OD_write_14xx+0x1f6>
 8002648:	2b05      	cmp	r3, #5
 800264a:	f300 80e4 	bgt.w	8002816 <OD_write_14xx+0x21a>
 800264e:	2b01      	cmp	r3, #1
 8002650:	d003      	beq.n	800265a <OD_write_14xx+0x5e>
 8002652:	2b02      	cmp	r3, #2
 8002654:	f000 80a6 	beq.w	80027a4 <OD_write_14xx+0x1a8>
            break;
        }
#endif
        default:
            /* MISRA C 2004 15.3 */
            break;
 8002658:	e0dd      	b.n	8002816 <OD_write_14xx+0x21a>
            uint32_t COB_ID = CO_getUint32(buf);
 800265a:	68b8      	ldr	r0, [r7, #8]
 800265c:	f7ff fc64 	bl	8001f28 <CO_getUint32>
 8002660:	61f8      	str	r0, [r7, #28]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	b29b      	uxth	r3, r3
 8002666:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800266a:	86fb      	strh	r3, [r7, #54]	@ 0x36
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	43db      	mvns	r3, r3
 8002670:	0fdb      	lsrs	r3, r3, #31
 8002672:	b2db      	uxtb	r3, r3
 8002674:	61bb      	str	r3, [r7, #24]
            if (((COB_ID & 0x3FFFF800U) != 0U) || (valid && PDO->valid && (CAN_ID != PDO->configuredCanId))
 8002676:	69fa      	ldr	r2, [r7, #28]
 8002678:	4b6e      	ldr	r3, [pc, #440]	@ (8002834 <OD_write_14xx+0x238>)
 800267a:	4013      	ands	r3, r2
 800267c:	2b00      	cmp	r3, #0
 800267e:	d13d      	bne.n	80026fc <OD_write_14xx+0x100>
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d009      	beq.n	800269a <OD_write_14xx+0x9e>
 8002686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d005      	beq.n	800269a <OD_write_14xx+0x9e>
 800268e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002690:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002694:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8002696:	429a      	cmp	r2, r3
 8002698:	d130      	bne.n	80026fc <OD_write_14xx+0x100>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID)) || (valid && (PDO->mappedObjectsCount == 0U))) {
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d026      	beq.n	80026ee <OD_write_14xx+0xf2>
 80026a0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80026a4:	d92a      	bls.n	80026fc <OD_write_14xx+0x100>
 80026a6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026ac:	d903      	bls.n	80026b6 <OD_write_14xx+0xba>
 80026ae:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026b0:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 80026b4:	d922      	bls.n	80026fc <OD_write_14xx+0x100>
 80026b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026b8:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 80026bc:	d903      	bls.n	80026c6 <OD_write_14xx+0xca>
 80026be:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80026c4:	d31a      	bcc.n	80026fc <OD_write_14xx+0x100>
 80026c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026c8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80026cc:	d903      	bls.n	80026d6 <OD_write_14xx+0xda>
 80026ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026d0:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 80026d4:	d312      	bcc.n	80026fc <OD_write_14xx+0x100>
 80026d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026d8:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 80026dc:	d303      	bcc.n	80026e6 <OD_write_14xx+0xea>
 80026de:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80026e4:	d30a      	bcc.n	80026fc <OD_write_14xx+0x100>
 80026e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80026e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80026ec:	d806      	bhi.n	80026fc <OD_write_14xx+0x100>
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d005      	beq.n	8002700 <OD_write_14xx+0x104>
 80026f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026f6:	7b5b      	ldrb	r3, [r3, #13]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d101      	bne.n	8002700 <OD_write_14xx+0x104>
                return ODR_INVALID_VALUE;
 80026fc:	230f      	movs	r3, #15
 80026fe:	e095      	b.n	800282c <OD_write_14xx+0x230>
            if ((valid != PDO->valid) || (CAN_ID != PDO->configuredCanId)) {
 8002700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	429a      	cmp	r2, r3
 8002708:	d106      	bne.n	8002718 <OD_write_14xx+0x11c>
 800270a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800270c:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002710:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8002712:	429a      	cmp	r2, r3
 8002714:	f000 8081 	beq.w	800281a <OD_write_14xx+0x21e>
                if (CAN_ID == PDO->preDefinedCanId) {
 8002718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800271a:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 800271e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8002720:	429a      	cmp	r2, r3
 8002722:	d108      	bne.n	8002736 <OD_write_14xx+0x13a>
                    (void)CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80U);
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 800272a:	f107 0310 	add.w	r3, r7, #16
 800272e:	4611      	mov	r1, r2
 8002730:	4618      	mov	r0, r3
 8002732:	f7ff fc07 	bl	8001f44 <CO_setUint32>
                if (!valid) {
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <OD_write_14xx+0x144>
                    CAN_ID = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	86fb      	strh	r3, [r7, #54]	@ 0x36
                CO_ReturnError_t ret = CO_CANrxBufferInit(PDO->CANdev, PDO->CANdevIdx, CAN_ID, 0x7FF, false,
 8002740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002742:	6858      	ldr	r0, [r3, #4]
 8002744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002746:	f8b3 1140 	ldrh.w	r1, [r3, #320]	@ 0x140
 800274a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800274c:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <OD_write_14xx+0x23c>)
 800274e:	9302      	str	r3, [sp, #8]
 8002750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002752:	9301      	str	r3, [sp, #4]
 8002754:	2300      	movs	r3, #0
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800275c:	f004 ff96 	bl	800768c <CO_CANrxBufferInit>
 8002760:	4603      	mov	r3, r0
 8002762:	75fb      	strb	r3, [r7, #23]
                if (valid && (ret == CO_ERROR_NO)) {
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00b      	beq.n	8002782 <OD_write_14xx+0x186>
 800276a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d107      	bne.n	8002782 <OD_write_14xx+0x186>
                    PDO->valid = true;
 8002772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002774:	2201      	movs	r2, #1
 8002776:	609a      	str	r2, [r3, #8]
                    PDO->configuredCanId = CAN_ID;
 8002778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800277a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800277c:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
            break;
 8002780:	e04b      	b.n	800281a <OD_write_14xx+0x21e>
                    PDO->valid = false;
 8002782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002784:	2200      	movs	r2, #0
 8002786:	609a      	str	r2, [r3, #8]
                    CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8002788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278a:	2200      	movs	r2, #0
 800278c:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
                    CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002792:	2200      	movs	r2, #0
 8002794:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
                    if (ret != CO_ERROR_NO) {
 8002798:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d03c      	beq.n	800281a <OD_write_14xx+0x21e>
                        return ODR_DEV_INCOMPAT;
 80027a0:	2309      	movs	r3, #9
 80027a2:	e043      	b.n	800282c <OD_write_14xx+0x230>
        case 2: { /* transmission type */ uint8_t transmissionType = CO_getUint8(buf);
 80027a4:	68b8      	ldr	r0, [r7, #8]
 80027a6:	f7ff fba2 	bl	8001eee <CO_getUint8>
 80027aa:	4603      	mov	r3, r0
 80027ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if ((transmissionType > (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240)
 80027b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027b4:	2bf0      	cmp	r3, #240	@ 0xf0
 80027b6:	d905      	bls.n	80027c4 <OD_write_14xx+0x1c8>
                && (transmissionType < (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)) {
 80027b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027bc:	2bfd      	cmp	r3, #253	@ 0xfd
 80027be:	d801      	bhi.n	80027c4 <OD_write_14xx+0x1c8>
                return ODR_INVALID_VALUE;
 80027c0:	230f      	movs	r3, #15
 80027c2:	e033      	b.n	800282c <OD_write_14xx+0x230>
            bool_t synchronous = transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240;
 80027c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027c8:	2bf0      	cmp	r3, #240	@ 0xf0
 80027ca:	bf94      	ite	ls
 80027cc:	2301      	movls	r3, #1
 80027ce:	2300      	movhi	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	623b      	str	r3, [r7, #32]
            if (RPDO->synchronous != synchronous) {
 80027d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027d6:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 80027da:	6a3a      	ldr	r2, [r7, #32]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d003      	beq.n	80027e8 <OD_write_14xx+0x1ec>
                CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 80027e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e2:	2200      	movs	r2, #0
 80027e4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
            RPDO->synchronous = synchronous;
 80027e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ea:	6a3a      	ldr	r2, [r7, #32]
 80027ec:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            break;
 80027f0:	e014      	b.n	800281c <OD_write_14xx+0x220>
            uint32_t eventTime = CO_getUint16(buf);
 80027f2:	68b8      	ldr	r0, [r7, #8]
 80027f4:	f7ff fb89 	bl	8001f0a <CO_getUint16>
 80027f8:	4603      	mov	r3, r0
 80027fa:	62bb      	str	r3, [r7, #40]	@ 0x28
            RPDO->timeoutTime_us = eventTime * 1000U;
 80027fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027fe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002802:	fb03 f202 	mul.w	r2, r3, r2
 8002806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002808:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
            RPDO->timeoutTimer = 0;
 800280c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800280e:	2200      	movs	r2, #0
 8002810:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
            break;
 8002814:	e002      	b.n	800281c <OD_write_14xx+0x220>
            break;
 8002816:	bf00      	nop
 8002818:	e000      	b.n	800281c <OD_write_14xx+0x220>
            break;
 800281a:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 800281c:	f107 0110 	add.w	r1, r7, #16
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f7ff f89a 	bl	800195e <OD_writeOriginal>
 800282a:	4603      	mov	r3, r0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3738      	adds	r7, #56	@ 0x38
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	3ffff800 	.word	0x3ffff800
 8002838:	0800253f 	.word	0x0800253f

0800283c <CO_RPDO_init>:
CO_RPDO_init(CO_RPDO_t* RPDO, OD_t* OD, CO_EM_t* em,
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
             CO_SYNC_t* SYNC,
#endif
             uint16_t preDefinedCanId, OD_entry_t* OD_14xx_RPDOCommPar, OD_entry_t* OD_16xx_RPDOMapPar,
             CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, uint32_t* errInfo) {
 800283c:	b580      	push	{r7, lr}
 800283e:	b090      	sub	sp, #64	@ 0x40
 8002840:	af04      	add	r7, sp, #16
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
 8002848:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t* PDO = &RPDO->PDO_common;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
    CO_ReturnError_t ret;
    ODR_t odRet;

    /* verify arguments */
    if ((RPDO == NULL) || (OD == NULL) || (em == NULL) || (OD_14xx_RPDOCommPar == NULL) || (OD_16xx_RPDOMapPar == NULL)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d00e      	beq.n	8002872 <CO_RPDO_init+0x36>
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d00b      	beq.n	8002872 <CO_RPDO_init+0x36>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d008      	beq.n	8002872 <CO_RPDO_init+0x36>
 8002860:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <CO_RPDO_init+0x36>
 8002866:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <CO_RPDO_init+0x36>
        || (CANdevRx == NULL)) {
 800286c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800286e:	2b00      	cmp	r3, #0
 8002870:	d102      	bne.n	8002878 <CO_RPDO_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002872:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002876:	e115      	b.n	8002aa4 <CO_RPDO_init+0x268>
    }

    /* clear object */
    (void)memset(RPDO, 0, sizeof(CO_RPDO_t));
 8002878:	f44f 72ca 	mov.w	r2, #404	@ 0x194
 800287c:	2100      	movs	r1, #0
 800287e:	68f8      	ldr	r0, [r7, #12]
 8002880:	f00a fdb6 	bl	800d3f0 <memset>

    /* Configure object variables */
    PDO->em = em;
 8002884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevRx;
 800288a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800288e:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8002890:	2300      	movs	r3, #0
 8002892:	61fb      	str	r3, [r7, #28]
    ret = PDO_initMapping(PDO, OD, OD_16xx_RPDOMapPar, true, errInfo, &erroneousMap);
 8002894:	f107 031c 	add.w	r3, r7, #28
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	2301      	movs	r3, #1
 80028a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028a2:	68b9      	ldr	r1, [r7, #8]
 80028a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80028a6:	f7ff fcb9 	bl	800221c <PDO_initMapping>
 80028aa:	4603      	mov	r3, r0
 80028ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret != CO_ERROR_NO) {
 80028b0:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <CO_RPDO_init+0x82>
        return ret;
 80028b8:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80028bc:	e0f2      	b.n	8002aa4 <CO_RPDO_init+0x268>
    }

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 80028be:	2300      	movs	r3, #0
 80028c0:	61bb      	str	r3, [r7, #24]
    odRet = OD_get_u32(OD_14xx_RPDOCommPar, 1, &COB_ID, true);
 80028c2:	f107 0218 	add.w	r2, r7, #24
 80028c6:	2301      	movs	r3, #1
 80028c8:	2101      	movs	r1, #1
 80028ca:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80028cc:	f7ff fb98 	bl	8002000 <OD_get_u32>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 80028d6:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00e      	beq.n	80028fc <CO_RPDO_init+0xc0>
        if (errInfo != NULL) {
 80028de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <CO_RPDO_init+0xba>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 1U;
 80028e4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80028e6:	f7ff fb3c 	bl	8001f62 <OD_getIndex>
 80028ea:	4603      	mov	r3, r0
 80028ec:	021b      	lsls	r3, r3, #8
 80028ee:	f043 0201 	orr.w	r2, r3, #1
 80028f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028f4:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80028f6:	f06f 030b 	mvn.w	r3, #11
 80028fa:	e0d3      	b.n	8002aa4 <CO_RPDO_init+0x268>
    }

    bool_t valid = (COB_ID & 0x80000000U) == 0U;
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	43db      	mvns	r3, r3
 8002900:	0fdb      	lsrs	r3, r3, #31
 8002902:	b2db      	uxtb	r3, r3
 8002904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	b29b      	uxth	r3, r3
 800290a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800290e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (valid && ((PDO->mappedObjectsCount == 0U) || (CAN_ID == 0U))) {
 8002910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00d      	beq.n	8002932 <CO_RPDO_init+0xf6>
 8002916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002918:	7b5b      	ldrb	r3, [r3, #13]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d002      	beq.n	8002924 <CO_RPDO_init+0xe8>
 800291e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002920:	2b00      	cmp	r3, #0
 8002922:	d106      	bne.n	8002932 <CO_RPDO_init+0xf6>
        valid = false;
 8002924:	2300      	movs	r3, #0
 8002926:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (erroneousMap == 0U) {
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <CO_RPDO_init+0xf6>
            erroneousMap = 1;
 800292e:	2301      	movs	r3, #1
 8002930:	61fb      	str	r3, [r7, #28]
        }
    }

    if (erroneousMap != 0U) {
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d00e      	beq.n	8002956 <CO_RPDO_init+0x11a>
        CO_errorReport(PDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
 8002938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d001      	beq.n	8002946 <CO_RPDO_init+0x10a>
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	e000      	b.n	8002948 <CO_RPDO_init+0x10c>
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 800294e:	221a      	movs	r2, #26
 8002950:	2101      	movs	r1, #1
 8002952:	f7fe f974 	bl	8000c3e <CO_error>
                       (erroneousMap != 1U) ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8002956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <CO_RPDO_init+0x124>
        CAN_ID = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if ((CAN_ID != 0U) && (CAN_ID == (preDefinedCanId & 0xFF80U))) {
 8002960:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002962:	2b00      	cmp	r3, #0
 8002964:	d008      	beq.n	8002978 <CO_RPDO_init+0x13c>
 8002966:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002968:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 800296a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800296e:	400b      	ands	r3, r1
 8002970:	429a      	cmp	r2, r3
 8002972:	d101      	bne.n	8002978 <CO_RPDO_init+0x13c>
        CAN_ID = preDefinedCanId;
 8002974:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002976:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, CAN_ID, 0x7FF, false, (void*)RPDO, CO_PDO_receive);
 8002978:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800297a:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 800297e:	4b4b      	ldr	r3, [pc, #300]	@ (8002aac <CO_RPDO_init+0x270>)
 8002980:	9302      	str	r3, [sp, #8]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	9301      	str	r3, [sp, #4]
 8002986:	2300      	movs	r3, #0
 8002988:	9300      	str	r3, [sp, #0]
 800298a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800298e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002990:	f004 fe7c 	bl	800768c <CO_CANrxBufferInit>
 8002994:	4603      	mov	r3, r0
 8002996:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret != CO_ERROR_NO) {
 800299a:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d002      	beq.n	80029a8 <CO_RPDO_init+0x16c>
        return ret;
 80029a2:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 80029a6:	e07d      	b.n	8002aa4 <CO_RPDO_init+0x268>
    }

    PDO->valid = valid;
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029ac:	609a      	str	r2, [r3, #8]

    /* Configure communication parameter - transmission type */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
    uint8_t transmissionType = (uint8_t)(CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 80029ae:	23fe      	movs	r3, #254	@ 0xfe
 80029b0:	75fb      	strb	r3, [r7, #23]
    odRet = OD_get_u8(OD_14xx_RPDOCommPar, 2, &transmissionType, true);
 80029b2:	f107 0217 	add.w	r2, r7, #23
 80029b6:	2301      	movs	r3, #1
 80029b8:	2102      	movs	r1, #2
 80029ba:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80029bc:	f7ff faf6 	bl	8001fac <OD_get_u8>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 80029c6:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d00e      	beq.n	80029ec <CO_RPDO_init+0x1b0>
        if (errInfo != NULL) {
 80029ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d008      	beq.n	80029e6 <CO_RPDO_init+0x1aa>
            *errInfo = (((uint32_t)OD_getIndex(OD_14xx_RPDOCommPar)) << 8) | 2U;
 80029d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80029d6:	f7ff fac4 	bl	8001f62 <OD_getIndex>
 80029da:	4603      	mov	r3, r0
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	f043 0202 	orr.w	r2, r3, #2
 80029e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80029e4:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80029e6:	f06f 030b 	mvn.w	r3, #11
 80029ea:	e05b      	b.n	8002aa4 <CO_RPDO_init+0x268>
    }

    RPDO->SYNC = SYNC;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
    RPDO->synchronous = transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240;
 80029f4:	7dfb      	ldrb	r3, [r7, #23]
 80029f6:	2bf0      	cmp	r3, #240	@ 0xf0
 80029f8:	bf94      	ite	ls
 80029fa:	2301      	movls	r3, #1
 80029fc:	2300      	movhi	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	461a      	mov	r2, r3
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
#endif

    /* Configure communication parameter - event-timer (optional) */
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
    uint16_t eventTime = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	82bb      	strh	r3, [r7, #20]
    (void)OD_get_u16(OD_14xx_RPDOCommPar, 5, &eventTime, true);
 8002a0c:	f107 0214 	add.w	r2, r7, #20
 8002a10:	2301      	movs	r3, #1
 8002a12:	2105      	movs	r1, #5
 8002a14:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002a16:	f7ff fade 	bl	8001fd6 <OD_get_u16>
    RPDO->timeoutTime_us = (uint32_t)eventTime * 1000U;
 8002a1a:	8abb      	ldrh	r3, [r7, #20]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a22:	fb03 f202 	mul.w	r2, r3, r2
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
#endif

    /* Configure OD extensions */
#if ((CO_CONFIG_PDO)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    PDO->isRPDO = true;
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2e:	2201      	movs	r2, #1
 8002a30:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    PDO->OD = OD;
 8002a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a36:	68ba      	ldr	r2, [r7, #8]
 8002a38:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    PDO->CANdevIdx = CANdevRxIdx;
 8002a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002a42:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    PDO->preDefinedCanId = preDefinedCanId;
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8002a4a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
    PDO->configuredCanId = CAN_ID;
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a50:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002a52:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    PDO->OD_communicationParam_ext.object = RPDO;
 8002a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a58:	68fa      	ldr	r2, [r7, #12]
 8002a5a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a60:	4a13      	ldr	r2, [pc, #76]	@ (8002ab0 <CO_RPDO_init+0x274>)
 8002a62:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
    PDO->OD_communicationParam_ext.write = OD_write_14xx;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	4a12      	ldr	r2, [pc, #72]	@ (8002ab4 <CO_RPDO_init+0x278>)
 8002a6a:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    PDO->OD_mappingParam_extension.object = RPDO;
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8002a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a78:	4a0f      	ldr	r2, [pc, #60]	@ (8002ab8 <CO_RPDO_init+0x27c>)
 8002a7a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	4a0e      	ldr	r2, [pc, #56]	@ (8002abc <CO_RPDO_init+0x280>)
 8002a82:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    (void)OD_extension_init(OD_14xx_RPDOCommPar, &PDO->OD_communicationParam_ext);
 8002a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a88:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002a90:	f7ff fa78 	bl	8001f84 <OD_extension_init>
    (void)OD_extension_init(OD_16xx_RPDOMapPar, &PDO->OD_mappingParam_extension);
 8002a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a96:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8002a9e:	f7ff fa71 	bl	8001f84 <OD_extension_init>
#endif

    return CO_ERROR_NO;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	3730      	adds	r7, #48	@ 0x30
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	0800253f 	.word	0x0800253f
 8002ab0:	080024a3 	.word	0x080024a3
 8002ab4:	080025fd 	.word	0x080025fd
 8002ab8:	080018af 	.word	0x080018af
 8002abc:	08002371 	.word	0x08002371

08002ac0 <CO_RPDO_process>:
void
CO_RPDO_process(CO_RPDO_t* RPDO,
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
                uint32_t timeDifference_us, uint32_t* timerNext_us,
#endif
                bool_t NMTisOperational, bool_t syncWas) {
 8002ac0:	b590      	push	{r4, r7, lr}
 8002ac2:	b097      	sub	sp, #92	@ 0x5c
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
 8002acc:	603b      	str	r3, [r7, #0]
    (void)syncWas;
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
    (void)timerNext_us;
#endif

    CO_PDO_common_t* PDO = &RPDO->PDO_common;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (PDO->valid && NMTisOperational
 8002ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8124 	beq.w	8002d24 <CO_RPDO_process+0x264>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 8120 	beq.w	8002d24 <CO_RPDO_process+0x264>
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        && (syncWas || !RPDO->synchronous)
 8002ae4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d105      	bne.n	8002af6 <CO_RPDO_process+0x36>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f040 8117 	bne.w	8002d24 <CO_RPDO_process+0x264>
#endif
    ) {
        /* Verify errors in length of received RPDO CAN message */
        if (RPDO->receiveError > CO_RPDO_RX_ACK) {
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8002afc:	2b0a      	cmp	r3, #10
 8002afe:	d927      	bls.n	8002b50 <CO_RPDO_process+0x90>
            bool_t setError = RPDO->receiveError != CO_RPDO_RX_OK;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8002b06:	2b0b      	cmp	r3, #11
 8002b08:	bf14      	ite	ne
 8002b0a:	2301      	movne	r3, #1
 8002b0c:	2300      	moveq	r3, #0
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
            uint16_t code = (RPDO->receiveError == CO_RPDO_RX_SHORT) ? CO_EMC_PDO_LENGTH : CO_EMC_PDO_LENGTH_EXC;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8002b18:	2b0c      	cmp	r3, #12
 8002b1a:	d102      	bne.n	8002b22 <CO_RPDO_process+0x62>
 8002b1c:	f248 2310 	movw	r3, #33296	@ 0x8210
 8002b20:	e001      	b.n	8002b26 <CO_RPDO_process+0x66>
 8002b22:	f248 2320 	movw	r3, #33312	@ 0x8220
 8002b26:	857b      	strh	r3, [r7, #42]	@ 0x2a
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH, code, PDO->dataLength);
 8002b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2a:	6818      	ldr	r0, [r3, #0]
 8002b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b2e:	7b1b      	ldrb	r3, [r3, #12]
 8002b30:	461a      	mov	r2, r3
 8002b32:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002b34:	9200      	str	r2, [sp, #0]
 8002b36:	2204      	movs	r2, #4
 8002b38:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b3a:	f7fe f880 	bl	8000c3e <CO_error>
            RPDO->receiveError = setError ? CO_RPDO_RX_ACK_ERROR : CO_RPDO_RX_ACK_NO_ERROR;
 8002b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <CO_RPDO_process+0x88>
 8002b44:	2201      	movs	r2, #1
 8002b46:	e000      	b.n	8002b4a <CO_RPDO_process+0x8a>
 8002b48:	2200      	movs	r2, #0
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
        }

        /* Determine, which of the two rx buffers contains relevant message. */
        uint8_t bufNo = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        if (RPDO->synchronous && (RPDO->SYNC != NULL) && !RPDO->SYNC->CANrxToggle) {
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00d      	beq.n	8002b7c <CO_RPDO_process+0xbc>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d008      	beq.n	8002b7c <CO_RPDO_process+0xbc>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d102      	bne.n	8002b7c <CO_RPDO_process+0xbc>
            bufNo = 1;
 8002b76:	2301      	movs	r3, #1
 8002b78:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        }
#endif

        /* copy RPDO into OD variables according to mappings */
        bool_t rpdoReceived = false;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8002b80:	e07d      	b.n	8002c7e <CO_RPDO_process+0x1be>
            rpdoReceived = true;
 8002b82:	2301      	movs	r3, #1
 8002b84:	64bb      	str	r3, [r7, #72]	@ 0x48
            uint8_t* dataRPDO = RPDO->CANrxData[bufNo];
 8002b86:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002b8a:	332e      	adds	r3, #46	@ 0x2e
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	4413      	add	r3, r2
 8002b92:	647b      	str	r3, [r7, #68]	@ 0x44
            OD_size_t verifyLength = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Clear the flag. If between the copy operation CANrxNew is set
             * by receive thread, then copy the latest data again. */
            CO_FLAG_CLEAR(RPDO->CANrxNew[bufNo]);
 8002b98:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	325a      	adds	r2, #90	@ 0x5a
 8002ba0:	2100      	movs	r1, #0
 8002ba2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_OD_IO_ACCESS) != 0
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002bac:	e04a      	b.n	8002c44 <CO_RPDO_process+0x184>
                OD_IO_t* OD_IO = &PDO->OD_IO[i];
 8002bae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002bb2:	015b      	lsls	r3, r3, #5
 8002bb4:	3310      	adds	r3, #16
 8002bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bb8:	4413      	add	r3, r2
 8002bba:	627b      	str	r3, [r7, #36]	@ 0x24

                /* get mappedLength from temporary storage */
                OD_size_t* dataOffset = &OD_IO->stream.dataOffset;
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	330c      	adds	r3, #12
 8002bc0:	623b      	str	r3, [r7, #32]
                uint8_t mappedLength = (uint8_t)(*dataOffset);
 8002bc2:	6a3b      	ldr	r3, [r7, #32]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	77fb      	strb	r3, [r7, #31]

                /* additional safety check. */
                verifyLength += (OD_size_t)mappedLength;
 8002bc8:	7ffb      	ldrb	r3, [r7, #31]
 8002bca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bcc:	4413      	add	r3, r2
 8002bce:	643b      	str	r3, [r7, #64]	@ 0x40
                if (verifyLength > CO_PDO_MAX_SIZE) {
 8002bd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	d83d      	bhi.n	8002c52 <CO_RPDO_process+0x192>
                    break;
                }

                /* length of OD variable may be larger than mappedLength */
                OD_size_t ODdataLength = OD_IO->stream.dataLength;
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (ODdataLength > CO_PDO_MAX_SIZE) {
 8002bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d901      	bls.n	8002be6 <CO_RPDO_process+0x126>
                    ODdataLength = CO_PDO_MAX_SIZE;
 8002be2:	2308      	movs	r3, #8
 8002be4:	63bb      	str	r3, [r7, #56]	@ 0x38
                }
                /* Prepare data for writing into OD variable. If mappedLength
                 * is smaller than ODdataLength, then use auxiliary buffer */
                uint8_t buf[CO_PDO_MAX_SIZE];
                uint8_t* dataOD;
                if (ODdataLength > mappedLength) {
 8002be6:	7ffb      	ldrb	r3, [r7, #31]
 8002be8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d911      	bls.n	8002c12 <CO_RPDO_process+0x152>
                    (void)memset(buf, 0, sizeof(buf));
 8002bee:	f107 0314 	add.w	r3, r7, #20
 8002bf2:	2208      	movs	r2, #8
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f00a fbfa 	bl	800d3f0 <memset>
                    (void)memcpy(buf, dataRPDO, mappedLength);
 8002bfc:	7ffa      	ldrb	r2, [r7, #31]
 8002bfe:	f107 0314 	add.w	r3, r7, #20
 8002c02:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002c04:	4618      	mov	r0, r3
 8002c06:	f00a fc7e 	bl	800d506 <memcpy>
                    dataOD = buf;
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c10:	e001      	b.n	8002c16 <CO_RPDO_process+0x156>
                } else {
                    dataOD = dataRPDO;
 8002c12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c14:	637b      	str	r3, [r7, #52]	@ 0x34
                }
#endif

                /* Set stream.dataOffset to zero, perform OD_IO.write()
                 * and store mappedLength back to stream.dataOffset */
                *dataOffset = 0;
 8002c16:	6a3b      	ldr	r3, [r7, #32]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	601a      	str	r2, [r3, #0]
                OD_size_t countWritten;
                OD_IO->write(&OD_IO->stream, dataOD, ODdataLength, &countWritten);
 8002c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c1e:	69dc      	ldr	r4, [r3, #28]
 8002c20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c22:	f107 0310 	add.w	r3, r7, #16
 8002c26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002c28:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002c2a:	47a0      	blx	r4
                *dataOffset = mappedLength;
 8002c2c:	7ffa      	ldrb	r2, [r7, #31]
 8002c2e:	6a3b      	ldr	r3, [r7, #32]
 8002c30:	601a      	str	r2, [r3, #0]

                dataRPDO += mappedLength;
 8002c32:	7ffb      	ldrb	r3, [r7, #31]
 8002c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002c36:	4413      	add	r3, r2
 8002c38:	647b      	str	r3, [r7, #68]	@ 0x44
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002c3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8002c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c46:	7b5b      	ldrb	r3, [r3, #13]
 8002c48:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d3ae      	bcc.n	8002bae <CO_RPDO_process+0xee>
 8002c50:	e000      	b.n	8002c54 <CO_RPDO_process+0x194>
                    break;
 8002c52:	bf00      	nop
            for (uint8_t i = 0; i < PDO->dataLength; i++) {
                *PDO->mapPointer[i] = dataRPDO[i];
            }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

            if ((verifyLength > CO_PDO_MAX_SIZE) || (verifyLength != (OD_size_t)PDO->dataLength)) {
 8002c54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d805      	bhi.n	8002c66 <CO_RPDO_process+0x1a6>
 8002c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5c:	7b1b      	ldrb	r3, [r3, #12]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d00b      	beq.n	8002c7e <CO_RPDO_process+0x1be>
                /* bug in software, should not happen */
                CO_errorReport(PDO->em, CO_EM_GENERIC_SOFTWARE_ERROR, CO_EMC_SOFTWARE_INTERNAL,
 8002c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c68:	6818      	ldr	r0, [r3, #0]
 8002c6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 8002c76:	222c      	movs	r2, #44	@ 0x2c
 8002c78:	2101      	movs	r1, #1
 8002c7a:	f7fd ffe0 	bl	8000c3e <CO_error>
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8002c7e:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	325a      	adds	r2, #90	@ 0x5a
 8002c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	f47f af79 	bne.w	8002b82 <CO_RPDO_process+0xc2>
        } /* while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) */

        /* verify RPDO timeout */
        (void)rpdoReceived;
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
        if (RPDO->timeoutTime_us > 0U) {
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d058      	beq.n	8002d4c <CO_RPDO_process+0x28c>
            if (rpdoReceived) {
 8002c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d017      	beq.n	8002cd0 <CO_RPDO_process+0x210>
                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d90a      	bls.n	8002cc6 <CO_RPDO_process+0x206>
                    CO_errorReset(PDO->em, CO_EM_RPDO_TIME_OUT, RPDO->timeoutTimer);
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb2:	6818      	ldr	r0, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	2217      	movs	r2, #23
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	f7fd ffbc 	bl	8000c3e <CO_error>
                }
                /* enable monitoring */
                RPDO->timeoutTimer = 1;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
    ) {
 8002cce:	e03d      	b.n	8002d4c <CO_RPDO_process+0x28c>
            } else if ((RPDO->timeoutTimer > 0U) && (RPDO->timeoutTimer < RPDO->timeoutTime_us)) {
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d038      	beq.n	8002d4c <CO_RPDO_process+0x28c>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d230      	bcs.n	8002d4c <CO_RPDO_process+0x28c>
                RPDO->timeoutTimer += timeDifference_us;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	441a      	add	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190

                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f8d3 2190 	ldr.w	r2, [r3, #400]	@ 0x190
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	f8d3 318c 	ldr.w	r3, [r3, #396]	@ 0x18c
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d920      	bls.n	8002d4c <CO_RPDO_process+0x28c>
                    CO_errorReport(PDO->em, CO_EM_RPDO_TIME_OUT, CO_EMC_RPDO_TIMEOUT, RPDO->timeoutTimer);
 8002d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0c:	6818      	ldr	r0, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	f8d3 3190 	ldr.w	r3, [r3, #400]	@ 0x190
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	f248 2350 	movw	r3, #33360	@ 0x8250
 8002d1a:	2217      	movs	r2, #23
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	f7fd ff8e 	bl	8000c3e <CO_error>
    ) {
 8002d22:	e013      	b.n	8002d4c <CO_RPDO_process+0x28c>
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE */
    }  /* if (PDO->valid && NMTisOperational) */
    else {
        /* not valid and operational, clear CAN receive flags and timeoutTimer */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        if (!PDO->valid || !NMTisOperational) {
 8002d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <CO_RPDO_process+0x272>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10d      	bne.n	8002d4e <CO_RPDO_process+0x28e>
            CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
            RPDO->timeoutTimer = 0;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
        RPDO->timeoutTimer = 0;
#endif
#endif
    }
}
 8002d4a:	e000      	b.n	8002d4e <CO_RPDO_process+0x28e>
    ) {
 8002d4c:	bf00      	nop
}
 8002d4e:	bf00      	nop
 8002d50:	3754      	adds	r7, #84	@ 0x54
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd90      	pop	{r4, r7, pc}
	...

08002d58 <OD_write_18xx>:
 * Custom function for writing OD object "TPDO communication parameter"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_18xx(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b093      	sub	sp, #76	@ 0x4c
 8002d5c:	af02      	add	r7, sp, #8
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
 8002d64:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL) || (count > 4U)) {
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d008      	beq.n	8002d7e <OD_write_18xx+0x26>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d005      	beq.n	8002d7e <OD_write_18xx+0x26>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <OD_write_18xx+0x26>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b04      	cmp	r3, #4
 8002d7c:	d901      	bls.n	8002d82 <OD_write_18xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8002d7e:	2309      	movs	r3, #9
 8002d80:	e136      	b.n	8002ff0 <OD_write_18xx+0x298>
    }

    CO_TPDO_t* TPDO = stream->object;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	63bb      	str	r3, [r7, #56]	@ 0x38
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 8002d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d8a:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t bufCopy[4];
    (void)memcpy((void*)bufCopy, (const void*)buf, count);
 8002d8c:	f107 0314 	add.w	r3, r7, #20
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	68b9      	ldr	r1, [r7, #8]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f00a fbb6 	bl	800d506 <memcpy>

    switch (stream->subIndex) {
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	7d1b      	ldrb	r3, [r3, #20]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	2b05      	cmp	r3, #5
 8002da2:	f200 811a 	bhi.w	8002fda <OD_write_18xx+0x282>
 8002da6:	a201      	add	r2, pc, #4	@ (adr r2, 8002dac <OD_write_18xx+0x54>)
 8002da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dac:	08002dc5 	.word	0x08002dc5
 8002db0:	08002efb 	.word	0x08002efb
 8002db4:	08002f5d 	.word	0x08002f5d
 8002db8:	08002fdb 	.word	0x08002fdb
 8002dbc:	08002f8b 	.word	0x08002f8b
 8002dc0:	08002faf 	.word	0x08002faf
        case 1: { /* COB-ID used by PDO */
            uint32_t COB_ID = CO_getUint32(buf);
 8002dc4:	68b8      	ldr	r0, [r7, #8]
 8002dc6:	f7ff f8af 	bl	8001f28 <CO_getUint32>
 8002dca:	6238      	str	r0, [r7, #32]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8002dcc:	6a3b      	ldr	r3, [r7, #32]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dd4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 8002dd6:	6a3b      	ldr	r3, [r7, #32]
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	0fdb      	lsrs	r3, r3, #31
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	61fb      	str	r3, [r7, #28]

            /* bits 11...29 must be zero, PDO must be disabled on change, CAN_ID == 0 is
             * not allowed, mapping must be configured before enabling the PDO */
            if (((COB_ID & 0x3FFFF800U) != 0U) || (valid && (PDO->valid && (CAN_ID != PDO->configuredCanId)))
 8002de0:	6a3a      	ldr	r2, [r7, #32]
 8002de2:	4b85      	ldr	r3, [pc, #532]	@ (8002ff8 <OD_write_18xx+0x2a0>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d13d      	bne.n	8002e66 <OD_write_18xx+0x10e>
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d009      	beq.n	8002e04 <OD_write_18xx+0xac>
 8002df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d005      	beq.n	8002e04 <OD_write_18xx+0xac>
 8002df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002dfa:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002dfe:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d130      	bne.n	8002e66 <OD_write_18xx+0x10e>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID)) || (valid && (PDO->mappedObjectsCount == 0U))) {
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d026      	beq.n	8002e58 <OD_write_18xx+0x100>
 8002e0a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002e0e:	d92a      	bls.n	8002e66 <OD_write_18xx+0x10e>
 8002e10:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e16:	d903      	bls.n	8002e20 <OD_write_18xx+0xc8>
 8002e18:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e1a:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8002e1e:	d922      	bls.n	8002e66 <OD_write_18xx+0x10e>
 8002e20:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e22:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8002e26:	d903      	bls.n	8002e30 <OD_write_18xx+0xd8>
 8002e28:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e2a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002e2e:	d31a      	bcc.n	8002e66 <OD_write_18xx+0x10e>
 8002e30:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e32:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002e36:	d903      	bls.n	8002e40 <OD_write_18xx+0xe8>
 8002e38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e3a:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8002e3e:	d312      	bcc.n	8002e66 <OD_write_18xx+0x10e>
 8002e40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e42:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8002e46:	d303      	bcc.n	8002e50 <OD_write_18xx+0xf8>
 8002e48:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e4a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e4e:	d30a      	bcc.n	8002e66 <OD_write_18xx+0x10e>
 8002e50:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8002e52:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002e56:	d806      	bhi.n	8002e66 <OD_write_18xx+0x10e>
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d005      	beq.n	8002e6a <OD_write_18xx+0x112>
 8002e5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e60:	7b5b      	ldrb	r3, [r3, #13]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <OD_write_18xx+0x112>
                return ODR_INVALID_VALUE;
 8002e66:	230f      	movs	r3, #15
 8002e68:	e0c2      	b.n	8002ff0 <OD_write_18xx+0x298>
            }

            /* parameter changed? */
            if ((valid != PDO->valid) || (CAN_ID != PDO->configuredCanId)) {
 8002e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	69fa      	ldr	r2, [r7, #28]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d106      	bne.n	8002e82 <OD_write_18xx+0x12a>
 8002e74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e76:	f8b3 3144 	ldrh.w	r3, [r3, #324]	@ 0x144
 8002e7a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	f000 80ae 	beq.w	8002fde <OD_write_18xx+0x286>
                /* if default CAN-ID is written, store to OD without Node-ID */
                if (CAN_ID == PDO->preDefinedCanId) {
 8002e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e84:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8002e88:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d108      	bne.n	8002ea0 <OD_write_18xx+0x148>
                    (void)CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80U);
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8002e94:	f107 0314 	add.w	r3, r7, #20
 8002e98:	4611      	mov	r1, r2
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7ff f852 	bl	8001f44 <CO_setUint32>
                }
                if (!valid) {
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <OD_write_18xx+0x152>
                    CAN_ID = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
                }

                CO_CANtx_t* CANtxBuff = CO_CANtxBufferInit(
 8002eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eac:	6858      	ldr	r0, [r3, #4]
 8002eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eb0:	f8b3 1140 	ldrh.w	r1, [r3, #320]	@ 0x140
 8002eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eb6:	7b1b      	ldrb	r3, [r3, #12]
                    PDO->CANdev, PDO->CANdevIdx, CAN_ID, false, PDO->dataLength,
                    TPDO->transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240);
 8002eb8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002eba:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
                CO_CANtx_t* CANtxBuff = CO_CANtxBufferInit(
 8002ebe:	2af0      	cmp	r2, #240	@ 0xf0
 8002ec0:	bf94      	ite	ls
 8002ec2:	2201      	movls	r2, #1
 8002ec4:	2200      	movhi	r2, #0
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	4614      	mov	r4, r2
 8002eca:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002ecc:	9401      	str	r4, [sp, #4]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	f004 fc39 	bl	8007748 <CO_CANtxBufferInit>
 8002ed6:	61b8      	str	r0, [r7, #24]

                if (CANtxBuff == NULL) {
 8002ed8:	69bb      	ldr	r3, [r7, #24]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d101      	bne.n	8002ee2 <OD_write_18xx+0x18a>
                    return ODR_DEV_INCOMPAT;
 8002ede:	2309      	movs	r3, #9
 8002ee0:	e086      	b.n	8002ff0 <OD_write_18xx+0x298>
                }

                TPDO->CANtxBuff = CANtxBuff;
 8002ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
                PDO->valid = valid;
 8002eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002eec:	69fa      	ldr	r2, [r7, #28]
 8002eee:	609a      	str	r2, [r3, #8]
                PDO->configuredCanId = CAN_ID;
 8002ef0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ef2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002ef4:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
            }
            break;
 8002ef8:	e071      	b.n	8002fde <OD_write_18xx+0x286>
        }

        case 2: { /* transmission type */ uint8_t transmissionType = CO_getUint8(buf);
 8002efa:	68b8      	ldr	r0, [r7, #8]
 8002efc:	f7fe fff7 	bl	8001eee <CO_getUint8>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
            if ((transmissionType > (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240)
 8002f06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f0a:	2bf0      	cmp	r3, #240	@ 0xf0
 8002f0c:	d905      	bls.n	8002f1a <OD_write_18xx+0x1c2>
                && (transmissionType < (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)) {
 8002f0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f12:	2bfd      	cmp	r3, #253	@ 0xfd
 8002f14:	d801      	bhi.n	8002f1a <OD_write_18xx+0x1c2>
                return ODR_INVALID_VALUE;
 8002f16:	230f      	movs	r3, #15
 8002f18:	e06a      	b.n	8002ff0 <OD_write_18xx+0x298>
            }
            TPDO->CANtxBuff->syncFlag = transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240;
 8002f1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f1e:	2bf0      	cmp	r3, #240	@ 0xf0
 8002f20:	bf94      	ite	ls
 8002f22:	2301      	movls	r3, #1
 8002f24:	2300      	movhi	r3, #0
 8002f26:	b2da      	uxtb	r2, r3
 8002f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f2a:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8002f2e:	615a      	str	r2, [r3, #20]
            TPDO->syncCounter = 255;
 8002f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f32:	22ff      	movs	r2, #255	@ 0xff
 8002f34:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#else
            if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
                return ODR_INVALID_VALUE;
            }
#endif
            TPDO->transmissionType = transmissionType;
 8002f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f3a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002f3e:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
            TPDO->sendRequest = true;
 8002f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f44:	2201      	movs	r2, #1
 8002f46:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            TPDO->inhibitTimer = 0;
 8002f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            TPDO->eventTimer = 0;
 8002f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f54:	2200      	movs	r2, #0
 8002f56:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
#endif
            break;
 8002f5a:	e041      	b.n	8002fe0 <OD_write_18xx+0x288>
        }

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
        case 3: { /* inhibit time */
            if (PDO->valid) {
 8002f5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <OD_write_18xx+0x210>
                return ODR_INVALID_VALUE;
 8002f64:	230f      	movs	r3, #15
 8002f66:	e043      	b.n	8002ff0 <OD_write_18xx+0x298>
            }
            uint32_t inhibitTime = CO_getUint16(buf);
 8002f68:	68b8      	ldr	r0, [r7, #8]
 8002f6a:	f7fe ffce 	bl	8001f0a <CO_getUint16>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	62bb      	str	r3, [r7, #40]	@ 0x28
            TPDO->inhibitTime_us = inhibitTime * 100U;
 8002f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f74:	2264      	movs	r2, #100	@ 0x64
 8002f76:	fb03 f202 	mul.w	r2, r3, r2
 8002f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f7c:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
            TPDO->inhibitTimer = 0;
 8002f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f82:	2200      	movs	r2, #0
 8002f84:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
            break;
 8002f88:	e02a      	b.n	8002fe0 <OD_write_18xx+0x288>
        }

        case 5: { /* event-timer */
            uint32_t eventTime = CO_getUint16(buf);
 8002f8a:	68b8      	ldr	r0, [r7, #8]
 8002f8c:	f7fe ffbd 	bl	8001f0a <CO_getUint16>
 8002f90:	4603      	mov	r3, r0
 8002f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
            TPDO->eventTime_us = eventTime * 1000U;
 8002f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002f9a:	fb03 f202 	mul.w	r2, r3, r2
 8002f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa0:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
            TPDO->eventTimer = 0;
 8002fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            break;
 8002fac:	e018      	b.n	8002fe0 <OD_write_18xx+0x288>
        }
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        case 6: { /* SYNC start value */
            uint8_t syncStartValue = CO_getUint8(buf);
 8002fae:	68b8      	ldr	r0, [r7, #8]
 8002fb0:	f7fe ff9d 	bl	8001eee <CO_getUint8>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

            if (PDO->valid || (syncStartValue > 240U)) {
 8002fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d103      	bne.n	8002fca <OD_write_18xx+0x272>
 8002fc2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002fc6:	2bf0      	cmp	r3, #240	@ 0xf0
 8002fc8:	d901      	bls.n	8002fce <OD_write_18xx+0x276>
                return ODR_INVALID_VALUE;
 8002fca:	230f      	movs	r3, #15
 8002fcc:	e010      	b.n	8002ff0 <OD_write_18xx+0x298>
            }
            TPDO->syncStartValue = syncStartValue;
 8002fce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd0:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8002fd4:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
            break;
 8002fd8:	e002      	b.n	8002fe0 <OD_write_18xx+0x288>
        }
#endif
        default:
            /* MISRA C 2004 15.3 */
            break;
 8002fda:	bf00      	nop
 8002fdc:	e000      	b.n	8002fe0 <OD_write_18xx+0x288>
            break;
 8002fde:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 8002fe0:	f107 0114 	add.w	r1, r7, #20
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	68f8      	ldr	r0, [r7, #12]
 8002fea:	f7fe fcb8 	bl	800195e <OD_writeOriginal>
 8002fee:	4603      	mov	r3, r0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3744      	adds	r7, #68	@ 0x44
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd90      	pop	{r4, r7, pc}
 8002ff8:	3ffff800 	.word	0x3ffff800

08002ffc <CO_TPDO_init>:
CO_TPDO_init(CO_TPDO_t* TPDO, OD_t* OD, CO_EM_t* em,
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
             CO_SYNC_t* SYNC,
#endif
             uint16_t preDefinedCanId, OD_entry_t* OD_18xx_TPDOCommPar, OD_entry_t* OD_1Axx_TPDOMapPar,
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx, uint32_t* errInfo) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b08e      	sub	sp, #56	@ 0x38
 8003000:	af02      	add	r7, sp, #8
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
 8003008:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	627b      	str	r3, [r7, #36]	@ 0x24
    ODR_t odRet;

    /* verify arguments */
    if ((TPDO == NULL) || (OD == NULL) || (em == NULL) || (OD_18xx_TPDOCommPar == NULL) || (OD_1Axx_TPDOMapPar == NULL)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00e      	beq.n	8003032 <CO_TPDO_init+0x36>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00b      	beq.n	8003032 <CO_TPDO_init+0x36>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <CO_TPDO_init+0x36>
 8003020:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003022:	2b00      	cmp	r3, #0
 8003024:	d005      	beq.n	8003032 <CO_TPDO_init+0x36>
 8003026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <CO_TPDO_init+0x36>
        || (CANdevTx == NULL)) {
 800302c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302e:	2b00      	cmp	r3, #0
 8003030:	d102      	bne.n	8003038 <CO_TPDO_init+0x3c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003032:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003036:	e144      	b.n	80032c2 <CO_TPDO_init+0x2c6>
    }

    /* clear object */
    (void)memset(TPDO, 0, sizeof(CO_TPDO_t));
 8003038:	f44f 72c6 	mov.w	r2, #396	@ 0x18c
 800303c:	2100      	movs	r1, #0
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f00a f9d6 	bl	800d3f0 <memset>

    /* Configure object variables */
    PDO->em = em;
 8003044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800304e:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8003050:	2300      	movs	r3, #0
 8003052:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO, OD, OD_1Axx_TPDOMapPar, false, errInfo, &erroneousMap);
 8003054:	f107 031c 	add.w	r3, r7, #28
 8003058:	9301      	str	r3, [sp, #4]
 800305a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	2300      	movs	r3, #0
 8003060:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003066:	f7ff f8d9 	bl	800221c <PDO_initMapping>
 800306a:	4603      	mov	r3, r0
 800306c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret != CO_ERROR_NO) {
 8003070:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8003074:	2b00      	cmp	r3, #0
 8003076:	d002      	beq.n	800307e <CO_TPDO_init+0x82>
        return ret;
 8003078:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 800307c:	e121      	b.n	80032c2 <CO_TPDO_init+0x2c6>
    }

    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = (uint8_t)(CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 800307e:	23fe      	movs	r3, #254	@ 0xfe
 8003080:	76fb      	strb	r3, [r7, #27]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 8003082:	f107 021b 	add.w	r2, r7, #27
 8003086:	2301      	movs	r3, #1
 8003088:	2102      	movs	r1, #2
 800308a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800308c:	f7fe ff8e 	bl	8001fac <OD_get_u8>
 8003090:	4603      	mov	r3, r0
 8003092:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 8003096:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00e      	beq.n	80030bc <CO_TPDO_init+0xc0>
        if (errInfo != NULL) {
 800309e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <CO_TPDO_init+0xba>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2U;
 80030a4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80030a6:	f7fe ff5c 	bl	8001f62 <OD_getIndex>
 80030aa:	4603      	mov	r3, r0
 80030ac:	021b      	lsls	r3, r3, #8
 80030ae:	f043 0202 	orr.w	r2, r3, #2
 80030b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030b4:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80030b6:	f06f 030b 	mvn.w	r3, #11
 80030ba:	e102      	b.n	80032c2 <CO_TPDO_init+0x2c6>
    }
    if ((transmissionType < (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)
 80030bc:	7efb      	ldrb	r3, [r7, #27]
 80030be:	2bfd      	cmp	r3, #253	@ 0xfd
 80030c0:	d804      	bhi.n	80030cc <CO_TPDO_init+0xd0>
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        && (transmissionType > (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240)
 80030c2:	7efb      	ldrb	r3, [r7, #27]
 80030c4:	2bf0      	cmp	r3, #240	@ 0xf0
 80030c6:	d901      	bls.n	80030cc <CO_TPDO_init+0xd0>
#endif
    ) {
        transmissionType = (uint8_t)(CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 80030c8:	23fe      	movs	r3, #254	@ 0xfe
 80030ca:	76fb      	strb	r3, [r7, #27]
    }
    TPDO->transmissionType = transmissionType;
 80030cc:	7efa      	ldrb	r2, [r7, #27]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c
    TPDO->sendRequest = true;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 80030dc:	2300      	movs	r3, #0
 80030de:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 80030e0:	f107 0214 	add.w	r2, r7, #20
 80030e4:	2301      	movs	r3, #1
 80030e6:	2101      	movs	r1, #1
 80030e8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80030ea:	f7fe ff89 	bl	8002000 <OD_get_u32>
 80030ee:	4603      	mov	r3, r0
 80030f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    if (odRet != ODR_OK) {
 80030f4:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00e      	beq.n	800311a <CO_TPDO_init+0x11e>
        if (errInfo != NULL) {
 80030fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d008      	beq.n	8003114 <CO_TPDO_init+0x118>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1U;
 8003102:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003104:	f7fe ff2d 	bl	8001f62 <OD_getIndex>
 8003108:	4603      	mov	r3, r0
 800310a:	021b      	lsls	r3, r3, #8
 800310c:	f043 0201 	orr.w	r2, r3, #1
 8003110:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003112:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8003114:	f06f 030b 	mvn.w	r3, #11
 8003118:	e0d3      	b.n	80032c2 <CO_TPDO_init+0x2c6>
    }

    bool_t valid = (COB_ID & 0x80000000U) == 0U;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	43db      	mvns	r3, r3
 800311e:	0fdb      	lsrs	r3, r3, #31
 8003120:	b2db      	uxtb	r3, r3
 8003122:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	b29b      	uxth	r3, r3
 8003128:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800312c:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (valid && ((PDO->mappedObjectsCount == 0U) || (CAN_ID == 0U))) {
 800312e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00d      	beq.n	8003150 <CO_TPDO_init+0x154>
 8003134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003136:	7b5b      	ldrb	r3, [r3, #13]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d002      	beq.n	8003142 <CO_TPDO_init+0x146>
 800313c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800313e:	2b00      	cmp	r3, #0
 8003140:	d106      	bne.n	8003150 <CO_TPDO_init+0x154>
        valid = false;
 8003142:	2300      	movs	r3, #0
 8003144:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (erroneousMap == 0U) {
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <CO_TPDO_init+0x154>
            erroneousMap = 1;
 800314c:	2301      	movs	r3, #1
 800314e:	61fb      	str	r3, [r7, #28]
        }
    }

    if (erroneousMap != 0U) {
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00e      	beq.n	8003174 <CO_TPDO_init+0x178>
        CO_errorReport(PDO->em, CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	6818      	ldr	r0, [r3, #0]
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	2b01      	cmp	r3, #1
 800315e:	d001      	beq.n	8003164 <CO_TPDO_init+0x168>
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	e000      	b.n	8003166 <CO_TPDO_init+0x16a>
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	f44f 4302 	mov.w	r3, #33280	@ 0x8200
 800316c:	221a      	movs	r2, #26
 800316e:	2101      	movs	r1, #1
 8003170:	f7fd fd65 	bl	8000c3e <CO_error>
                       (erroneousMap != 1U) ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8003174:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003176:	2b00      	cmp	r3, #0
 8003178:	d101      	bne.n	800317e <CO_TPDO_init+0x182>
        CAN_ID = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if ((CAN_ID != 0U) && (CAN_ID == (preDefinedCanId & 0xFF80U))) {
 800317e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003180:	2b00      	cmp	r3, #0
 8003182:	d008      	beq.n	8003196 <CO_TPDO_init+0x19a>
 8003184:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003186:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003188:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800318c:	400b      	ands	r3, r1
 800318e:	429a      	cmp	r2, r3
 8003190:	d101      	bne.n	8003196 <CO_TPDO_init+0x19a>
        CAN_ID = preDefinedCanId;
 8003192:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8003194:	857b      	strh	r3, [r7, #42]	@ 0x2a
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CAN_ID, false, PDO->dataLength,
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	7b1b      	ldrb	r3, [r3, #12]
                                         TPDO->transmissionType <= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_240);
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	f892 216c 	ldrb.w	r2, [r2, #364]	@ 0x16c
    TPDO->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CAN_ID, false, PDO->dataLength,
 80031a0:	2af0      	cmp	r2, #240	@ 0xf0
 80031a2:	bf94      	ite	ls
 80031a4:	2201      	movls	r2, #1
 80031a6:	2200      	movhi	r2, #0
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	4610      	mov	r0, r2
 80031ac:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80031ae:	f8b7 1048 	ldrh.w	r1, [r7, #72]	@ 0x48
 80031b2:	9001      	str	r0, [sp, #4]
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	2300      	movs	r3, #0
 80031b8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80031ba:	f004 fac5 	bl	8007748 <CO_CANtxBufferInit>
 80031be:	4602      	mov	r2, r0
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168

    if (TPDO->CANtxBuff == NULL) {
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d102      	bne.n	80031d6 <CO_TPDO_init+0x1da>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80031d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031d4:	e075      	b.n	80032c2 <CO_TPDO_init+0x2c6>
    }

    PDO->valid = valid;
 80031d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031da:	609a      	str	r2, [r3, #8]

    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
    uint16_t inhibitTime = 0;
 80031dc:	2300      	movs	r3, #0
 80031de:	827b      	strh	r3, [r7, #18]
    uint16_t eventTime = 0;
 80031e0:	2300      	movs	r3, #0
 80031e2:	823b      	strh	r3, [r7, #16]
    (void)OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 80031e4:	f107 0212 	add.w	r2, r7, #18
 80031e8:	2301      	movs	r3, #1
 80031ea:	2103      	movs	r1, #3
 80031ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80031ee:	f7fe fef2 	bl	8001fd6 <OD_get_u16>
    (void)OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 80031f2:	f107 0210 	add.w	r2, r7, #16
 80031f6:	2301      	movs	r3, #1
 80031f8:	2105      	movs	r1, #5
 80031fa:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80031fc:	f7fe feeb 	bl	8001fd6 <OD_get_u16>
    TPDO->inhibitTime_us = (uint32_t)inhibitTime * 100U;
 8003200:	8a7b      	ldrh	r3, [r7, #18]
 8003202:	461a      	mov	r2, r3
 8003204:	2364      	movs	r3, #100	@ 0x64
 8003206:	fb03 f202 	mul.w	r2, r3, r2
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    TPDO->eventTime_us = (uint32_t)eventTime * 1000U;
 8003210:	8a3b      	ldrh	r3, [r7, #16]
 8003212:	461a      	mov	r2, r3
 8003214:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003218:	fb03 f202 	mul.w	r2, r3, r2
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
#endif

    /* Configure communication parameter - SYNC start value (optional) */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
    TPDO->syncStartValue = 0;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2178 	strb.w	r2, [r3, #376]	@ 0x178
    (void)OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f503 72bc 	add.w	r2, r3, #376	@ 0x178
 8003230:	2301      	movs	r3, #1
 8003232:	2106      	movs	r1, #6
 8003234:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003236:	f7fe feb9 	bl	8001fac <OD_get_u8>
    TPDO->SYNC = SYNC;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174
    TPDO->syncCounter = 255;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	22ff      	movs	r2, #255	@ 0xff
 8003246:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#endif

    /* Configure OD extensions */
#if ((CO_CONFIG_PDO)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    PDO->isRPDO = false;
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	2200      	movs	r2, #0
 800324e:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    PDO->OD = OD;
 8003252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    PDO->CANdevIdx = CANdevTxIdx;
 800325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8003260:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    PDO->preDefinedCanId = preDefinedCanId;
 8003264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003266:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003268:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
    PDO->configuredCanId = CAN_ID;
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8003270:	f8a3 2144 	strh.w	r2, [r3, #324]	@ 0x144
    PDO->OD_communicationParam_ext.object = TPDO;
 8003274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <CO_TPDO_init+0x2d0>)
 8003280:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
    PDO->OD_communicationParam_ext.write = OD_write_18xx;
 8003284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003286:	4a12      	ldr	r2, [pc, #72]	@ (80032d0 <CO_TPDO_init+0x2d4>)
 8003288:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    PDO->OD_mappingParam_extension.object = TPDO;
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	4a0f      	ldr	r2, [pc, #60]	@ (80032d4 <CO_TPDO_init+0x2d8>)
 8003298:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 800329c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800329e:	4a0e      	ldr	r2, [pc, #56]	@ (80032d8 <CO_TPDO_init+0x2dc>)
 80032a0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
    (void)OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
 80032a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a6:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 80032aa:	4619      	mov	r1, r3
 80032ac:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80032ae:	f7fe fe69 	bl	8001f84 <OD_extension_init>
    (void)OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
 80032b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b4:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80032b8:	4619      	mov	r1, r3
 80032ba:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80032bc:	f7fe fe62 	bl	8001f84 <OD_extension_init>
#endif

    return CO_ERROR_NO;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3730      	adds	r7, #48	@ 0x30
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	080024a3 	.word	0x080024a3
 80032d0:	08002d59 	.word	0x08002d59
 80032d4:	080018af 	.word	0x080018af
 80032d8:	08002371 	.word	0x08002371

080032dc <CO_TPDOsend>:
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t
CO_TPDOsend(CO_TPDO_t* TPDO) {
 80032dc:	b590      	push	{r4, r7, lr}
 80032de:	b093      	sub	sp, #76	@ 0x4c
 80032e0:	af02      	add	r7, sp, #8
 80032e2:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t* dataTPDO = &TPDO->CANtxBuff->data[0];
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 80032ee:	3305      	adds	r3, #5
 80032f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    OD_size_t verifyLength = 0U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	63bb      	str	r3, [r7, #56]	@ 0x38

#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven = ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
                          || (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO));
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d004      	beq.n	800330a <CO_TPDOsend+0x2e>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003306:	2bfd      	cmp	r3, #253	@ 0xfd
 8003308:	d901      	bls.n	800330e <CO_TPDOsend+0x32>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <CO_TPDOsend+0x34>
 800330e:	2300      	movs	r3, #0
    bool_t eventDriven = ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 8003310:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_OD_IO_ACCESS) != 0
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003312:	2300      	movs	r3, #0
 8003314:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003318:	e066      	b.n	80033e8 <CO_TPDOsend+0x10c>
        OD_IO_t* OD_IO = &PDO->OD_IO[i];
 800331a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800331e:	015b      	lsls	r3, r3, #5
 8003320:	3310      	adds	r3, #16
 8003322:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003324:	4413      	add	r3, r2
 8003326:	623b      	str	r3, [r7, #32]
        OD_stream_t* stream = &OD_IO->stream;
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	61fb      	str	r3, [r7, #28]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t)stream->dataOffset;
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	76fb      	strb	r3, [r7, #27]

        /* additional safety check */
        verifyLength += (OD_size_t)mappedLength;
 8003332:	7efb      	ldrb	r3, [r7, #27]
 8003334:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003336:	4413      	add	r3, r2
 8003338:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (verifyLength > CO_PDO_MAX_SIZE) {
 800333a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800333c:	2b08      	cmp	r3, #8
 800333e:	d85a      	bhi.n	80033f6 <CO_TPDOsend+0x11a>
            break;
        }

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	633b      	str	r3, [r7, #48]	@ 0x30
        if (ODdataLength > CO_PDO_MAX_SIZE) {
 8003346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003348:	2b08      	cmp	r3, #8
 800334a:	d901      	bls.n	8003350 <CO_TPDOsend+0x74>
            ODdataLength = CO_PDO_MAX_SIZE;
 800334c:	2308      	movs	r3, #8
 800334e:	633b      	str	r3, [r7, #48]	@ 0x30
        }
        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t* dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 8003350:	7efb      	ldrb	r3, [r7, #27]
 8003352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003354:	429a      	cmp	r2, r3
 8003356:	d90a      	bls.n	800336e <CO_TPDOsend+0x92>
            (void)memset(buf, 0, sizeof(buf));
 8003358:	f107 030c 	add.w	r3, r7, #12
 800335c:	2208      	movs	r2, #8
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f00a f845 	bl	800d3f0 <memset>
            dataTPDOCopy = buf;
 8003366:	f107 030c 	add.w	r3, r7, #12
 800336a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800336c:	e001      	b.n	8003372 <CO_TPDOsend+0x96>
        } else {
            dataTPDOCopy = dataTPDO;
 800336e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003370:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read() and store mappedLength back to stream.dataOffset */
        stream->dataOffset = 0;
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2200      	movs	r2, #0
 8003376:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 8003378:	6a3b      	ldr	r3, [r7, #32]
 800337a:	699c      	ldr	r4, [r3, #24]
 800337c:	f107 0308 	add.w	r3, r7, #8
 8003380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003382:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003384:	69f8      	ldr	r0, [r7, #28]
 8003386:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 8003388:	7efa      	ldrb	r2, [r7, #27]
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	60da      	str	r2, [r3, #12]
            }
        }
#endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 800338e:	7efb      	ldrb	r3, [r7, #27]
 8003390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003392:	429a      	cmp	r2, r3
 8003394:	d906      	bls.n	80033a4 <CO_TPDOsend+0xc8>
            (void)memcpy(dataTPDO, buf, mappedLength);
 8003396:	7efa      	ldrb	r2, [r7, #27]
 8003398:	f107 030c 	add.w	r3, r7, #12
 800339c:	4619      	mov	r1, r3
 800339e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80033a0:	f00a f8b1 	bl	800d506 <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
#if OD_FLAGS_PDO_SIZE > 0
        uint8_t* flagPDObyte = PDO->flagPDObyte[i];
 80033a4:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80033a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033aa:	3244      	adds	r2, #68	@ 0x44
 80033ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033b0:	617b      	str	r3, [r7, #20]
        if ((flagPDObyte != NULL) && eventDriven) {
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00e      	beq.n	80033d6 <CO_TPDOsend+0xfa>
 80033b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00b      	beq.n	80033d6 <CO_TPDOsend+0xfa>
            *flagPDObyte |= PDO->flagPDObitmask[i];
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	781a      	ldrb	r2, [r3, #0]
 80033c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80033c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033c8:	440b      	add	r3, r1
 80033ca:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80033ce:	4313      	orrs	r3, r2
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	701a      	strb	r2, [r3, #0]
        }
#endif

        dataTPDO += mappedLength;
 80033d6:	7efb      	ldrb	r3, [r7, #27]
 80033d8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80033da:	4413      	add	r3, r2
 80033dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80033de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80033e2:	3301      	adds	r3, #1
 80033e4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80033e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ea:	7b5b      	ldrb	r3, [r3, #13]
 80033ec:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d392      	bcc.n	800331a <CO_TPDOsend+0x3e>
 80033f4:	e000      	b.n	80033f8 <CO_TPDOsend+0x11c>
            break;
 80033f6:	bf00      	nop
        }
#endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    if ((verifyLength > CO_PDO_MAX_SIZE) || (verifyLength != (OD_size_t)PDO->dataLength)) {
 80033f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d805      	bhi.n	800340a <CO_TPDOsend+0x12e>
 80033fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003400:	7b1b      	ldrb	r3, [r3, #12]
 8003402:	461a      	mov	r2, r3
 8003404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003406:	4293      	cmp	r3, r2
 8003408:	d00e      	beq.n	8003428 <CO_TPDOsend+0x14c>
        /* bug in software, should not happen */
        CO_errorReport(PDO->em, CO_EM_GENERIC_SOFTWARE_ERROR, CO_EMC_SOFTWARE_INTERNAL, (0x200000U | verifyLength));
 800340a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003410:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 800341a:	222c      	movs	r2, #44	@ 0x2c
 800341c:	2101      	movs	r1, #1
 800341e:	f7fd fc0e 	bl	8000c3e <CO_error>
        return CO_ERROR_DATA_CORRUPT;
 8003422:	f06f 030c 	mvn.w	r3, #12
 8003426:	e019      	b.n	800345c <CO_TPDOsend+0x180>
    }

    TPDO->sendRequest = false;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
    TPDO->eventTimer = TPDO->eventTime_us;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f8d3 2180 	ldr.w	r2, [r3, #384]	@ 0x180
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8d3 217c 	ldr.w	r2, [r3, #380]	@ 0x17c
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8003452:	4619      	mov	r1, r3
 8003454:	4610      	mov	r0, r2
 8003456:	f004 f9f1 	bl	800783c <CO_CANsend>
 800345a:	4603      	mov	r3, r0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3744      	adds	r7, #68	@ 0x44
 8003460:	46bd      	mov	sp, r7
 8003462:	bd90      	pop	{r4, r7, pc}

08003464 <CO_TPDO_process>:
void
CO_TPDO_process(CO_TPDO_t* TPDO,
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0) || defined CO_DOXYGEN
                uint32_t timeDifference_us, uint32_t* timerNext_us,
#endif
                bool_t NMTisOperational, bool_t syncWas) {
 8003464:	b580      	push	{r7, lr}
 8003466:	b088      	sub	sp, #32
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
 8003470:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t* PDO = &TPDO->PDO_common;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	61bb      	str	r3, [r7, #24]
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)) != 0
    (void)timerNext_us;
#endif
    (void)syncWas;

    if (PDO->valid && NMTisOperational) {
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 80dc 	beq.w	8003638 <CO_TPDO_process+0x1d4>
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	2b00      	cmp	r3, #0
 8003484:	f000 80d8 	beq.w	8003638 <CO_TPDO_process+0x1d4>

        /* check for event timer or application event */
#if (((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0) || (OD_FLAGS_PDO_SIZE > 0)
        if ((TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC)
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 800348e:	2b00      	cmp	r3, #0
 8003490:	d004      	beq.n	800349c <CO_TPDO_process+0x38>
            || (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO)) {
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003498:	2bfd      	cmp	r3, #253	@ 0xfd
 800349a:	d946      	bls.n	800352a <CO_TPDO_process+0xc6>
            /* event timer */
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            if (TPDO->eventTime_us != 0U) {
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d018      	beq.n	80034d8 <CO_TPDO_process+0x74>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us) ? (TPDO->eventTimer - timeDifference_us) : 0U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 80034ac:	68ba      	ldr	r2, [r7, #8]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d205      	bcs.n	80034be <CO_TPDO_process+0x5a>
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	e000      	b.n	80034c0 <CO_TPDO_process+0x5c>
 80034be:	2300      	movs	r3, #0
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	f8c2 3188 	str.w	r3, [r2, #392]	@ 0x188
                if (TPDO->eventTimer == 0U) {
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f8d3 3188 	ldr.w	r3, [r3, #392]	@ 0x188
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d103      	bne.n	80034d8 <CO_TPDO_process+0x74>
                    TPDO->sendRequest = true;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#endif
            }
#endif
            /* check for any OD_requestTPDO() */
#if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d123      	bne.n	800352a <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80034e2:	2300      	movs	r3, #0
 80034e4:	77fb      	strb	r3, [r7, #31]
 80034e6:	e01b      	b.n	8003520 <CO_TPDO_process+0xbc>
                    uint8_t* flagPDObyte = PDO->flagPDObyte[i];
 80034e8:	7ffa      	ldrb	r2, [r7, #31]
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	3244      	adds	r2, #68	@ 0x44
 80034ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f2:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00f      	beq.n	800351a <CO_TPDO_process+0xb6>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0U) {
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	7ffb      	ldrb	r3, [r7, #31]
 8003500:	69b9      	ldr	r1, [r7, #24]
 8003502:	440b      	add	r3, r1
 8003504:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8003508:	4013      	ands	r3, r2
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b00      	cmp	r3, #0
 800350e:	d104      	bne.n	800351a <CO_TPDO_process+0xb6>
                            TPDO->sendRequest = true;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2201      	movs	r2, #1
 8003514:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
                            break;
 8003518:	e007      	b.n	800352a <CO_TPDO_process+0xc6>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 800351a:	7ffb      	ldrb	r3, [r7, #31]
 800351c:	3301      	adds	r3, #1
 800351e:	77fb      	strb	r3, [r7, #31]
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	7b5b      	ldrb	r3, [r3, #13]
 8003524:	7ffa      	ldrb	r2, [r7, #31]
 8003526:	429a      	cmp	r2, r3
 8003528:	d3de      	bcc.n	80034e8 <CO_TPDO_process+0x84>
#endif
        }
#endif /* ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0) */

        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003530:	2bfd      	cmp	r3, #253	@ 0xfd
 8003532:	d91d      	bls.n	8003570 <CO_TPDO_process+0x10c>
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
                                                                          : 0U;
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	429a      	cmp	r2, r3
 800353e:	d205      	bcs.n	800354c <CO_TPDO_process+0xe8>
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f8d3 2184 	ldr.w	r2, [r3, #388]	@ 0x184
                                                                          : 0U;
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	e000      	b.n	800354e <CO_TPDO_process+0xea>
 800354c:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us) ? (TPDO->inhibitTimer - timeDifference_us)
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184

            /* send TPDO */
            if (TPDO->sendRequest && (TPDO->inhibitTimer == 0U)) {
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 800355a:	2b00      	cmp	r3, #0
 800355c:	d07d      	beq.n	800365a <CO_TPDO_process+0x1f6>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8003564:	2b00      	cmp	r3, #0
 8003566:	d178      	bne.n	800365a <CO_TPDO_process+0x1f6>
                (void)CO_TPDOsend(TPDO);
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f7ff feb7 	bl	80032dc <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 800356e:	e074      	b.n	800365a <CO_TPDO_process+0x1f6>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        else if ((TPDO->SYNC != NULL) && syncWas) {
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 8003576:	2b00      	cmp	r3, #0
 8003578:	d06f      	beq.n	800365a <CO_TPDO_process+0x1f6>
 800357a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800357c:	2b00      	cmp	r3, #0
 800357e:	d06c      	beq.n	800365a <CO_TPDO_process+0x1f6>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 8003586:	2b00      	cmp	r3, #0
 8003588:	d108      	bne.n	800359c <CO_TPDO_process+0x138>
                if (TPDO->sendRequest) {
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8003590:	2b00      	cmp	r3, #0
 8003592:	d062      	beq.n	800365a <CO_TPDO_process+0x1f6>
                    (void)CO_TPDOsend(TPDO);
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f7ff fea1 	bl	80032dc <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 800359a:	e05e      	b.n	800365a <CO_TPDO_process+0x1f6>
                }
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255U) {
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 80035a2:	2bff      	cmp	r3, #255	@ 0xff
 80035a4:	d119      	bne.n	80035da <CO_TPDO_process+0x176>
                    if ((TPDO->SYNC->counterOverflowValue != 0U) && (TPDO->syncStartValue != 0U)) {
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 80035ac:	7c5b      	ldrb	r3, [r3, #17]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d009      	beq.n	80035c6 <CO_TPDO_process+0x162>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d004      	beq.n	80035c6 <CO_TPDO_process+0x162>
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	22fe      	movs	r2, #254	@ 0xfe
 80035c0:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
 80035c4:	e009      	b.n	80035da <CO_TPDO_process+0x176>
                    } else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = (TPDO->transmissionType / 2U) + 1U;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f893 316c 	ldrb.w	r3, [r3, #364]	@ 0x16c
 80035cc:	085b      	lsrs	r3, r3, #1
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	3301      	adds	r3, #1
 80035d2:	b2da      	uxtb	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC with matched syncStartValue. */
                if (TPDO->syncCounter == 254U) {
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 80035e0:	2bfe      	cmp	r3, #254	@ 0xfe
 80035e2:	d112      	bne.n	800360a <CO_TPDO_process+0x1a6>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f8d3 3174 	ldr.w	r3, [r3, #372]	@ 0x174
 80035ea:	7c9a      	ldrb	r2, [r3, #18]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 3178 	ldrb.w	r3, [r3, #376]	@ 0x178
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d131      	bne.n	800365a <CO_TPDO_process+0x1f6>
                        TPDO->syncCounter = TPDO->transmissionType;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                        (void)CO_TPDOsend(TPDO);
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f7ff fe6a 	bl	80032dc <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003608:	e027      	b.n	800365a <CO_TPDO_process+0x1f6>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0U) {
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 8003610:	3b01      	subs	r3, #1
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f893 3179 	ldrb.w	r3, [r3, #377]	@ 0x179
 8003620:	2b00      	cmp	r3, #0
 8003622:	d11a      	bne.n	800365a <CO_TPDO_process+0x1f6>
                    TPDO->syncCounter = TPDO->transmissionType;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
                    (void)CO_TPDOsend(TPDO);
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7ff fe53 	bl	80032dc <CO_TPDOsend>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003636:	e010      	b.n	800365a <CO_TPDO_process+0x1f6>
        }
#endif

    } else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
        TPDO->inhibitTimer = 0;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
        TPDO->eventTimer = 0;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
#endif
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
        TPDO->syncCounter = 255;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	22ff      	movs	r2, #255	@ 0xff
 8003654:	f883 2179 	strb.w	r2, [r3, #377]	@ 0x179
#endif
    }
}
 8003658:	e000      	b.n	800365c <CO_TPDO_process+0x1f8>
        if (TPDO->transmissionType >= (uint8_t)CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 800365a:	bf00      	nop
}
 800365c:	bf00      	nop
 800365e:	3720      	adds	r7, #32
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <CO_getUint8>:
CO_getUint8(const void* buf) {
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	73fb      	strb	r3, [r7, #15]
    return value;
 8003672:	7bfb      	ldrb	r3, [r7, #15]
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	60fb      	str	r3, [r7, #12]
    return value;
 800368e:	68fb      	ldr	r3, [r7, #12]
}
 8003690:	4618      	mov	r0, r3
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d002      	beq.n	80036b0 <OD_getIndex+0x14>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	e000      	b.n	80036b2 <OD_getIndex+0x16>
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	370c      	adds	r7, #12
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr

080036be <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 80036be:	b480      	push	{r7}
 80036c0:	b083      	sub	sp, #12
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
 80036c6:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 80036ce:	2305      	movs	r3, #5
 80036d0:	e003      	b.n	80036da <OD_extension_init+0x1c>
    entry->extension = extension;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80036d8:	2300      	movs	r3, #0
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b086      	sub	sp, #24
 80036ea:	af02      	add	r7, sp, #8
 80036ec:	60f8      	str	r0, [r7, #12]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	603b      	str	r3, [r7, #0]
 80036f2:	460b      	mov	r3, r1
 80036f4:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80036f6:	7af9      	ldrb	r1, [r7, #11]
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	2301      	movs	r3, #1
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f7fe fb37 	bl	8001d74 <OD_get_value>
 8003706:	4603      	mov	r3, r0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af02      	add	r7, sp, #8
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	607a      	str	r2, [r7, #4]
 800371a:	603b      	str	r3, [r7, #0]
 800371c:	460b      	mov	r3, r1
 800371e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8003720:	7af9      	ldrb	r1, [r7, #11]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	2304      	movs	r3, #4
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f7fe fb22 	bl	8001d74 <OD_get_value>
 8003730:	4603      	mov	r3, r0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <OD_set_u32>:
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t
OD_set_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t val, bool_t odOrig) {
 800373a:	b580      	push	{r7, lr}
 800373c:	b086      	sub	sp, #24
 800373e:	af02      	add	r7, sp, #8
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	607a      	str	r2, [r7, #4]
 8003744:	603b      	str	r3, [r7, #0]
 8003746:	460b      	mov	r3, r1
 8003748:	72fb      	strb	r3, [r7, #11]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 800374a:	1d3a      	adds	r2, r7, #4
 800374c:	7af9      	ldrb	r1, [r7, #11]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	9300      	str	r3, [sp, #0]
 8003752:	2304      	movs	r3, #4
 8003754:	68f8      	ldr	r0, [r7, #12]
 8003756:	f7fe fb4a 	bl	8001dee <OD_set_value>
 800375a:	4603      	mov	r3, r0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3710      	adds	r7, #16
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_SDO_receive(void* object, void* msg) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t* SDO = (CO_SDOserver_t*)object;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	791b      	ldrb	r3, [r3, #4]
 8003776:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	3305      	adds	r3, #5
 800377c:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8U) {
 800377e:	7cfb      	ldrb	r3, [r7, #19]
 8003780:	2b08      	cmp	r3, #8
 8003782:	d115      	bne.n	80037b0 <CO_SDO_receive+0x4c>
        if (data[0] == 0x80U) {
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	2b80      	cmp	r3, #128	@ 0x80
 800378a:	d103      	bne.n	8003794 <CO_SDO_receive+0x30>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	2200      	movs	r2, #0
 8003790:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 8003792:	e00d      	b.n	80037b0 <CO_SDO_receive+0x4c>
        } else if (CO_FLAG_READ(SDO->CANrxNew)) {
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d109      	bne.n	80037b0 <CO_SDO_receive+0x4c>
            (void)memcpy(SDO->CANrxData, data, DLC);
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	3340      	adds	r3, #64	@ 0x40
 80037a0:	7cfa      	ldrb	r2, [r7, #19]
 80037a2:	68f9      	ldr	r1, [r7, #12]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f009 feae 	bl	800d506 <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	2201      	movs	r2, #1
 80037ae:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80037b0:	bf00      	nop
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <CO_SDOserver_init_canRxTx>:

/* helper for configuring CANrx and CANtx */
static CO_ReturnError_t
CO_SDOserver_init_canRxTx(CO_SDOserver_t* SDO, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, uint16_t CANdevTxIdx,
                          uint32_t COB_IDClientToServer, uint32_t COB_IDServerToClient) {
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b08a      	sub	sp, #40	@ 0x28
 80037bc:	af04      	add	r7, sp, #16
 80037be:	60f8      	str	r0, [r7, #12]
 80037c0:	60b9      	str	r1, [r7, #8]
 80037c2:	4611      	mov	r1, r2
 80037c4:	461a      	mov	r2, r3
 80037c6:	460b      	mov	r3, r1
 80037c8:	80fb      	strh	r3, [r7, #6]
 80037ca:	4613      	mov	r3, r2
 80037cc:	80bb      	strh	r3, [r7, #4]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    /* proceed only, if parameters change */
    if ((COB_IDClientToServer == SDO->COB_IDClientToServer) && (COB_IDServerToClient == SDO->COB_IDServerToClient)) {
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037d2:	6a3a      	ldr	r2, [r7, #32]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d106      	bne.n	80037e6 <CO_SDOserver_init_canRxTx+0x2e>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037de:	429a      	cmp	r2, r3
 80037e0:	d101      	bne.n	80037e6 <CO_SDOserver_init_canRxTx+0x2e>
        return CO_ERROR_NO;
 80037e2:	2300      	movs	r3, #0
 80037e4:	e04e      	b.n	8003884 <CO_SDOserver_init_canRxTx+0xcc>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6a3a      	ldr	r2, [r7, #32]
 80037ea:	651a      	str	r2, [r3, #80]	@ 0x50
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f0:	655a      	str	r2, [r3, #84]	@ 0x54
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000UL) == 0U) ? (uint16_t)COB_IDClientToServer : 0U;
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	db02      	blt.n	80037fe <CO_SDOserver_init_canRxTx+0x46>
 80037f8:	6a3b      	ldr	r3, [r7, #32]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	e000      	b.n	8003800 <CO_SDOserver_init_canRxTx+0x48>
 80037fe:	2300      	movs	r3, #0
 8003800:	82fb      	strh	r3, [r7, #22]
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000UL) == 0U) ? (uint16_t)COB_IDServerToClient : 0U;
 8003802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003804:	2b00      	cmp	r3, #0
 8003806:	db02      	blt.n	800380e <CO_SDOserver_init_canRxTx+0x56>
 8003808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800380a:	b29b      	uxth	r3, r3
 800380c:	e000      	b.n	8003810 <CO_SDOserver_init_canRxTx+0x58>
 800380e:	2300      	movs	r3, #0
 8003810:	82bb      	strh	r3, [r7, #20]
    if ((idC2S != 0U) && (idS2C != 0U)) {
 8003812:	8afb      	ldrh	r3, [r7, #22]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d006      	beq.n	8003826 <CO_SDOserver_init_canRxTx+0x6e>
 8003818:	8abb      	ldrh	r3, [r7, #20]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d003      	beq.n	8003826 <CO_SDOserver_init_canRxTx+0x6e>
        SDO->valid = true;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	611a      	str	r2, [r3, #16]
 8003824:	e006      	b.n	8003834 <CO_SDOserver_init_canRxTx+0x7c>
    } else {
        idC2S = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	82fb      	strh	r3, [r7, #22]
        idS2C = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	82bb      	strh	r3, [r7, #20]
        SDO->valid = false;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, idC2S, 0x7FF, false, (void*)SDO, CO_SDO_receive);
 8003834:	8afa      	ldrh	r2, [r7, #22]
 8003836:	88f9      	ldrh	r1, [r7, #6]
 8003838:	4b14      	ldr	r3, [pc, #80]	@ (800388c <CO_SDOserver_init_canRxTx+0xd4>)
 800383a:	9302      	str	r3, [sp, #8]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	9301      	str	r3, [sp, #4]
 8003840:	2300      	movs	r3, #0
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003848:	68b8      	ldr	r0, [r7, #8]
 800384a:	f003 ff1f 	bl	800768c <CO_CANrxBufferInit>
 800384e:	4603      	mov	r3, r0
 8003850:	74fb      	strb	r3, [r7, #19]

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(SDO->CANdevTx, CANdevTxIdx, idS2C, false, 8, false);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6818      	ldr	r0, [r3, #0]
 8003856:	8aba      	ldrh	r2, [r7, #20]
 8003858:	88b9      	ldrh	r1, [r7, #4]
 800385a:	2300      	movs	r3, #0
 800385c:	9301      	str	r3, [sp, #4]
 800385e:	2308      	movs	r3, #8
 8003860:	9300      	str	r3, [sp, #0]
 8003862:	2300      	movs	r3, #0
 8003864:	f003 ff70 	bl	8007748 <CO_CANtxBufferInit>
 8003868:	4602      	mov	r2, r0
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	605a      	str	r2, [r3, #4]

    if (SDO->CANtxBuff == NULL) {
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d104      	bne.n	8003880 <CO_SDOserver_init_canRxTx+0xc8>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8003876:	23ff      	movs	r3, #255	@ 0xff
 8003878:	74fb      	strb	r3, [r7, #19]
        SDO->valid = false;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	611a      	str	r2, [r3, #16]
    }

    return ret;
 8003880:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3718      	adds	r7, #24
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	08003765 	.word	0x08003765

08003890 <OD_write_1201_additional>:
 * Custom function for writing OD object _SDO server parameter_, additional channels
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1201_additional(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8003890:	b590      	push	{r4, r7, lr}
 8003892:	b08f      	sub	sp, #60	@ 0x3c
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if ((stream == NULL) || (buf == NULL) || (countWritten == NULL)) {
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <OD_write_1201_additional+0x20>
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <OD_write_1201_additional+0x20>
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d101      	bne.n	80038b4 <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 80038b0:	2309      	movs	r3, #9
 80038b2:	e0f9      	b.n	8003aa8 <OD_write_1201_additional+0x218>
    }

    CO_SDOserver_t* SDO = (CO_SDOserver_t*)stream->object;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    switch (stream->subIndex) {
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	7d1b      	ldrb	r3, [r3, #20]
 80038be:	2b03      	cmp	r3, #3
 80038c0:	f200 80e8 	bhi.w	8003a94 <OD_write_1201_additional+0x204>
 80038c4:	a201      	add	r2, pc, #4	@ (adr r2, 80038cc <OD_write_1201_additional+0x3c>)
 80038c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ca:	bf00      	nop
 80038cc:	080038dd 	.word	0x080038dd
 80038d0:	080038e1 	.word	0x080038e1
 80038d4:	080039a5 	.word	0x080039a5
 80038d8:	08003a6b 	.word	0x08003a6b
        case 0: /* Highest sub-index supported */ return ODR_READONLY; break;
 80038dc:	2304      	movs	r3, #4
 80038de:	e0e3      	b.n	8003aa8 <OD_write_1201_additional+0x218>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 80038e0:	68b8      	ldr	r0, [r7, #8]
 80038e2:	f7ff fecd 	bl	8003680 <CO_getUint32>
 80038e6:	61b8      	str	r0, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	b29b      	uxth	r3, r3
 80038ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038f0:	82fb      	strh	r3, [r7, #22]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FFU);
 80038f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038fc:	82bb      	strh	r3, [r7, #20]
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	43db      	mvns	r3, r3
 8003902:	0fdb      	lsrs	r3, r3, #31
 8003904:	b2db      	uxtb	r3, r3
 8003906:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if (((COB_ID & 0x3FFFF800U) != 0U) || ((valid && SDO->valid) && (CAN_ID != CAN_ID_cur))
 8003908:	69ba      	ldr	r2, [r7, #24]
 800390a:	4b69      	ldr	r3, [pc, #420]	@ (8003ab0 <OD_write_1201_additional+0x220>)
 800390c:	4013      	ands	r3, r2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d134      	bne.n	800397c <OD_write_1201_additional+0xec>
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d007      	beq.n	8003928 <OD_write_1201_additional+0x98>
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <OD_write_1201_additional+0x98>
 8003920:	8afa      	ldrh	r2, [r7, #22]
 8003922:	8abb      	ldrh	r3, [r7, #20]
 8003924:	429a      	cmp	r2, r3
 8003926:	d129      	bne.n	800397c <OD_write_1201_additional+0xec>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))) {
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d028      	beq.n	8003980 <OD_write_1201_additional+0xf0>
 800392e:	8afb      	ldrh	r3, [r7, #22]
 8003930:	2b7f      	cmp	r3, #127	@ 0x7f
 8003932:	d923      	bls.n	800397c <OD_write_1201_additional+0xec>
 8003934:	8afb      	ldrh	r3, [r7, #22]
 8003936:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800393a:	d903      	bls.n	8003944 <OD_write_1201_additional+0xb4>
 800393c:	8afb      	ldrh	r3, [r7, #22]
 800393e:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8003942:	d91b      	bls.n	800397c <OD_write_1201_additional+0xec>
 8003944:	8afb      	ldrh	r3, [r7, #22]
 8003946:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 800394a:	d903      	bls.n	8003954 <OD_write_1201_additional+0xc4>
 800394c:	8afb      	ldrh	r3, [r7, #22]
 800394e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003952:	d313      	bcc.n	800397c <OD_write_1201_additional+0xec>
 8003954:	8afb      	ldrh	r3, [r7, #22]
 8003956:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800395a:	d903      	bls.n	8003964 <OD_write_1201_additional+0xd4>
 800395c:	8afb      	ldrh	r3, [r7, #22]
 800395e:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003962:	d30b      	bcc.n	800397c <OD_write_1201_additional+0xec>
 8003964:	8afb      	ldrh	r3, [r7, #22]
 8003966:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 800396a:	d303      	bcc.n	8003974 <OD_write_1201_additional+0xe4>
 800396c:	8afb      	ldrh	r3, [r7, #22]
 800396e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003972:	d303      	bcc.n	800397c <OD_write_1201_additional+0xec>
 8003974:	8afb      	ldrh	r3, [r7, #22]
 8003976:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800397a:	d901      	bls.n	8003980 <OD_write_1201_additional+0xf0>
                return ODR_INVALID_VALUE;
 800397c:	230f      	movs	r3, #15
 800397e:	e093      	b.n	8003aa8 <OD_write_1201_additional+0x218>
            }
            (void)CO_SDOserver_init_canRxTx(SDO, SDO->CANdevRx, SDO->CANdevRxIdx, SDO->CANdevTxIdx, COB_ID,
 8003980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003982:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003986:	f8b3 204c 	ldrh.w	r2, [r3, #76]	@ 0x4c
 800398a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800398c:	f8b3 004e 	ldrh.w	r0, [r3, #78]	@ 0x4e
 8003990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003992:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003994:	9301      	str	r3, [sp, #4]
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	4603      	mov	r3, r0
 800399c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800399e:	f7ff ff0b 	bl	80037b8 <CO_SDOserver_init_canRxTx>
                                            SDO->COB_IDServerToClient);
            break;
 80039a2:	e07a      	b.n	8003a9a <OD_write_1201_additional+0x20a>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 80039a4:	68b8      	ldr	r0, [r7, #8]
 80039a6:	f7ff fe6b 	bl	8003680 <CO_getUint32>
 80039aa:	6278      	str	r0, [r7, #36]	@ 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FFU);
 80039ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039b4:	847b      	strh	r3, [r7, #34]	@ 0x22
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FFU);
 80039b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80039c0:	843b      	strh	r3, [r7, #32]
            bool_t valid = (COB_ID & 0x80000000U) == 0U;
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	43db      	mvns	r3, r3
 80039c6:	0fdb      	lsrs	r3, r3, #31
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if (((COB_ID & 0x3FFFF800U) != 0U) || (valid && (SDO->valid && (CAN_ID != CAN_ID_cur)))
 80039cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ce:	4b38      	ldr	r3, [pc, #224]	@ (8003ab0 <OD_write_1201_additional+0x220>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d134      	bne.n	8003a40 <OD_write_1201_additional+0x1b0>
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d007      	beq.n	80039ec <OD_write_1201_additional+0x15c>
 80039dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <OD_write_1201_additional+0x15c>
 80039e4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80039e6:	8c3b      	ldrh	r3, [r7, #32]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d129      	bne.n	8003a40 <OD_write_1201_additional+0x1b0>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))) {
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d028      	beq.n	8003a44 <OD_write_1201_additional+0x1b4>
 80039f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80039f4:	2b7f      	cmp	r3, #127	@ 0x7f
 80039f6:	d923      	bls.n	8003a40 <OD_write_1201_additional+0x1b0>
 80039f8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fe:	d903      	bls.n	8003a08 <OD_write_1201_additional+0x178>
 8003a00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a02:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8003a06:	d91b      	bls.n	8003a40 <OD_write_1201_additional+0x1b0>
 8003a08:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a0a:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8003a0e:	d903      	bls.n	8003a18 <OD_write_1201_additional+0x188>
 8003a10:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a12:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a16:	d313      	bcc.n	8003a40 <OD_write_1201_additional+0x1b0>
 8003a18:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a1a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a1e:	d903      	bls.n	8003a28 <OD_write_1201_additional+0x198>
 8003a20:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a22:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8003a26:	d30b      	bcc.n	8003a40 <OD_write_1201_additional+0x1b0>
 8003a28:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a2a:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8003a2e:	d303      	bcc.n	8003a38 <OD_write_1201_additional+0x1a8>
 8003a30:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a36:	d303      	bcc.n	8003a40 <OD_write_1201_additional+0x1b0>
 8003a38:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003a3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a3e:	d901      	bls.n	8003a44 <OD_write_1201_additional+0x1b4>
                return ODR_INVALID_VALUE;
 8003a40:	230f      	movs	r3, #15
 8003a42:	e031      	b.n	8003aa8 <OD_write_1201_additional+0x218>
            }
            (void)CO_SDOserver_init_canRxTx(SDO, SDO->CANdevRx, SDO->CANdevRxIdx, SDO->CANdevTxIdx,
 8003a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a46:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a4a:	f8b3 004c 	ldrh.w	r0, [r3, #76]	@ 0x4c
 8003a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a50:	f8b3 404e 	ldrh.w	r4, [r3, #78]	@ 0x4e
 8003a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5a:	9201      	str	r2, [sp, #4]
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	4623      	mov	r3, r4
 8003a60:	4602      	mov	r2, r0
 8003a62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003a64:	f7ff fea8 	bl	80037b8 <CO_SDOserver_init_canRxTx>
                                            SDO->COB_IDClientToServer, COB_ID);
            break;
 8003a68:	e017      	b.n	8003a9a <OD_write_1201_additional+0x20a>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1U) {
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d001      	beq.n	8003a74 <OD_write_1201_additional+0x1e4>
                return ODR_TYPE_MISMATCH;
 8003a70:	230b      	movs	r3, #11
 8003a72:	e019      	b.n	8003aa8 <OD_write_1201_additional+0x218>
            }
            uint8_t nodeId = CO_getUint8(buf);
 8003a74:	68b8      	ldr	r0, [r7, #8]
 8003a76:	f7ff fdf5 	bl	8003664 <CO_getUint8>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            if ((nodeId < 1U) || (nodeId > 127U)) {
 8003a80:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d003      	beq.n	8003a90 <OD_write_1201_additional+0x200>
 8003a88:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	da03      	bge.n	8003a98 <OD_write_1201_additional+0x208>
                return ODR_INVALID_VALUE;
 8003a90:	230f      	movs	r3, #15
 8003a92:	e009      	b.n	8003aa8 <OD_write_1201_additional+0x218>
            }
            break;
        }

        default: return ODR_SUB_NOT_EXIST; break;
 8003a94:	230e      	movs	r3, #14
 8003a96:	e007      	b.n	8003aa8 <OD_write_1201_additional+0x218>
            break;
 8003a98:	bf00      	nop
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	68b9      	ldr	r1, [r7, #8]
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f7fd ff5c 	bl	800195e <OD_writeOriginal>
 8003aa6:	4603      	mov	r3, r0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3734      	adds	r7, #52	@ 0x34
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd90      	pop	{r4, r7, pc}
 8003ab0:	3ffff800 	.word	0x3ffff800

08003ab4 <CO_SDOserver_init>:
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC */

CO_ReturnError_t
CO_SDOserver_init(CO_SDOserver_t* SDO, OD_t* OD, OD_entry_t* OD_1200_SDOsrvPar, uint8_t nodeId,
                  uint16_t SDOtimeoutTime_ms, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, CO_CANmodule_t* CANdevTx,
                  uint16_t CANdevTxIdx, uint32_t* errInfo) {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b08c      	sub	sp, #48	@ 0x30
 8003ab8:	af02      	add	r7, sp, #8
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
 8003ac0:	70fb      	strb	r3, [r7, #3]
    /* verify arguments */
    if ((SDO == NULL) || (OD == NULL) || (CANdevRx == NULL) || (CANdevTx == NULL)) {
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d008      	beq.n	8003ada <CO_SDOserver_init+0x26>
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <CO_SDOserver_init+0x26>
 8003ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <CO_SDOserver_init+0x26>
 8003ad4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d102      	bne.n	8003ae0 <CO_SDOserver_init+0x2c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003ada:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ade:	e0f5      	b.n	8003ccc <CO_SDOserver_init+0x218>
    }

    /* Configure object variables */
    SDO->OD = OD;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	68ba      	ldr	r2, [r7, #8]
 8003ae4:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	78fa      	ldrb	r2, [r7, #3]
 8003aea:	731a      	strb	r2, [r3, #12]
#if (((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED)) != 0
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000U;
 8003aec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003aee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003af2:	fb03 f202 	mul.w	r2, r3, r2
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_BLOCK) != 0
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d117      	bne.n	8003b36 <CO_SDOserver_init+0x82>
        /* configure default SDO channel */
        if ((nodeId < 1U) || (nodeId > 127U)) {
 8003b06:	78fb      	ldrb	r3, [r7, #3]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d003      	beq.n	8003b14 <CO_SDOserver_init+0x60>
 8003b0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	da02      	bge.n	8003b1a <CO_SDOserver_init+0x66>
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003b14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b18:	e0d8      	b.n	8003ccc <CO_SDOserver_init+0x218>
        }

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8003b1a:	78fb      	ldrb	r3, [r7, #3]
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8003b22:	84fb      	strh	r3, [r7, #38]	@ 0x26
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003b24:	78fb      	ldrb	r3, [r7, #3]
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8003b2c:	84bb      	strh	r3, [r7, #36]	@ 0x24
        SDO->valid = true;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2201      	movs	r2, #1
 8003b32:	611a      	str	r2, [r3, #16]
 8003b34:	e0a4      	b.n	8003c80 <CO_SDOserver_init+0x1cc>
    } else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f7ff fdb0 	bl	800369c <OD_getIndex>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	847b      	strh	r3, [r7, #34]	@ 0x22

        if (OD_SDOsrvParIdx == (uint16_t)OD_H1200_SDO_SERVER_1_PARAM) {
 8003b40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003b42:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8003b46:	d123      	bne.n	8003b90 <CO_SDOserver_init+0xdc>
            /* configure default SDO channel and SDO server parameters for it */
            if ((nodeId < 1U) || (nodeId > 127U)) {
 8003b48:	78fb      	ldrb	r3, [r7, #3]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <CO_SDOserver_init+0xa2>
 8003b4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	da02      	bge.n	8003b5c <CO_SDOserver_init+0xa8>
                return CO_ERROR_ILLEGAL_ARGUMENT;
 8003b56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003b5a:	e0b7      	b.n	8003ccc <CO_SDOserver_init+0x218>
            }

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 8003b5c:	78fb      	ldrb	r3, [r7, #3]
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8003b64:	84fb      	strh	r3, [r7, #38]	@ 0x26
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003b66:	78fb      	ldrb	r3, [r7, #3]
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8003b6e:	84bb      	strh	r3, [r7, #36]	@ 0x24
            SDO->valid = true;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2201      	movs	r2, #1
 8003b74:	611a      	str	r2, [r3, #16]

            (void)OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 8003b76:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8003b78:	2301      	movs	r3, #1
 8003b7a:	2101      	movs	r1, #1
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f7ff fddc 	bl	800373a <OD_set_u32>
            (void)OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 8003b82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b84:	2301      	movs	r3, #1
 8003b86:	2102      	movs	r1, #2
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f7ff fdd6 	bl	800373a <OD_set_u32>
 8003b8e:	e077      	b.n	8003c80 <CO_SDOserver_init+0x1cc>
        } else if ((OD_SDOsrvParIdx > (uint16_t)OD_H1200_SDO_SERVER_1_PARAM)
 8003b90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003b92:	f5b3 5f90 	cmp.w	r3, #4608	@ 0x1200
 8003b96:	d96f      	bls.n	8003c78 <CO_SDOserver_init+0x1c4>
                   && (OD_SDOsrvParIdx <= ((uint16_t)OD_H1200_SDO_SERVER_1_PARAM + 0x7FU))) {
 8003b98:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003b9a:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8003b9e:	d26b      	bcs.n	8003c78 <CO_SDOserver_init+0x1c4>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 8003ba0:	f107 021d 	add.w	r2, r7, #29
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff fd9c 	bl	80036e6 <OD_get_u8>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1, &COB_IDClientToServer32, true);
 8003bb4:	f107 0218 	add.w	r2, r7, #24
 8003bb8:	2301      	movs	r3, #1
 8003bba:	2101      	movs	r1, #1
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f7ff fda7 	bl	8003710 <OD_get_u32>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	f887 3020 	strb.w	r3, [r7, #32]
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2, &COB_IDServerToClient32, true);
 8003bc8:	f107 0214 	add.w	r2, r7, #20
 8003bcc:	2301      	movs	r3, #1
 8003bce:	2102      	movs	r1, #2
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f7ff fd9d 	bl	8003710 <OD_get_u32>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	77fb      	strb	r3, [r7, #31]

            if ((odRet0 != ODR_OK) || ((maxSubIndex != 2U) && (maxSubIndex != 3U)) || (odRet1 != ODR_OK)
 8003bda:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10d      	bne.n	8003bfe <CO_SDOserver_init+0x14a>
 8003be2:	7f7b      	ldrb	r3, [r7, #29]
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d002      	beq.n	8003bee <CO_SDOserver_init+0x13a>
 8003be8:	7f7b      	ldrb	r3, [r7, #29]
 8003bea:	2b03      	cmp	r3, #3
 8003bec:	d107      	bne.n	8003bfe <CO_SDOserver_init+0x14a>
 8003bee:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d103      	bne.n	8003bfe <CO_SDOserver_init+0x14a>
                || (odRet2 != ODR_OK)) {
 8003bf6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <CO_SDOserver_init+0x15c>
                if (errInfo != NULL) {
 8003bfe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <CO_SDOserver_init+0x156>
                    *errInfo = OD_SDOsrvParIdx;
 8003c04:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c08:	601a      	str	r2, [r3, #0]
                }
                return CO_ERROR_OD_PARAMETERS;
 8003c0a:	f06f 030b 	mvn.w	r3, #11
 8003c0e:	e05d      	b.n	8003ccc <CO_SDOserver_init+0x218>
            }

            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000U) == 0U)
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	db05      	blt.n	8003c22 <CO_SDOserver_init+0x16e>
                                       ? (uint16_t)(COB_IDClientToServer32 & 0x7FFU)
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000U) == 0U)
 8003c1a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	e000      	b.n	8003c24 <CO_SDOserver_init+0x170>
 8003c22:	2300      	movs	r3, #0
 8003c24:	84fb      	strh	r3, [r7, #38]	@ 0x26
                                       : 0U;
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000U) == 0U)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	db05      	blt.n	8003c38 <CO_SDOserver_init+0x184>
                                       ? (uint16_t)(COB_IDServerToClient32 & 0x7FFU)
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000U) == 0U)
 8003c30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	e000      	b.n	8003c3a <CO_SDOserver_init+0x186>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
                                       : 0U;

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
            SDO->OD_1200_extension.object = SDO;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	659a      	str	r2, [r3, #88]	@ 0x58
            SDO->OD_1200_extension.read = OD_readOriginal;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	4a23      	ldr	r2, [pc, #140]	@ (8003cd4 <CO_SDOserver_init+0x220>)
 8003c46:	65da      	str	r2, [r3, #92]	@ 0x5c
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4a23      	ldr	r2, [pc, #140]	@ (8003cd8 <CO_SDOserver_init+0x224>)
 8003c4c:	661a      	str	r2, [r3, #96]	@ 0x60
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar, &SDO->OD_1200_extension);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	3358      	adds	r3, #88	@ 0x58
 8003c52:	4619      	mov	r1, r3
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff fd32 	bl	80036be <OD_extension_init>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	77bb      	strb	r3, [r7, #30]
            if (odRetE != ODR_OK) {
 8003c5e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00b      	beq.n	8003c7e <CO_SDOserver_init+0x1ca>
                if (errInfo != NULL) {
 8003c66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d002      	beq.n	8003c72 <CO_SDOserver_init+0x1be>
                    *errInfo = OD_SDOsrvParIdx;
 8003c6c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c70:	601a      	str	r2, [r3, #0]
                }
                return CO_ERROR_OD_PARAMETERS;
 8003c72:	f06f 030b 	mvn.w	r3, #11
 8003c76:	e029      	b.n	8003ccc <CO_SDOserver_init+0x218>
            }
#endif
        } else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003c78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003c7c:	e026      	b.n	8003ccc <CO_SDOserver_init+0x218>
                   && (OD_SDOsrvParIdx <= ((uint16_t)OD_H1200_SDO_SERVER_1_PARAM + 0x7FU))) {
 8003c7e:	bf00      	nop
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2200      	movs	r2, #0
 8003c84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* store the parameters and configure CANrx and CANtx */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SDO->CANdevRx = CANdevRx;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c8a:	649a      	str	r2, [r3, #72]	@ 0x48
    SDO->CANdevRxIdx = CANdevRxIdx;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8003c90:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    SDO->CANdevTxIdx = CANdevTxIdx;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8003c9a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	651a      	str	r2, [r3, #80]	@ 0x50
    SDO->COB_IDServerToClient = 0;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
#endif
    SDO->CANdevTx = CANdevTx;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cae:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO, CANdevRx, CANdevRxIdx, CANdevTxIdx, CanId_ClientToServer,
 8003cb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8003cb2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003cb4:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 8003cb8:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8003cba:	9201      	str	r2, [sp, #4]
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	460a      	mov	r2, r1
 8003cc2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f7ff fd77 	bl	80037b8 <CO_SDOserver_init_canRxTx>
 8003cca:	4603      	mov	r3, r0
                                     CanId_ServerToClient);
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3728      	adds	r7, #40	@ 0x28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	080018af 	.word	0x080018af
 8003cd8:	08003891 	.word	0x08003891

08003cdc <validateAndWriteToOD>:
 * @param crcOperation 0=none, 1=calculate, 2=calculate and compare
 * @parma crcClient crc checksum to campare with
 *
 * Returns true on success, otherwise write also abortCode and sets state to CO_SDO_ST_ABORT */
static bool_t
validateAndWriteToOD(CO_SDOserver_t* SDO, CO_SDO_abortCode_t* abortCode, uint8_t crcOperation, uint16_t crcClient) {
 8003cdc:	b590      	push	{r4, r7, lr}
 8003cde:	b08b      	sub	sp, #44	@ 0x2c
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	4611      	mov	r1, r2
 8003ce8:	461a      	mov	r2, r3
 8003cea:	460b      	mov	r3, r1
 8003cec:	71fb      	strb	r3, [r7, #7]
 8003cee:	4613      	mov	r3, r2
 8003cf0:	80bb      	strh	r3, [r7, #4]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003cf8:	627b      	str	r3, [r7, #36]	@ 0x24

    if (SDO->finished) {
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f000 8082 	beq.w	8003e08 <validateAndWriteToOD+0x12c>
        /* Verify if size of data downloaded matches size indicated. */
        if ((SDO->sizeInd > 0U) && (SDO->sizeTran != SDO->sizeInd)) {
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d015      	beq.n	8003d38 <validateAndWriteToOD+0x5c>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d00f      	beq.n	8003d38 <validateAndWriteToOD+0x5c>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d901      	bls.n	8003d28 <validateAndWriteToOD+0x4c>
 8003d24:	4a73      	ldr	r2, [pc, #460]	@ (8003ef4 <validateAndWriteToOD+0x218>)
 8003d26:	e000      	b.n	8003d2a <validateAndWriteToOD+0x4e>
 8003d28:	4a73      	ldr	r2, [pc, #460]	@ (8003ef8 <validateAndWriteToOD+0x21c>)
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2201      	movs	r2, #1
 8003d32:	751a      	strb	r2, [r3, #20]
            return false;
 8003d34:	2300      	movs	r3, #0
 8003d36:	e0d8      	b.n	8003eea <validateAndWriteToOD+0x20e>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6a1b      	ldr	r3, [r3, #32]
 8003d3c:	623b      	str	r3, [r7, #32]

        /* If dataType is string, then size of data downloaded may be shorter than size of the
         * OD data buffer. If so, add two zero bytes to terminate (unicode) string. Shorten
         * also OD data size, (temporary, send information about EOF into OD_IO.write) */
        if (((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d44:	b25b      	sxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	da42      	bge.n	8003dd0 <validateAndWriteToOD+0xf4>
            && ((sizeInOd == 0U) || (SDO->sizeTran < sizeInOd))
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d004      	beq.n	8003d5a <validateAndWriteToOD+0x7e>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d54:	6a3a      	ldr	r2, [r7, #32]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d93a      	bls.n	8003dd0 <validateAndWriteToOD+0xf4>
            && ((SDO->bufOffsetWr + 2U) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE)) {
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d60:	3302      	adds	r3, #2
 8003d62:	2b20      	cmp	r3, #32
 8003d64:	d834      	bhi.n	8003dd0 <validateAndWriteToOD+0xf4>
            SDO->buf[SDO->bufOffsetWr] = 0;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            SDO->bufOffsetWr++;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            SDO->sizeTran++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	66da      	str	r2, [r3, #108]	@ 0x6c
            if ((sizeInOd == 0U) || (SDO->sizeTran < sizeInOd)) {
 8003d8e:	6a3b      	ldr	r3, [r7, #32]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d004      	beq.n	8003d9e <validateAndWriteToOD+0xc2>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d98:	6a3a      	ldr	r2, [r7, #32]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d913      	bls.n	8003dc6 <validateAndWriteToOD+0xea>
                SDO->buf[SDO->bufOffsetWr] = 0;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4413      	add	r3, r2
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
                SDO->bufOffsetWr++;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003db4:	1c5a      	adds	r2, r3, #1
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->sizeTran++;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	66da      	str	r2, [r3, #108]	@ 0x6c
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	621a      	str	r2, [r3, #32]
 8003dce:	e02d      	b.n	8003e2c <validateAndWriteToOD+0x150>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check. */
        else if (sizeInOd == 0U) {
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d104      	bne.n	8003de0 <validateAndWriteToOD+0x104>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	621a      	str	r2, [r3, #32]
 8003dde:	e025      	b.n	8003e2c <validateAndWriteToOD+0x150>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003de4:	6a3a      	ldr	r2, [r7, #32]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d020      	beq.n	8003e2c <validateAndWriteToOD+0x150>
            *abortCode = (SDO->sizeTran > sizeInOd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dee:	6a3a      	ldr	r2, [r7, #32]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d201      	bcs.n	8003df8 <validateAndWriteToOD+0x11c>
 8003df4:	4a3f      	ldr	r2, [pc, #252]	@ (8003ef4 <validateAndWriteToOD+0x218>)
 8003df6:	e000      	b.n	8003dfa <validateAndWriteToOD+0x11e>
 8003df8:	4a3f      	ldr	r2, [pc, #252]	@ (8003ef8 <validateAndWriteToOD+0x21c>)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2201      	movs	r2, #1
 8003e02:	751a      	strb	r2, [r3, #20]
            return false;
 8003e04:	2300      	movs	r3, #0
 8003e06:	e070      	b.n	8003eea <validateAndWriteToOD+0x20e>
        } else { /* MISRA C 2004 14.10 */
        }
    } else {
        /* Verify if size of data downloaded is not too large. */
        if ((SDO->sizeInd > 0U) && (SDO->sizeTran > SDO->sizeInd)) {
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00d      	beq.n	8003e2c <validateAndWriteToOD+0x150>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d907      	bls.n	8003e2c <validateAndWriteToOD+0x150>
            *abortCode = CO_SDO_AB_DATA_LONG;
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	4a35      	ldr	r2, [pc, #212]	@ (8003ef4 <validateAndWriteToOD+0x218>)
 8003e20:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	751a      	strb	r2, [r3, #20]
            return false;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e05e      	b.n	8003eea <validateAndWriteToOD+0x20e>
    (void)crcOperation;
    (void)crcClient;
    (void)bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	613b      	str	r3, [r7, #16]

    CO_LOCK_OD(SDO->CANdevTx);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003e34:	f3ef 8210 	mrs	r2, PRIMASK
 8003e38:	617a      	str	r2, [r7, #20]
  return(result);
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003e3e:	b672      	cpsid	i
}
 8003e40:	bf00      	nop
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf, SDO->bufOffsetWr, &countWritten);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f103 0018 	add.w	r0, r3, #24
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8003e58:	f107 0310 	add.w	r3, r7, #16
 8003e5c:	47a0      	blx	r4
 8003e5e:	4603      	mov	r3, r0
 8003e60:	77fb      	strb	r3, [r7, #31]
    CO_UNLOCK_OD(SDO->CANdevTx);
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e68:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	f383 8810 	msr	PRIMASK, r3
}
 8003e70:	bf00      	nop

    SDO->bufOffsetWr = 0;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* verify write error value */
    if ((odRet != ODR_OK) && (odRet != ODR_PARTIAL)) {
 8003e7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d011      	beq.n	8003ea6 <validateAndWriteToOD+0x1ca>
 8003e82:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003e86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e8a:	d00c      	beq.n	8003ea6 <validateAndWriteToOD+0x1ca>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003e8c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7fd ff51 	bl	8001d38 <OD_getSDOabCode>
 8003e96:	4602      	mov	r2, r0
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	751a      	strb	r2, [r3, #20]
        return false;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	e021      	b.n	8003eea <validateAndWriteToOD+0x20e>
    } else if (SDO->finished && (odRet == ODR_PARTIAL)) {
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00c      	beq.n	8003ec8 <validateAndWriteToOD+0x1ec>
 8003eae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003eb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003eb6:	d107      	bne.n	8003ec8 <validateAndWriteToOD+0x1ec>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	4a0f      	ldr	r2, [pc, #60]	@ (8003ef8 <validateAndWriteToOD+0x21c>)
 8003ebc:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	751a      	strb	r2, [r3, #20]
        return false;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e010      	b.n	8003eea <validateAndWriteToOD+0x20e>
    } else if (!SDO->finished && (odRet == ODR_OK)) {
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10b      	bne.n	8003ee8 <validateAndWriteToOD+0x20c>
 8003ed0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d107      	bne.n	8003ee8 <validateAndWriteToOD+0x20c>
        /* OD variable was written completely, but SDO download still has data */
        *abortCode = CO_SDO_AB_DATA_LONG;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	4a06      	ldr	r2, [pc, #24]	@ (8003ef4 <validateAndWriteToOD+0x218>)
 8003edc:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	751a      	strb	r2, [r3, #20]
        return false;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	e000      	b.n	8003eea <validateAndWriteToOD+0x20e>
    } else { /* MISRA C 2004 14.10 */
    }

    return true;
 8003ee8:	2301      	movs	r3, #1
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	372c      	adds	r7, #44	@ 0x2c
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd90      	pop	{r4, r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	06070012 	.word	0x06070012
 8003ef8:	06070013 	.word	0x06070013

08003efc <readFromOd>:
 * @parma countMinimum if data size in buffer is less than countMinimum, then buffer is refilled from OD variable
 * @param calculateCrc if true, crc is calculated
 *
 * Returns true on success, otherwise write also abortCode and sets state to CO_SDO_ST_ABORT */
static bool_t
readFromOd(CO_SDOserver_t* SDO, CO_SDO_abortCode_t* abortCode, OD_size_t countMinimum, bool_t calculateCrc) {
 8003efc:	b590      	push	{r4, r7, lr}
 8003efe:	b08d      	sub	sp, #52	@ 0x34
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	607a      	str	r2, [r7, #4]
 8003f08:	603b      	str	r3, [r7, #0]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_BLOCK) == 0
    (void)calculateCrc; /* may be unused */
#endif
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	627b      	str	r3, [r7, #36]	@ 0x24

    if (!SDO->finished && (countRemain < countMinimum)) {
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f040 80ab 	bne.w	800407a <readFromOd+0x17e>
 8003f24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	f080 80a6 	bcs.w	800407a <readFromOd+0x17e>
        /* first move remaining data to the start of the buffer */
        (void)memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f103 0080 	add.w	r0, r3, #128	@ 0x80
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003f40:	4413      	add	r3, r2
 8003f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f44:	4619      	mov	r1, r3
 8003f46:	f009 fa39 	bl	800d3bc <memmove>
        SDO->bufOffsetRd = 0;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        SDO->bufOffsetWr = countRemain;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f56:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5c:	f1c3 0320 	rsb	r3, r3, #32
 8003f60:	623b      	str	r3, [r7, #32]

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 8003f62:	2300      	movs	r3, #0
 8003f64:	613b      	str	r3, [r7, #16]

        CO_LOCK_OD(SDO->CANdevTx);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f6a:	f3ef 8210 	mrs	r2, PRIMASK
 8003f6e:	617a      	str	r2, [r7, #20]
  return(result);
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003f74:	b672      	cpsid	i
}
 8003f76:	bf00      	nop
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, &SDO->buf[countRemain], countRdRequest, &countRd);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b1c      	ldr	r4, [r3, #48]	@ 0x30
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f103 0018 	add.w	r0, r3, #24
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	3380      	adds	r3, #128	@ 0x80
 8003f86:	68fa      	ldr	r2, [r7, #12]
 8003f88:	18d1      	adds	r1, r2, r3
 8003f8a:	f107 0310 	add.w	r3, r7, #16
 8003f8e:	6a3a      	ldr	r2, [r7, #32]
 8003f90:	47a0      	blx	r4
 8003f92:	4603      	mov	r3, r0
 8003f94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        CO_UNLOCK_OD(SDO->CANdevTx);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f9e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	f383 8810 	msr	PRIMASK, r3
}
 8003fa6:	bf00      	nop

        if ((odRet != ODR_OK) && (odRet != ODR_PARTIAL)) {
 8003fa8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d011      	beq.n	8003fd4 <readFromOd+0xd8>
 8003fb0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003fb4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003fb8:	d00c      	beq.n	8003fd4 <readFromOd+0xd8>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003fba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fd feba 	bl	8001d38 <OD_getSDOabCode>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	751a      	strb	r2, [r3, #20]
            return false;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	e053      	b.n	800407c <readFromOd+0x180>
        }

        /* if data is string, send only data up to null termination */
        OD_size_t lastRd = countRd + countRemain;
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd8:	4413      	add	r3, r2
 8003fda:	61fb      	str	r3, [r7, #28]
        if ((countRd > 0U) && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)) {
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d027      	beq.n	8004032 <readFromOd+0x136>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003fe8:	b25b      	sxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	da21      	bge.n	8004032 <readFromOd+0x136>
            SDO->buf[lastRd] = 0; /* (SDO->buf is one byte larger) */
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	3380      	adds	r3, #128	@ 0x80
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char*)&SDO->buf[countRemain]);
 8003ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffc:	3380      	adds	r3, #128	@ 0x80
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	4413      	add	r3, r2
 8004002:	4618      	mov	r0, r3
 8004004:	f7fc f8e4 	bl	80001d0 <strlen>
 8004008:	62b8      	str	r0, [r7, #40]	@ 0x28
            if (countStr == 0U) {
 800400a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <readFromOd+0x118>
                countStr = 1;
 8004010:	2301      	movs	r3, #1
 8004012:	62bb      	str	r3, [r7, #40]	@ 0x28
            } /* zero length is not allowed */
            if (countStr < countRd) {
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004018:	429a      	cmp	r2, r3
 800401a:	d20a      	bcs.n	8004032 <readFromOd+0x136>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 800401c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401e:	613b      	str	r3, [r7, #16]
                odRet = ODR_OK;
 8004020:	2300      	movs	r3, #0
 8004022:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	441a      	add	r2, r3
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 8004032:	693a      	ldr	r2, [r7, #16]
 8004034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004036:	441a      	add	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        if ((SDO->bufOffsetWr == 0U) || (odRet == ODR_PARTIAL)) {
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004044:	2b00      	cmp	r3, #0
 8004046:	d004      	beq.n	8004052 <readFromOd+0x156>
 8004048:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800404c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004050:	d110      	bne.n	8004074 <readFromOd+0x178>
            SDO->finished = false;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	675a      	str	r2, [r3, #116]	@ 0x74
            if (SDO->bufOffsetWr < countMinimum) {
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	429a      	cmp	r2, r3
 8004062:	d90a      	bls.n	800407a <readFromOd+0x17e>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	4a07      	ldr	r2, [pc, #28]	@ (8004084 <readFromOd+0x188>)
 8004068:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2201      	movs	r2, #1
 800406e:	751a      	strb	r2, [r3, #20]
                return false;
 8004070:	2300      	movs	r3, #0
 8004072:	e003      	b.n	800407c <readFromOd+0x180>
            }
        } else {
            SDO->finished = true;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2201      	movs	r2, #1
 8004078:	675a      	str	r2, [r3, #116]	@ 0x74
        if (calculateCrc && SDO->block_crcEnabled) {
            SDO->block_crc = crc16_ccitt(&SDO->buf[countRemain], countRd, SDO->block_crc);
        }
#endif
    }
    return true;
 800407a:	2301      	movs	r3, #1
}
 800407c:	4618      	mov	r0, r3
 800407e:	3734      	adds	r7, #52	@ 0x34
 8004080:	46bd      	mov	sp, r7
 8004082:	bd90      	pop	{r4, r7, pc}
 8004084:	06040047 	.word	0x06040047

08004088 <CO_SDOserver_process>:
#endif

CO_SDO_return_t
CO_SDOserver_process(CO_SDOserver_t* SDO, bool_t NMTisPreOrOperational, uint32_t timeDifference_us,
                     uint32_t* timerNext_us) {
 8004088:	b590      	push	{r4, r7, lr}
 800408a:	b09b      	sub	sp, #108	@ 0x6c
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d103      	bne.n	80040a4 <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 800409c:	f06f 0301 	mvn.w	r3, #1
 80040a0:	f000 bd00 	b.w	8004aa4 <CO_SDOserver_process+0xa1c>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 80040a4:	2301      	movs	r3, #1
 80040a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 80040aa:	2300      	movs	r3, #0
 80040ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	bf14      	ite	ne
 80040b6:	2301      	movne	r3, #1
 80040b8:	2300      	moveq	r3, #0
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	657b      	str	r3, [r7, #84]	@ 0x54

    if ((SDO->state == CO_SDO_ST_IDLE) && SDO->valid && !isNew) {
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	7d1b      	ldrb	r3, [r3, #20]
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10a      	bne.n	80040de <CO_SDOserver_process+0x56>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d006      	beq.n	80040de <CO_SDOserver_process+0x56>
 80040d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <CO_SDOserver_process+0x56>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 80040d6:	2300      	movs	r3, #0
 80040d8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80040dc:	e2d7      	b.n	800468e <CO_SDOserver_process+0x606>
    } else if (!NMTisPreOrOperational || !SDO->valid) {
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <CO_SDOserver_process+0x64>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	691b      	ldr	r3, [r3, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d109      	bne.n	8004100 <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	63da      	str	r2, [r3, #60]	@ 0x3c
        ret = CO_SDO_RT_ok_communicationEnd;
 80040f8:	2300      	movs	r3, #0
 80040fa:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80040fe:	e2c6      	b.n	800468e <CO_SDOserver_process+0x606>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 8004100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 82c3 	beq.w	800468e <CO_SDOserver_process+0x606>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	7d1b      	ldrb	r3, [r3, #20]
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	f040 80cc 	bne.w	80042ac <CO_SDOserver_process+0x224>
            bool_t upload = false;
 8004114:	2300      	movs	r3, #0
 8004116:	663b      	str	r3, [r7, #96]	@ 0x60

            if ((SDO->CANrxData[0] & 0xF0U) == 0x20U) {
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800411e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004122:	2b20      	cmp	r3, #32
 8004124:	d103      	bne.n	800412e <CO_SDOserver_process+0xa6>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2211      	movs	r2, #17
 800412a:	751a      	strb	r2, [r3, #20]
 800412c:	e00f      	b.n	800414e <CO_SDOserver_process+0xc6>
            } else if (SDO->CANrxData[0] == 0x40U) {
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004134:	2b40      	cmp	r3, #64	@ 0x40
 8004136:	d105      	bne.n	8004144 <CO_SDOserver_process+0xbc>
                upload = true;
 8004138:	2301      	movs	r3, #1
 800413a:	663b      	str	r3, [r7, #96]	@ 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2221      	movs	r2, #33	@ 0x21
 8004140:	751a      	strb	r2, [r3, #20]
 8004142:	e004      	b.n	800414e <CO_SDOserver_process+0xc6>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 8004144:	4ba7      	ldr	r3, [pc, #668]	@ (80043e4 <CO_SDOserver_process+0x35c>)
 8004146:	62fb      	str	r3, [r7, #44]	@ 0x2c
                SDO->state = CO_SDO_ST_ABORT;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2201      	movs	r2, #1
 800414c:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 800414e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004150:	2b00      	cmp	r3, #0
 8004152:	d162      	bne.n	800421a <CO_SDOserver_process+0x192>
                ODR_t odRet;
                SDO->index = (uint16_t)((((uint16_t)SDO->CANrxData[2]) << 8) | SDO->CANrxData[1]);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800415a:	021b      	lsls	r3, r3, #8
 800415c:	b21a      	sxth	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004164:	b21b      	sxth	r3, r3
 8004166:	4313      	orrs	r3, r2
 8004168:	b21b      	sxth	r3, r3
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	871a      	strh	r2, [r3, #56]	@ 0x38
                SDO->subIndex = SDO->CANrxData[3];
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex, &SDO->OD_IO, false);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004184:	4619      	mov	r1, r3
 8004186:	4610      	mov	r0, r2
 8004188:	f7fd fc72 	bl	8001a70 <OD_find>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f893 103a 	ldrb.w	r1, [r3, #58]	@ 0x3a
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f103 0218 	add.w	r2, r3, #24
 8004198:	2300      	movs	r3, #0
 800419a:	f7fd fcc5 	bl	8001b28 <OD_getSub>
 800419e:	4603      	mov	r3, r0
 80041a0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                if (odRet != ODR_OK) {
 80041a4:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00a      	beq.n	80041c2 <CO_SDOserver_process+0x13a>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 80041ac:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fd fdc1 	bl	8001d38 <OD_getSDOabCode>
 80041b6:	4603      	mov	r3, r0
 80041b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    SDO->state = CO_SDO_ST_ABORT;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2201      	movs	r2, #1
 80041be:	751a      	strb	r2, [r3, #20]
 80041c0:	e02b      	b.n	800421a <CO_SDOserver_process+0x192>
                } else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_RW) == 0U) {
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041c8:	f003 0303 	and.w	r3, r3, #3
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d105      	bne.n	80041dc <CO_SDOserver_process+0x154>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 80041d0:	4b85      	ldr	r3, [pc, #532]	@ (80043e8 <CO_SDOserver_process+0x360>)
 80041d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2201      	movs	r2, #1
 80041d8:	751a      	strb	r2, [r3, #20]
 80041da:	e01e      	b.n	800421a <CO_SDOserver_process+0x192>
                    } else if (upload && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_R) == 0U)) {
 80041dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00c      	beq.n	80041fc <CO_SDOserver_process+0x174>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80041e8:	f003 0301 	and.w	r3, r3, #1
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <CO_SDOserver_process+0x174>
                        abortCode = CO_SDO_AB_WRITEONLY;
 80041f0:	4b7e      	ldr	r3, [pc, #504]	@ (80043ec <CO_SDOserver_process+0x364>)
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2201      	movs	r2, #1
 80041f8:	751a      	strb	r2, [r3, #20]
 80041fa:	e00e      	b.n	800421a <CO_SDOserver_process+0x192>
                    } else if (!upload && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_SDO_W) == 0U)) {
 80041fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d10b      	bne.n	800421a <CO_SDOserver_process+0x192>
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d104      	bne.n	800421a <CO_SDOserver_process+0x192>
                        abortCode = CO_SDO_AB_READONLY;
 8004210:	4b77      	ldr	r3, [pc, #476]	@ (80043f0 <CO_SDOserver_process+0x368>)
 8004212:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2201      	movs	r2, #1
 8004218:	751a      	strb	r2, [r3, #20]
                }
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            /* load data from object dictionary, if upload and no error */
            if (upload && (abortCode == CO_SDO_AB_NONE)) {
 800421a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800421c:	2b00      	cmp	r3, #0
 800421e:	d045      	beq.n	80042ac <CO_SDOserver_process+0x224>
 8004220:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d142      	bne.n	80042ac <CO_SDOserver_process+0x224>
                SDO->bufOffsetRd = 0;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                SDO->bufOffsetWr = 0;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                SDO->sizeTran = 0;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2200      	movs	r2, #0
 800423a:	66da      	str	r2, [r3, #108]	@ 0x6c
                SDO->finished = false;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	675a      	str	r2, [r3, #116]	@ 0x74

                if (readFromOd(SDO, &abortCode, 7, false)) {
 8004242:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004246:	2300      	movs	r3, #0
 8004248:	2207      	movs	r2, #7
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f7ff fe56 	bl	8003efc <readFromOd>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d02a      	beq.n	80042ac <CO_SDOserver_process+0x224>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800425a:	2b00      	cmp	r3, #0
 800425c:	d01a      	beq.n	8004294 <CO_SDOserver_process+0x20c>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6a1a      	ldr	r2, [r3, #32]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	669a      	str	r2, [r3, #104]	@ 0x68

                        if (SDO->sizeInd == 0U) {
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800426a:	2b00      	cmp	r3, #0
 800426c:	d105      	bne.n	800427a <CO_SDOserver_process+0x1f2>
                            SDO->sizeInd = SDO->bufOffsetWr;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	669a      	str	r2, [r3, #104]	@ 0x68
 8004278:	e018      	b.n	80042ac <CO_SDOserver_process+0x224>
                        } else if (SDO->sizeInd != SDO->bufOffsetWr) {
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004284:	429a      	cmp	r2, r3
 8004286:	d011      	beq.n	80042ac <CO_SDOserver_process+0x224>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004288:	4b5a      	ldr	r3, [pc, #360]	@ (80043f4 <CO_SDOserver_process+0x36c>)
 800428a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2201      	movs	r2, #1
 8004290:	751a      	strb	r2, [r3, #20]
 8004292:	e00b      	b.n	80042ac <CO_SDOserver_process+0x224>
                        } else { /* MISRA C 2004 14.10 */
                        }
                    } else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800429a:	b25b      	sxtb	r3, r3
                                           ? SDO->OD_IO.stream.dataLength
                                           : 0U;
 800429c:	2b00      	cmp	r3, #0
 800429e:	db02      	blt.n	80042a6 <CO_SDOserver_process+0x21e>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	e000      	b.n	80042a8 <CO_SDOserver_process+0x220>
 80042a6:	2300      	movs	r3, #0
                        SDO->sizeInd = ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	6693      	str	r3, [r2, #104]	@ 0x68
                }
            }
#endif    /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        bool isOKstate = (SDO->state != CO_SDO_ST_IDLE);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	7d1b      	ldrb	r3, [r3, #20]
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	bf14      	ite	ne
 80042b6:	2301      	movne	r3, #1
 80042b8:	2300      	moveq	r3, #0
 80042ba:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        isOKstate = (SDO->state != CO_SDO_ST_ABORT) && isOKstate;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	7d1b      	ldrb	r3, [r3, #20]
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d005      	beq.n	80042d4 <CO_SDOserver_process+0x24c>
 80042c8:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d001      	beq.n	80042d4 <CO_SDOserver_process+0x24c>
 80042d0:	2301      	movs	r3, #1
 80042d2:	e000      	b.n	80042d6 <CO_SDOserver_process+0x24e>
 80042d4:	2300      	movs	r3, #0
 80042d6:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 80042da:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
        if (isOKstate) {
 80042e6:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 81c7 	beq.w	800467e <CO_SDOserver_process+0x5f6>
            switch (SDO->state) {
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	7d1b      	ldrb	r3, [r3, #20]
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	3b11      	subs	r3, #17
 80042f8:	2b12      	cmp	r3, #18
 80042fa:	f200 81b1 	bhi.w	8004660 <CO_SDOserver_process+0x5d8>
 80042fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004304 <CO_SDOserver_process+0x27c>)
 8004300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004304:	08004351 	.word	0x08004351
 8004308:	08004661 	.word	0x08004661
 800430c:	08004519 	.word	0x08004519
 8004310:	08004661 	.word	0x08004661
 8004314:	08004661 	.word	0x08004661
 8004318:	08004661 	.word	0x08004661
 800431c:	08004661 	.word	0x08004661
 8004320:	08004661 	.word	0x08004661
 8004324:	08004661 	.word	0x08004661
 8004328:	08004661 	.word	0x08004661
 800432c:	08004661 	.word	0x08004661
 8004330:	08004661 	.word	0x08004661
 8004334:	08004661 	.word	0x08004661
 8004338:	08004661 	.word	0x08004661
 800433c:	08004661 	.word	0x08004661
 8004340:	08004661 	.word	0x08004661
 8004344:	0800460f 	.word	0x0800460f
 8004348:	08004661 	.word	0x08004661
 800434c:	08004617 	.word	0x08004617
                case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
                    if ((SDO->CANrxData[0] & 0x02U) != 0U) {
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	f000 80a2 	beq.w	80044a4 <CO_SDOserver_process+0x41c>
                        /* Expedited transfer, max 4 bytes of data */

                        /* Size of OD variable (>0 if indicated) */
                        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* Get SDO data size (indicated by SDO client or get from OD) */
                        OD_size_t dataSizeToWrite = 4;
 8004366:	2304      	movs	r3, #4
 8004368:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        if ((SDO->CANrxData[0] & 0x01U) != 0U) {
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00a      	beq.n	800438e <CO_SDOserver_process+0x306>
                            dataSizeToWrite -= ((OD_size_t)(SDO->CANrxData[0]) >> 2) & 0x03U;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800437e:	089b      	lsrs	r3, r3, #2
 8004380:	b2db      	uxtb	r3, r3
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800438c:	e007      	b.n	800439e <CO_SDOserver_process+0x316>
                        } else if ((sizeInOd > 0U) && (sizeInOd < 4U)) {
 800438e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004390:	2b00      	cmp	r3, #0
 8004392:	d004      	beq.n	800439e <CO_SDOserver_process+0x316>
 8004394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004396:	2b03      	cmp	r3, #3
 8004398:	d801      	bhi.n	800439e <CO_SDOserver_process+0x316>
                            dataSizeToWrite = sizeInOd;
 800439a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800439c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        } else { /* MISRA C 2004 14.10 */
                        }

                        /* copy data to the temp buffer, swap data if necessary */
                        uint8_t buf[6] = {0};
 800439e:	2300      	movs	r3, #0
 80043a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80043a2:	2300      	movs	r3, #0
 80043a4:	853b      	strh	r3, [r7, #40]	@ 0x28
                        (void)memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f103 0144 	add.w	r1, r3, #68	@ 0x44
 80043ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80043b2:	4618      	mov	r0, r3
 80043b4:	f009 f8a7 	bl	800d506 <memcpy>
#endif

                        /* If dataType is string, then size of data downloaded may be shorter as size of
                         * the OD data buffer. If so, add two zero bytes to terminate (unicode) string.
                         * Shorten also OD data size, (temporary, send information about EOF into OD_IO.write) */
                        if (((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) != 0U)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80043be:	b25b      	sxtb	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	da21      	bge.n	8004408 <CO_SDOserver_process+0x380>
                            && ((sizeInOd == 0U) || (dataSizeToWrite < sizeInOd))) {
 80043c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <CO_SDOserver_process+0x34a>
 80043ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80043cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d21a      	bcs.n	8004408 <CO_SDOserver_process+0x380>
                            OD_size_t delta = sizeInOd - dataSizeToWrite;
 80043d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	643b      	str	r3, [r7, #64]	@ 0x40
                            dataSizeToWrite += (delta == 1U) ? 1U : 2U;
 80043da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d10b      	bne.n	80043f8 <CO_SDOserver_process+0x370>
 80043e0:	2301      	movs	r3, #1
 80043e2:	e00a      	b.n	80043fa <CO_SDOserver_process+0x372>
 80043e4:	05040001 	.word	0x05040001
 80043e8:	06010000 	.word	0x06010000
 80043ec:	06010001 	.word	0x06010001
 80043f0:	06010002 	.word	0x06010002
 80043f4:	06040047 	.word	0x06040047
 80043f8:	2302      	movs	r3, #2
 80043fa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80043fc:	4413      	add	r3, r2
 80043fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004404:	621a      	str	r2, [r3, #32]
                            && ((sizeInOd == 0U) || (dataSizeToWrite < sizeInOd))) {
 8004406:	e016      	b.n	8004436 <CO_SDOserver_process+0x3ae>
                        } else if (sizeInOd == 0U) {
 8004408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440a:	2b00      	cmp	r3, #0
 800440c:	d103      	bne.n	8004416 <CO_SDOserver_process+0x38e>
                            SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004412:	621a      	str	r2, [r3, #32]
 8004414:	e00f      	b.n	8004436 <CO_SDOserver_process+0x3ae>
                        }
                        /* Verify if size of data downloaded matches data size in OD. */
                        else if (dataSizeToWrite != sizeInOd) {
 8004416:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800441a:	429a      	cmp	r2, r3
 800441c:	d00b      	beq.n	8004436 <CO_SDOserver_process+0x3ae>
                            abortCode = (dataSizeToWrite > sizeInOd) ? CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 800441e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004422:	429a      	cmp	r2, r3
 8004424:	d901      	bls.n	800442a <CO_SDOserver_process+0x3a2>
 8004426:	4b91      	ldr	r3, [pc, #580]	@ (800466c <CO_SDOserver_process+0x5e4>)
 8004428:	e000      	b.n	800442c <CO_SDOserver_process+0x3a4>
 800442a:	4b91      	ldr	r3, [pc, #580]	@ (8004670 <CO_SDOserver_process+0x5e8>)
 800442c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2201      	movs	r2, #1
 8004432:	751a      	strb	r2, [r3, #20]
                            break;
 8004434:	e123      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        } else { /* MISRA C 2004 14.10 */
                        }

                        /* Copy data */
                        OD_size_t countWritten = 0;
 8004436:	2300      	movs	r3, #0
 8004438:	623b      	str	r3, [r7, #32]

                        CO_LOCK_OD(SDO->CANdevTx);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800443e:	f3ef 8210 	mrs	r2, PRIMASK
 8004442:	633a      	str	r2, [r7, #48]	@ 0x30
  return(result);
 8004444:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004446:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004448:	b672      	cpsid	i
}
 800444a:	bf00      	nop
                        ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf, dataSizeToWrite, &countWritten);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f103 0018 	add.w	r0, r3, #24
 8004456:	f107 0320 	add.w	r3, r7, #32
 800445a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800445e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004460:	47a0      	blx	r4
 8004462:	4603      	mov	r3, r0
 8004464:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                        CO_UNLOCK_OD(SDO->CANdevTx);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800446e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004472:	f383 8810 	msr	PRIMASK, r3
}
 8004476:	bf00      	nop

                        if (odRet != ODR_OK) {
 8004478:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800447c:	2b00      	cmp	r3, #0
 800447e:	d00a      	beq.n	8004496 <CO_SDOserver_process+0x40e>
                            abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004480:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8004484:	4618      	mov	r0, r3
 8004486:	f7fd fc57 	bl	8001d38 <OD_getSDOabCode>
 800448a:	4603      	mov	r3, r0
 800448c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2201      	movs	r2, #1
 8004492:	751a      	strb	r2, [r3, #20]
                            break;
 8004494:	e0f3      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        } else {
                            SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2212      	movs	r2, #18
 800449a:	751a      	strb	r2, [r3, #20]
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                            SDO->finished = true;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2201      	movs	r2, #1
 80044a0:	675a      	str	r2, [r3, #116]	@ 0x74
#else
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                        SDO->state = CO_SDO_ST_ABORT;
#endif
                    }
                    break;
 80044a2:	e0ec      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        if ((SDO->CANrxData[0] & 0x01U) != 0U) {
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d028      	beq.n	8004504 <CO_SDOserver_process+0x47c>
                            OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	64bb      	str	r3, [r7, #72]	@ 0x48
                            (void)memcpy((void*)(&size), (const void*)(&SDO->CANrxData[4]), sizeof(size));
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	3344      	adds	r3, #68	@ 0x44
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	61fb      	str	r3, [r7, #28]
                            SDO->sizeInd = CO_SWAP_32(size);
 80044c0:	69fa      	ldr	r2, [r7, #28]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	669a      	str	r2, [r3, #104]	@ 0x68
                            if (sizeInOd > 0U) {
 80044c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01e      	beq.n	800450a <CO_SDOserver_process+0x482>
                                if (SDO->sizeInd > sizeInOd) {
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d205      	bcs.n	80044e2 <CO_SDOserver_process+0x45a>
                                    abortCode = CO_SDO_AB_DATA_LONG;
 80044d6:	4b65      	ldr	r3, [pc, #404]	@ (800466c <CO_SDOserver_process+0x5e4>)
 80044d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    SDO->state = CO_SDO_ST_ABORT;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2201      	movs	r2, #1
 80044de:	751a      	strb	r2, [r3, #20]
                                    break;
 80044e0:	e0cd      	b.n	800467e <CO_SDOserver_process+0x5f6>
                                else if ((SDO->sizeInd < sizeInOd)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d90e      	bls.n	800450a <CO_SDOserver_process+0x482>
                                         && ((SDO->OD_IO.stream.attribute & (OD_attr_t)ODA_STR) == 0U)) {
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044f2:	b25b      	sxtb	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	db08      	blt.n	800450a <CO_SDOserver_process+0x482>
                                    abortCode = CO_SDO_AB_DATA_SHORT;
 80044f8:	4b5d      	ldr	r3, [pc, #372]	@ (8004670 <CO_SDOserver_process+0x5e8>)
 80044fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                    SDO->state = CO_SDO_ST_ABORT;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2201      	movs	r2, #1
 8004500:	751a      	strb	r2, [r3, #20]
                                    break;
 8004502:	e0bc      	b.n	800467e <CO_SDOserver_process+0x5f6>
                            SDO->sizeInd = 0;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	669a      	str	r2, [r3, #104]	@ 0x68
                        SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2212      	movs	r2, #18
 800450e:	751a      	strb	r2, [r3, #20]
                        SDO->finished = false;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2200      	movs	r2, #0
 8004514:	675a      	str	r2, [r3, #116]	@ 0x74
                    break;
 8004516:	e0b2      	b.n	800467e <CO_SDOserver_process+0x5f6>
                }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
                    if ((SDO->CANrxData[0] & 0xE0U) == 0x00U) {
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800451e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d16d      	bne.n	8004602 <CO_SDOserver_process+0x57a>
                        SDO->finished = (SDO->CANrxData[0] & 0x01U) != 0U;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b00      	cmp	r3, #0
 8004532:	bf14      	ite	ne
 8004534:	2301      	movne	r3, #1
 8004536:	2300      	moveq	r3, #0
 8004538:	b2db      	uxtb	r3, r3
 800453a:	461a      	mov	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	675a      	str	r2, [r3, #116]	@ 0x74

                        /* verify and alternate toggle bit */
                        uint8_t toggle = SDO->CANrxData[0] & 0x10U;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004546:	f003 0310 	and.w	r3, r3, #16
 800454a:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
                        if (toggle != SDO->toggle) {
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004554:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8004558:	429a      	cmp	r2, r3
 800455a:	d005      	beq.n	8004568 <CO_SDOserver_process+0x4e0>
                            abortCode = CO_SDO_AB_TOGGLE_BIT;
 800455c:	4b45      	ldr	r3, [pc, #276]	@ (8004674 <CO_SDOserver_process+0x5ec>)
 800455e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2201      	movs	r2, #1
 8004564:	751a      	strb	r2, [r3, #20]
                            break;
 8004566:	e08a      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        }

                        /* get data size and write data to the buffer */
                        OD_size_t count = (OD_size_t)(7U - (((OD_size_t)(SDO->CANrxData[0]) >> 1) & 0x07U));
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800456e:	085b      	lsrs	r3, r3, #1
 8004570:	b2db      	uxtb	r3, r3
 8004572:	43db      	mvns	r3, r3
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        (void)memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004586:	18d0      	adds	r0, r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	3341      	adds	r3, #65	@ 0x41
 800458c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800458e:	4619      	mov	r1, r3
 8004590:	f008 ffb9 	bl	800d506 <memcpy>
                        SDO->bufOffsetWr += count;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800459a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800459c:	441a      	add	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        SDO->sizeTran += count;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80045a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045aa:	441a      	add	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	66da      	str	r2, [r3, #108]	@ 0x6c

                        /* if data size exceeds variable size, abort */
                        if ((SDO->OD_IO.stream.dataLength > 0U) && (SDO->sizeTran > SDO->OD_IO.stream.dataLength)) {
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00b      	beq.n	80045d0 <CO_SDOserver_process+0x548>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d905      	bls.n	80045d0 <CO_SDOserver_process+0x548>
                            abortCode = CO_SDO_AB_DATA_LONG;
 80045c4:	4b29      	ldr	r3, [pc, #164]	@ (800466c <CO_SDOserver_process+0x5e4>)
 80045c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	751a      	strb	r2, [r3, #20]
                            break;
 80045ce:	e056      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        }

                        /* if necessary, empty the buffer */
                        if (SDO->finished || ((CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr) < (7U + 2U))) {
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d106      	bne.n	80045e6 <CO_SDOserver_process+0x55e>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80045de:	f1c3 0320 	rsb	r3, r3, #32
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d809      	bhi.n	80045fa <CO_SDOserver_process+0x572>
                            if (!validateAndWriteToOD(SDO, &abortCode, 0, 0)) {
 80045e6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80045ea:	2300      	movs	r3, #0
 80045ec:	2200      	movs	r2, #0
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f7ff fb74 	bl	8003cdc <validateAndWriteToOD>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d040      	beq.n	800467c <CO_SDOserver_process+0x5f4>
                                break;
                            }
                        }

                        SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2214      	movs	r2, #20
 80045fe:	751a      	strb	r2, [r3, #20]
                    } else {
                        abortCode = CO_SDO_AB_CMD;
                        SDO->state = CO_SDO_ST_ABORT;
                    }
                    break;
 8004600:	e03d      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        abortCode = CO_SDO_AB_CMD;
 8004602:	4b1d      	ldr	r3, [pc, #116]	@ (8004678 <CO_SDOserver_process+0x5f0>)
 8004604:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2201      	movs	r2, #1
 800460a:	751a      	strb	r2, [r3, #20]
                    break;
 800460c:	e037      	b.n	800467e <CO_SDOserver_process+0x5f6>
                }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

                case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
                    SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2222      	movs	r2, #34	@ 0x22
 8004612:	751a      	strb	r2, [r3, #20]
                    break;
 8004614:	e033      	b.n	800467e <CO_SDOserver_process+0x5f6>
                }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
                    if ((SDO->CANrxData[0] & 0xEFU) == 0x60U) {
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800461c:	f003 03ef 	and.w	r3, r3, #239	@ 0xef
 8004620:	2b60      	cmp	r3, #96	@ 0x60
 8004622:	d117      	bne.n	8004654 <CO_SDOserver_process+0x5cc>
                        /* verify and alternate toggle bit */
                        uint8_t toggle = SDO->CANrxData[0] & 0x10U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800462a:	f003 0310 	and.w	r3, r3, #16
 800462e:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
                        if (toggle != SDO->toggle) {
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004638:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800463c:	429a      	cmp	r2, r3
 800463e:	d005      	beq.n	800464c <CO_SDOserver_process+0x5c4>
                            abortCode = CO_SDO_AB_TOGGLE_BIT;
 8004640:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <CO_SDOserver_process+0x5ec>)
 8004642:	62fb      	str	r3, [r7, #44]	@ 0x2c
                            SDO->state = CO_SDO_ST_ABORT;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	751a      	strb	r2, [r3, #20]
                            break;
 800464a:	e018      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        }
                        SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2224      	movs	r2, #36	@ 0x24
 8004650:	751a      	strb	r2, [r3, #20]
                    } else {
                        abortCode = CO_SDO_AB_CMD;
                        SDO->state = CO_SDO_ST_ABORT;
                    }
                    break;
 8004652:	e014      	b.n	800467e <CO_SDOserver_process+0x5f6>
                        abortCode = CO_SDO_AB_CMD;
 8004654:	4b08      	ldr	r3, [pc, #32]	@ (8004678 <CO_SDOserver_process+0x5f0>)
 8004656:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2201      	movs	r2, #1
 800465c:	751a      	strb	r2, [r3, #20]
                    break;
 800465e:	e00e      	b.n	800467e <CO_SDOserver_process+0x5f6>
                case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_SREQ:
                case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_CRSP:
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */
                default: {
                    /* unknown message received */
                    abortCode = CO_SDO_AB_CMD;
 8004660:	4b05      	ldr	r3, [pc, #20]	@ (8004678 <CO_SDOserver_process+0x5f0>)
 8004662:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    SDO->state = CO_SDO_ST_ABORT;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2201      	movs	r2, #1
 8004668:	751a      	strb	r2, [r3, #20]
                    break;
 800466a:	e008      	b.n	800467e <CO_SDOserver_process+0x5f6>
 800466c:	06070012 	.word	0x06070012
 8004670:	06070013 	.word	0x06070013
 8004674:	05030000 	.word	0x05030000
 8004678:	05040001 	.word	0x05040001
                                break;
 800467c:	bf00      	nop
                }
            } /* switch (SDO->state) */
        }     /* if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT) */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
        SDO->timeoutTimer = 0;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
        timeDifference_us = 0;
 8004684:	2300      	movs	r3, #0
 8004686:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2200      	movs	r2, #0
 800468c:	63da      	str	r2, [r3, #60]	@ 0x3c
    else { /* MISRA C 2004 14.10 */
    }

    /* Timeout timers and transmit bufferFull flag ****************************/
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
    if (ret == CO_SDO_RT_waitingResponse) {
 800468e:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8004692:	2b01      	cmp	r3, #1
 8004694:	d11e      	bne.n	80046d4 <CO_SDOserver_process+0x64c>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800469e:	429a      	cmp	r2, r3
 80046a0:	d205      	bcs.n	80046ae <CO_SDOserver_process+0x626>
            SDO->timeoutTimer += timeDifference_us;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	441a      	add	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d304      	bcc.n	80046c4 <CO_SDOserver_process+0x63c>
            abortCode = CO_SDO_AB_TIMEOUT;
 80046ba:	4b9c      	ldr	r3, [pc, #624]	@ (800492c <CO_SDOserver_process+0x8a4>)
 80046bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
            SDO->state = CO_SDO_ST_ABORT;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2201      	movs	r2, #1
 80046c2:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <CO_SDOserver_process+0x64c>
            ret = CO_SDO_RT_transmittBufferFull;
 80046ce:	2304      	movs	r3, #4
 80046d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 80046d4:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80046d8:	2b01      	cmp	r3, #1
 80046da:	f040 81ab 	bne.w	8004a34 <CO_SDOserver_process+0x9ac>
        /* clear response buffer */
        (void)memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	3305      	adds	r3, #5
 80046e4:	2208      	movs	r2, #8
 80046e6:	2100      	movs	r1, #0
 80046e8:	4618      	mov	r0, r3
 80046ea:	f008 fe81 	bl	800d3f0 <memset>

        switch (SDO->state) {
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	7d1b      	ldrb	r3, [r3, #20]
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	3b12      	subs	r3, #18
 80046f6:	2b12      	cmp	r3, #18
 80046f8:	f200 8199 	bhi.w	8004a2e <CO_SDOserver_process+0x9a6>
 80046fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004704 <CO_SDOserver_process+0x67c>)
 80046fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004702:	bf00      	nop
 8004704:	08004751 	.word	0x08004751
 8004708:	08004a2f 	.word	0x08004a2f
 800470c:	080047d3 	.word	0x080047d3
 8004710:	08004a2f 	.word	0x08004a2f
 8004714:	08004a2f 	.word	0x08004a2f
 8004718:	08004a2f 	.word	0x08004a2f
 800471c:	08004a2f 	.word	0x08004a2f
 8004720:	08004a2f 	.word	0x08004a2f
 8004724:	08004a2f 	.word	0x08004a2f
 8004728:	08004a2f 	.word	0x08004a2f
 800472c:	08004a2f 	.word	0x08004a2f
 8004730:	08004a2f 	.word	0x08004a2f
 8004734:	08004a2f 	.word	0x08004a2f
 8004738:	08004a2f 	.word	0x08004a2f
 800473c:	08004a2f 	.word	0x08004a2f
 8004740:	08004a2f 	.word	0x08004a2f
 8004744:	0800482f 	.word	0x0800482f
 8004748:	08004a2f 	.word	0x08004a2f
 800474c:	080048fd 	.word	0x080048fd
            case CO_SDO_ST_DOWNLOAD_INITIATE_RSP: {
                SDO->CANtxBuff->data[0] = 0x60;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2260      	movs	r2, #96	@ 0x60
 8004756:	715a      	strb	r2, [r3, #5]
                SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	b2d2      	uxtb	r2, r2
 8004762:	719a      	strb	r2, [r3, #6]
                SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004768:	0a1b      	lsrs	r3, r3, #8
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	71da      	strb	r2, [r3, #7]
                SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 800477e:	721a      	strb	r2, [r3, #8]

                /* reset timeout timer and send message */
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                SDO->timeoutTimer = 0;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	67da      	str	r2, [r3, #124]	@ 0x7c
#endif
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f003 f853 	bl	800783c <CO_CANsend>
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                if (SDO->finished) {
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800479a:	2b00      	cmp	r3, #0
 800479c:	d006      	beq.n	80047ac <CO_SDOserver_process+0x724>
                    SDO->state = CO_SDO_ST_IDLE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 80047a4:	2300      	movs	r3, #0
 80047a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                }
#else
                SDO->state = CO_SDO_ST_IDLE;
                ret = CO_SDO_RT_ok_communicationEnd;
#endif
                break;
 80047aa:	e143      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
                    SDO->toggle = 0x00;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    SDO->sizeTran = 0;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	66da      	str	r2, [r3, #108]	@ 0x6c
                    SDO->bufOffsetWr = 0;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                    SDO->bufOffsetRd = 0;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2213      	movs	r2, #19
 80047ce:	751a      	strb	r2, [r3, #20]
                break;
 80047d0:	e130      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            case CO_SDO_ST_DOWNLOAD_SEGMENT_RSP: {
                SDO->CANtxBuff->data[0] = 0x20U | SDO->toggle;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f893 2070 	ldrb.w	r2, [r3, #112]	@ 0x70
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f042 0220 	orr.w	r2, r2, #32
 80047e0:	b2d2      	uxtb	r2, r2
 80047e2:	715a      	strb	r2, [r3, #5]
                SDO->toggle = (SDO->toggle == 0x00U) ? 0x10U : 0x00U;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <CO_SDOserver_process+0x76a>
 80047ee:	2210      	movs	r2, #16
 80047f0:	e000      	b.n	80047f4 <CO_SDOserver_process+0x76c>
 80047f2:	2200      	movs	r2, #0
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                /* reset timeout timer and send message */
                SDO->timeoutTimer = 0;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	67da      	str	r2, [r3, #124]	@ 0x7c
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	4619      	mov	r1, r3
 800480a:	4610      	mov	r0, r2
 800480c:	f003 f816 	bl	800783c <CO_CANsend>
                if (SDO->finished) {
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004814:	2b00      	cmp	r3, #0
 8004816:	d006      	beq.n	8004826 <CO_SDOserver_process+0x79e>
                    SDO->state = CO_SDO_ST_IDLE;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 800481e:	2300      	movs	r3, #0
 8004820:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                } else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
                }
                break;
 8004824:	e106      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
                    SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2213      	movs	r2, #19
 800482a:	751a      	strb	r2, [r3, #20]
                break;
 800482c:	e102      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
#endif

            case CO_SDO_ST_UPLOAD_INITIATE_RSP: {
#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
                /* data were already loaded from OD variable */
                if ((SDO->sizeInd > 0U) && (SDO->sizeInd <= 4U)) {
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004832:	2b00      	cmp	r3, #0
 8004834:	d024      	beq.n	8004880 <CO_SDOserver_process+0x7f8>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800483a:	2b04      	cmp	r3, #4
 800483c:	d820      	bhi.n	8004880 <CO_SDOserver_process+0x7f8>
                    /* expedited transfer */
                    SDO->CANtxBuff->data[0] = (uint8_t)(0x43U | ((4U - SDO->sizeInd) << 2U));
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004842:	b2db      	uxtb	r3, r3
 8004844:	f1c3 0304 	rsb	r3, r3, #4
 8004848:	b2db      	uxtb	r3, r3
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	b2da      	uxtb	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f042 0243 	orr.w	r2, r2, #67	@ 0x43
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	715a      	strb	r2, [r3, #5]
                    (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&SDO->buf[0]), SDO->sizeInd);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f103 0009 	add.w	r0, r3, #9
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800486c:	461a      	mov	r2, r3
 800486e:	f008 fe4a 	bl	800d506 <memcpy>
                    SDO->state = CO_SDO_ST_IDLE;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004878:	2300      	movs	r3, #0
 800487a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800487e:	e020      	b.n	80048c2 <CO_SDOserver_process+0x83a>
                } else {
                    /* data will be transferred with segmented transfer */
                    if (SDO->sizeInd > 0U) {
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00e      	beq.n	80048a6 <CO_SDOserver_process+0x81e>
                        /* indicate data size, if known */
                        uint32_t sizeInd = SDO->sizeInd;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800488c:	63bb      	str	r3, [r7, #56]	@ 0x38
                        uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 800488e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004890:	61bb      	str	r3, [r7, #24]
                        SDO->CANtxBuff->data[0] = 0x41;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2241      	movs	r2, #65	@ 0x41
 8004898:	715a      	strb	r2, [r3, #5]
                        (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&sizeIndSw), sizeof(sizeIndSw));
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	3309      	adds	r3, #9
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	e003      	b.n	80048ae <CO_SDOserver_process+0x826>
                    } else {
                        SDO->CANtxBuff->data[0] = 0x40;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2240      	movs	r2, #64	@ 0x40
 80048ac:	715a      	strb	r2, [r3, #5]
                    }
                    SDO->toggle = 0x00;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    SDO->timeoutTimer = 0;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	67da      	str	r2, [r3, #124]	@ 0x7c
                    SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2223      	movs	r2, #35	@ 0x23
 80048c0:	751a      	strb	r2, [r3, #20]
                SDO->state = CO_SDO_ST_IDLE;
                ret = CO_SDO_RT_ok_communicationEnd;
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

                /* send message */
                SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	719a      	strb	r2, [r3, #6]
                SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 80048d2:	0a1b      	lsrs	r3, r3, #8
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	71da      	strb	r2, [r3, #7]
                SDO->CANtxBuff->data[3] = SDO->subIndex;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 80048e8:	721a      	strb	r2, [r3, #8]
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	4619      	mov	r1, r3
 80048f4:	4610      	mov	r0, r2
 80048f6:	f002 ffa1 	bl	800783c <CO_CANsend>
                break;
 80048fa:	e09b      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
            }

#if ((CO_CONFIG_SDO_SRV)&CO_CONFIG_SDO_SRV_SEGMENTED) != 0
            case CO_SDO_ST_UPLOAD_SEGMENT_RSP: {
                /* refill the data buffer if necessary */
                if (!readFromOd(SDO, &abortCode, 7, false)) {
 80048fc:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004900:	2300      	movs	r3, #0
 8004902:	2207      	movs	r2, #7
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f7ff faf9 	bl	8003efc <readFromOd>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 8090 	beq.w	8004a32 <CO_SDOserver_process+0x9aa>
                    break;
                }

                /* SDO command specifier with toggle bit */
                SDO->CANtxBuff->data[0] = SDO->toggle;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	f892 2070 	ldrb.w	r2, [r2, #112]	@ 0x70
 800491c:	715a      	strb	r2, [r3, #5]
                SDO->toggle = (SDO->toggle == 0x00U) ? 0x10U : 0x00U;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8004924:	2b00      	cmp	r3, #0
 8004926:	d103      	bne.n	8004930 <CO_SDOserver_process+0x8a8>
 8004928:	2210      	movs	r2, #16
 800492a:	e002      	b.n	8004932 <CO_SDOserver_process+0x8aa>
 800492c:	05040000 	.word	0x05040000
 8004930:	2200      	movs	r2, #0
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

                OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	65bb      	str	r3, [r7, #88]	@ 0x58
                /* verify, if this is the last segment */
                if ((count < 7U) || (SDO->finished && (count == 7U))) {
 8004948:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800494a:	2b06      	cmp	r3, #6
 800494c:	d906      	bls.n	800495c <CO_SDOserver_process+0x8d4>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004952:	2b00      	cmp	r3, #0
 8004954:	d01b      	beq.n	800498e <CO_SDOserver_process+0x906>
 8004956:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004958:	2b07      	cmp	r3, #7
 800495a:	d118      	bne.n	800498e <CO_SDOserver_process+0x906>
                    /* indicate last segment and nnn */
                    SDO->CANtxBuff->data[0] |= (uint8_t)(((7U - count) << 1U) | 0x01U);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	795a      	ldrb	r2, [r3, #5]
 8004962:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004964:	b2db      	uxtb	r3, r3
 8004966:	f1c3 0307 	rsb	r3, r3, #7
 800496a:	b2db      	uxtb	r3, r3
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	b2db      	uxtb	r3, r3
 8004970:	4313      	orrs	r3, r2
 8004972:	b2da      	uxtb	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f042 0201 	orr.w	r2, r2, #1
 800497c:	b2d2      	uxtb	r2, r2
 800497e:	715a      	strb	r2, [r3, #5]
                    SDO->state = CO_SDO_ST_IDLE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2200      	movs	r2, #0
 8004984:	751a      	strb	r2, [r3, #20]
                    ret = CO_SDO_RT_ok_communicationEnd;
 8004986:	2300      	movs	r3, #0
 8004988:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800498c:	e007      	b.n	800499e <CO_SDOserver_process+0x916>
                } else {
                    SDO->timeoutTimer = 0;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	67da      	str	r2, [r3, #124]	@ 0x7c
                    SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2223      	movs	r2, #35	@ 0x23
 8004998:	751a      	strb	r2, [r3, #20]
                    count = 7;
 800499a:	2307      	movs	r3, #7
 800499c:	65bb      	str	r3, [r7, #88]	@ 0x58
                }

                /* copy data segment to CAN message */
                (void)memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd, count);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	1d98      	adds	r0, r3, #6
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f103 0280 	add.w	r2, r3, #128	@ 0x80
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80049b0:	4413      	add	r3, r2
 80049b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049b4:	4619      	mov	r1, r3
 80049b6:	f008 fda6 	bl	800d506 <memcpy>
                SDO->bufOffsetRd += count;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 80049c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049c2:	441a      	add	r2, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
                SDO->sizeTran += count;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80049ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80049d0:	441a      	add	r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* verify if sizeTran is too large or too short if last segment */
                if (SDO->sizeInd > 0U) {
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d01e      	beq.n	8004a1c <CO_SDOserver_process+0x994>
                    if (SDO->sizeTran > SDO->sizeInd) {
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d905      	bls.n	80049f6 <CO_SDOserver_process+0x96e>
                        abortCode = CO_SDO_AB_DATA_LONG;
 80049ea:	4b30      	ldr	r3, [pc, #192]	@ (8004aac <CO_SDOserver_process+0xa24>)
 80049ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        SDO->state = CO_SDO_ST_ABORT;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2201      	movs	r2, #1
 80049f2:	751a      	strb	r2, [r3, #20]
                        break;
 80049f4:	e01e      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
                    } else if ((ret == CO_SDO_RT_ok_communicationEnd) && (SDO->sizeTran < SDO->sizeInd)) {
 80049f6:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10e      	bne.n	8004a1c <CO_SDOserver_process+0x994>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d208      	bcs.n	8004a1c <CO_SDOserver_process+0x994>
                        abortCode = CO_SDO_AB_DATA_SHORT;
 8004a0a:	4b29      	ldr	r3, [pc, #164]	@ (8004ab0 <CO_SDOserver_process+0xa28>)
 8004a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        ret = CO_SDO_RT_waitingResponse;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
                        SDO->state = CO_SDO_ST_ABORT;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	751a      	strb	r2, [r3, #20]
                        break;
 8004a1a:	e00b      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
                    } else { /* MISRA C 2004 14.10 */
                    }
                }

                /* send message */
                (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	4619      	mov	r1, r3
 8004a26:	4610      	mov	r0, r2
 8004a28:	f002 ff08 	bl	800783c <CO_CANsend>
                break;
 8004a2c:	e002      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
            case CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ2:
            case CO_SDO_ST_UPLOAD_BLK_SUBBLOCK_CRSP:
            case CO_SDO_ST_UPLOAD_BLK_END_CRSP:
            default: {
                /* none */
                break;
 8004a2e:	bf00      	nop
 8004a30:	e000      	b.n	8004a34 <CO_SDOserver_process+0x9ac>
                    break;
 8004a32:	bf00      	nop
            }
        } /* switch (SDO->state) */
    }

    if (ret == CO_SDO_RT_waitingResponse) {
 8004a34:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d131      	bne.n	8004aa0 <CO_SDOserver_process+0xa18>
        if (SDO->state == CO_SDO_ST_ABORT) {
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	7d1b      	ldrb	r3, [r3, #20]
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d12c      	bne.n	8004aa0 <CO_SDOserver_process+0xa18>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 8004a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a48:	617b      	str	r3, [r7, #20]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	2280      	movs	r2, #128	@ 0x80
 8004a50:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8f1a      	ldrh	r2, [r3, #56]	@ 0x38
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	b2d2      	uxtb	r2, r2
 8004a5c:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004a62:	0a1b      	lsrs	r3, r3, #8
 8004a64:	b29a      	uxth	r2, r3
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	b2d2      	uxtb	r2, r2
 8004a6c:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	f892 203a 	ldrb.w	r2, [r2, #58]	@ 0x3a
 8004a78:	721a      	strb	r2, [r3, #8]

            (void)memcpy((void*)(&SDO->CANtxBuff->data[4]), (const void*)(&code), sizeof(code));
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	3309      	adds	r3, #9
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	601a      	str	r2, [r3, #0]
            (void)CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	4610      	mov	r0, r2
 8004a90:	f002 fed4 	bl	800783c <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2200      	movs	r2, #0
 8004a98:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 8004a9a:	23f6      	movs	r3, #246	@ 0xf6
 8004a9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 8004aa0:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	376c      	adds	r7, #108	@ 0x6c
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd90      	pop	{r4, r7, pc}
 8004aac:	06070012 	.word	0x06070012
 8004ab0:	06070013 	.word	0x06070013

08004ab4 <CO_getUint8>:
CO_getUint8(const void* buf) {
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	781b      	ldrb	r3, [r3, #0]
 8004ac0:	73fb      	strb	r3, [r7, #15]
    return value;
 8004ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3714      	adds	r7, #20
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <CO_getUint32>:
CO_getUint32(const void* buf) {
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	60fb      	str	r3, [r7, #12]
    return value;
 8004ade:	68fb      	ldr	r3, [r7, #12]
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3714      	adds	r7, #20
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d002      	beq.n	8004b00 <OD_getIndex+0x14>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	881b      	ldrh	r3, [r3, #0]
 8004afe:	e000      	b.n	8004b02 <OD_getIndex+0x16>
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8004b0e:	b480      	push	{r7}
 8004b10:	b083      	sub	sp, #12
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
 8004b16:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8004b1e:	2305      	movs	r3, #5
 8004b20:	e003      	b.n	8004b2a <OD_extension_init+0x1c>
    entry->extension = extension;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	370c      	adds	r7, #12
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <OD_get_u8>:
OD_get_u8(const OD_entry_t* entry, uint8_t subIndex, uint8_t* val, bool_t odOrig) {
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b086      	sub	sp, #24
 8004b3a:	af02      	add	r7, sp, #8
 8004b3c:	60f8      	str	r0, [r7, #12]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
 8004b42:	460b      	mov	r3, r1
 8004b44:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004b46:	7af9      	ldrb	r1, [r7, #11]
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f7fd f90f 	bl	8001d74 <OD_get_value>
 8004b56:	4603      	mov	r3, r0
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b086      	sub	sp, #24
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	607a      	str	r2, [r7, #4]
 8004b6a:	603b      	str	r3, [r7, #0]
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8004b70:	7af9      	ldrb	r1, [r7, #11]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	2304      	movs	r3, #4
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f7fd f8fa 	bl	8001d74 <OD_get_value>
 8004b80:	4603      	mov	r3, r0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}

08004b8a <CO_SYNCsend>:
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t
CO_SYNCsend(CO_SYNC_t* SYNC) {
 8004b8a:	b580      	push	{r7, lr}
 8004b8c:	b082      	sub	sp, #8
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) {
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	7c9b      	ldrb	r3, [r3, #18]
 8004b96:	3301      	adds	r3, #1
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	749a      	strb	r2, [r3, #18]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	7c9a      	ldrb	r2, [r3, #18]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	7c5b      	ldrb	r3, [r3, #17]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d902      	bls.n	8004bb0 <CO_SYNCsend+0x26>
        SYNC->counter = 1;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2201      	movs	r2, #1
 8004bae:	749a      	strb	r2, [r3, #18]
    }
    SYNC->timer = 0;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	bf0c      	ite	eq
 8004bbe:	2301      	moveq	r3, #1
 8004bc0:	2300      	movne	r3, #0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	7c92      	ldrb	r2, [r2, #18]
 8004bd2:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4610      	mov	r0, r2
 8004be0:	f002 fe2c 	bl	800783c <CO_CANsend>
 8004be4:	4603      	mov	r3, r0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3708      	adds	r7, #8
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_SYNC_receive(void* object, void* msg) {
 8004bee:	b480      	push	{r7}
 8004bf0:	b087      	sub	sp, #28
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
 8004bf6:	6039      	str	r1, [r7, #0]
    CO_SYNC_t* SYNC = object;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	791b      	ldrb	r3, [r3, #4]
 8004c00:	73fb      	strb	r3, [r7, #15]
    bool_t syncReceived = false;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0U) {
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	7c5b      	ldrb	r3, [r3, #17]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10c      	bne.n	8004c28 <CO_SYNC_receive+0x3a>
        if (DLC == 0U) {
 8004c0e:	7bfb      	ldrb	r3, [r7, #15]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d102      	bne.n	8004c1a <CO_SYNC_receive+0x2c>
            syncReceived = true;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	e019      	b.n	8004c4e <CO_SYNC_receive+0x60>
        } else {
            SYNC->receiveError = DLC | 0x40U;
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	721a      	strb	r2, [r3, #8]
 8004c26:	e012      	b.n	8004c4e <CO_SYNC_receive+0x60>
        }
    } else {
        if (DLC == 1U) {
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	2b01      	cmp	r3, #1
 8004c2c:	d109      	bne.n	8004c42 <CO_SYNC_receive+0x54>
            const uint8_t* data = CO_CANrxMsg_readData(msg);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	3305      	adds	r3, #5
 8004c32:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	781a      	ldrb	r2, [r3, #0]
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	e005      	b.n	8004c4e <CO_SYNC_receive+0x60>
        } else {
            SYNC->receiveError = DLC | 0x80U;
 8004c42:	7bfb      	ldrb	r3, [r7, #15]
 8004c44:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d00c      	beq.n	8004c6e <CO_SYNC_receive+0x80>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	bf0c      	ite	eq
 8004c5c:	2301      	moveq	r3, #1
 8004c5e:	2300      	movne	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	461a      	mov	r2, r3
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
	...

08004c7c <OD_write_1005>:
 * Custom function for writing OD object "COB-ID sync message"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1005(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8004c7c:	b590      	push	{r4, r7, lr}
 8004c7e:	b08f      	sub	sp, #60	@ 0x3c
 8004c80:	af04      	add	r7, sp, #16
 8004c82:	60f8      	str	r0, [r7, #12]
 8004c84:	60b9      	str	r1, [r7, #8]
 8004c86:	607a      	str	r2, [r7, #4]
 8004c88:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint32_t))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00c      	beq.n	8004caa <OD_write_1005+0x2e>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	7d1b      	ldrb	r3, [r3, #20]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d108      	bne.n	8004caa <OD_write_1005+0x2e>
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d005      	beq.n	8004caa <OD_write_1005+0x2e>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d102      	bne.n	8004caa <OD_write_1005+0x2e>
        || (countWritten == NULL)) {
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <OD_write_1005+0x32>
        return ODR_DEV_INCOMPAT;
 8004caa:	2309      	movs	r3, #9
 8004cac:	e0a2      	b.n	8004df4 <OD_write_1005+0x178>
    }

    CO_SYNC_t* SYNC = stream->object;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8004cb4:	68b8      	ldr	r0, [r7, #8]
 8004cb6:	f7ff ff0b 	bl	8004ad0 <CO_getUint32>
 8004cba:	6238      	str	r0, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FFU);
 8004cbc:	6a3b      	ldr	r3, [r7, #32]
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004cc4:	83fb      	strh	r3, [r7, #30]

    /* verify written value */
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    bool_t isProducer = (cobIdSync & 0x40000000U) != 0U;
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	bf14      	ite	ne
 8004cd0:	2301      	movne	r3, #1
 8004cd2:	2300      	moveq	r3, #0
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	61bb      	str	r3, [r7, #24]
    if (((cobIdSync & 0xBFFFF800U) != 0U) || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 8004cd8:	6a3a      	ldr	r2, [r7, #32]
 8004cda:	4b48      	ldr	r3, [pc, #288]	@ (8004dfc <OD_write_1005+0x180>)
 8004cdc:	4013      	ands	r3, r2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d133      	bne.n	8004d4a <OD_write_1005+0xce>
 8004ce2:	8bfb      	ldrh	r3, [r7, #30]
 8004ce4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004ce6:	d930      	bls.n	8004d4a <OD_write_1005+0xce>
 8004ce8:	8bfb      	ldrh	r3, [r7, #30]
 8004cea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cee:	d903      	bls.n	8004cf8 <OD_write_1005+0x7c>
 8004cf0:	8bfb      	ldrh	r3, [r7, #30]
 8004cf2:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 8004cf6:	d928      	bls.n	8004d4a <OD_write_1005+0xce>
 8004cf8:	8bfb      	ldrh	r3, [r7, #30]
 8004cfa:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8004cfe:	d903      	bls.n	8004d08 <OD_write_1005+0x8c>
 8004d00:	8bfb      	ldrh	r3, [r7, #30]
 8004d02:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d06:	d320      	bcc.n	8004d4a <OD_write_1005+0xce>
 8004d08:	8bfb      	ldrh	r3, [r7, #30]
 8004d0a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004d0e:	d903      	bls.n	8004d18 <OD_write_1005+0x9c>
 8004d10:	8bfb      	ldrh	r3, [r7, #30]
 8004d12:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 8004d16:	d318      	bcc.n	8004d4a <OD_write_1005+0xce>
 8004d18:	8bfb      	ldrh	r3, [r7, #30]
 8004d1a:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8004d1e:	d303      	bcc.n	8004d28 <OD_write_1005+0xac>
 8004d20:	8bfb      	ldrh	r3, [r7, #30]
 8004d22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d26:	d310      	bcc.n	8004d4a <OD_write_1005+0xce>
 8004d28:	8bfb      	ldrh	r3, [r7, #30]
 8004d2a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004d2e:	d80c      	bhi.n	8004d4a <OD_write_1005+0xce>
        || (SYNC->isProducer && isProducer && (CAN_ID != SYNC->CAN_ID))) {
 8004d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d00a      	beq.n	8004d4e <OD_write_1005+0xd2>
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d007      	beq.n	8004d4e <OD_write_1005+0xd2>
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d40:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8004d44:	8bfa      	ldrh	r2, [r7, #30]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d001      	beq.n	8004d4e <OD_write_1005+0xd2>
        return ODR_INVALID_VALUE;
 8004d4a:	230f      	movs	r3, #15
 8004d4c:	e052      	b.n	8004df4 <OD_write_1005+0x178>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d50:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8004d54:	8bfa      	ldrh	r2, [r7, #30]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d039      	beq.n	8004dce <OD_write_1005+0x152>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(SYNC->CANdevRx, SYNC->CANdevRxIdx, CAN_ID, 0x7FF, false,
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d60:	8e99      	ldrh	r1, [r3, #52]	@ 0x34
 8004d62:	8bfa      	ldrh	r2, [r7, #30]
 8004d64:	4b26      	ldr	r3, [pc, #152]	@ (8004e00 <OD_write_1005+0x184>)
 8004d66:	9302      	str	r3, [sp, #8]
 8004d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6a:	9301      	str	r3, [sp, #4]
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004d74:	f002 fc8a 	bl	800768c <CO_CANrxBufferInit>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	75fb      	strb	r3, [r7, #23]
                                                     (void*)SYNC, CO_SYNC_receive);

        if (CANret != CO_ERROR_NO) {
 8004d7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <OD_write_1005+0x10c>
            return ODR_DEV_INCOMPAT;
 8004d84:	2309      	movs	r3, #9
 8004d86:	e035      	b.n	8004df4 <OD_write_1005+0x178>
        }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, CAN_ID, false,
 8004d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
                                             (SYNC->counterOverflowValue != 0U) ? 1U : 0U, false);
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, CAN_ID, false,
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <OD_write_1005+0x122>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e000      	b.n	8004da0 <OD_write_1005+0x124>
 8004d9e:	2300      	movs	r3, #0
 8004da0:	8bfa      	ldrh	r2, [r7, #30]
 8004da2:	2400      	movs	r4, #0
 8004da4:	9401      	str	r4, [sp, #4]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	2300      	movs	r3, #0
 8004daa:	f002 fccd 	bl	8007748 <CO_CANtxBufferInit>
 8004dae:	4602      	mov	r2, r0
 8004db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db2:	62da      	str	r2, [r3, #44]	@ 0x2c

        if (SYNC->CANtxBuff == NULL) {
 8004db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d104      	bne.n	8004dc6 <OD_write_1005+0x14a>
            SYNC->isProducer = false;
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	625a      	str	r2, [r3, #36]	@ 0x24
            return ODR_DEV_INCOMPAT;
 8004dc2:	2309      	movs	r3, #9
 8004dc4:	e016      	b.n	8004df4 <OD_write_1005+0x178>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 8004dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc8:	8bfa      	ldrh	r2, [r7, #30]
 8004dca:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->isProducer = isProducer;
 8004dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (isProducer) {
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d005      	beq.n	8004de6 <OD_write_1005+0x16a>
        SYNC->counter = 0;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ddc:	2200      	movs	r2, #0
 8004dde:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8004de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de2:	2200      	movs	r2, #0
 8004de4:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f7fc fdb6 	bl	800195e <OD_writeOriginal>
 8004df2:	4603      	mov	r3, r0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	372c      	adds	r7, #44	@ 0x2c
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd90      	pop	{r4, r7, pc}
 8004dfc:	bffff800 	.word	0xbffff800
 8004e00:	08004bef 	.word	0x08004bef

08004e04 <OD_write_1019>:
 * Custom function for writing OD object "Synchronous counter overflow value"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1019(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 8004e04:	b590      	push	{r4, r7, lr}
 8004e06:	b089      	sub	sp, #36	@ 0x24
 8004e08:	af02      	add	r7, sp, #8
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
 8004e10:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint8_t))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00c      	beq.n	8004e32 <OD_write_1019+0x2e>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	7d1b      	ldrb	r3, [r3, #20]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d108      	bne.n	8004e32 <OD_write_1019+0x2e>
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d005      	beq.n	8004e32 <OD_write_1019+0x2e>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d102      	bne.n	8004e32 <OD_write_1019+0x2e>
        || (countWritten == NULL)) {
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d101      	bne.n	8004e36 <OD_write_1019+0x32>
        return ODR_DEV_INCOMPAT;
 8004e32:	2309      	movs	r3, #9
 8004e34:	e040      	b.n	8004eb8 <OD_write_1019+0xb4>
    }

    CO_SYNC_t* SYNC = stream->object;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 8004e3c:	68b8      	ldr	r0, [r7, #8]
 8004e3e:	f7ff fe39 	bl	8004ab4 <CO_getUint8>
 8004e42:	4603      	mov	r3, r0
 8004e44:	74fb      	strb	r3, [r7, #19]

    /* verify written value */
    if ((syncCounterOvf == 1U) || (syncCounterOvf > 240U)) {
 8004e46:	7cfb      	ldrb	r3, [r7, #19]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d002      	beq.n	8004e52 <OD_write_1019+0x4e>
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	2bf0      	cmp	r3, #240	@ 0xf0
 8004e50:	d901      	bls.n	8004e56 <OD_write_1019+0x52>
        return ODR_INVALID_VALUE;
 8004e52:	230f      	movs	r3, #15
 8004e54:	e030      	b.n	8004eb8 <OD_write_1019+0xb4>
    }
    if (*SYNC->OD_1006_period != 0U) {
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	69db      	ldr	r3, [r3, #28]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <OD_write_1019+0x60>
        return ODR_DATA_DEV_STATE;
 8004e60:	2317      	movs	r3, #23
 8004e62:	e029      	b.n	8004eb8 <OD_write_1019+0xb4>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(SYNC->CANdevTx, SYNC->CANdevTxIdx, SYNC->CAN_ID, false,
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f8b3 104a 	ldrh.w	r1, [r3, #74]	@ 0x4a
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8004e74:	7cfb      	ldrb	r3, [r7, #19]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <OD_write_1019+0x7a>
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	e000      	b.n	8004e80 <OD_write_1019+0x7c>
 8004e7e:	2300      	movs	r3, #0
 8004e80:	2400      	movs	r4, #0
 8004e82:	9401      	str	r4, [sp, #4]
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	2300      	movs	r3, #0
 8004e88:	f002 fc5e 	bl	8007748 <CO_CANtxBufferInit>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	62da      	str	r2, [r3, #44]	@ 0x2c
                                         (syncCounterOvf != 0U) ? 1U : 0U, false);

    if (SYNC->CANtxBuff == NULL) {
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d104      	bne.n	8004ea4 <OD_write_1019+0xa0>
        SYNC->isProducer = false;
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	625a      	str	r2, [r3, #36]	@ 0x24
        return ODR_DEV_INCOMPAT;
 8004ea0:	2309      	movs	r3, #9
 8004ea2:	e009      	b.n	8004eb8 <OD_write_1019+0xb4>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	7cfa      	ldrb	r2, [r7, #19]
 8004ea8:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	687a      	ldr	r2, [r7, #4]
 8004eae:	68b9      	ldr	r1, [r7, #8]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7fc fd54 	bl	800195e <OD_writeOriginal>
 8004eb6:	4603      	mov	r3, r0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	371c      	adds	r7, #28
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd90      	pop	{r4, r7, pc}

08004ec0 <CO_SYNC_init>:
             OD_entry_t* OD_1007_syncWindowLen, OD_entry_t* OD_1019_syncCounterOvf, CO_CANmodule_t* CANdevRx,
             uint16_t CANdevRxIdx,
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx,
#endif
             uint32_t* errInfo) {
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b08c      	sub	sp, #48	@ 0x30
 8004ec4:	af04      	add	r7, sp, #16
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	60b9      	str	r1, [r7, #8]
 8004eca:	607a      	str	r2, [r7, #4]
 8004ecc:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if ((SYNC == NULL) || (em == NULL) || (OD_1005_cobIdSync == NULL)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00e      	beq.n	8004ef2 <CO_SYNC_init+0x32>
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00b      	beq.n	8004ef2 <CO_SYNC_init+0x32>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d008      	beq.n	8004ef2 <CO_SYNC_init+0x32>
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        || (OD_1006_commCyclePeriod == NULL) || (CANdevTx == NULL)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d005      	beq.n	8004ef2 <CO_SYNC_init+0x32>
 8004ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d002      	beq.n	8004ef2 <CO_SYNC_init+0x32>
#endif
        || (CANdevRx == NULL)) {
 8004eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d102      	bne.n	8004ef8 <CO_SYNC_init+0x38>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8004ef2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004ef6:	e0fd      	b.n	80050f4 <CO_SYNC_init+0x234>
    }

    /* clear object */
    (void)memset(SYNC, 0, sizeof(CO_SYNC_t));
 8004ef8:	225c      	movs	r2, #92	@ 0x5c
 8004efa:	2100      	movs	r1, #0
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f008 fa77 	bl	800d3f0 <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 8004f02:	2380      	movs	r3, #128	@ 0x80
 8004f04:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 8004f06:	f107 0218 	add.w	r2, r7, #24
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f7ff fe26 	bl	8004b60 <OD_get_u32>
 8004f14:	4603      	mov	r3, r0
 8004f16:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 8004f18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d00c      	beq.n	8004f3a <CO_SYNC_init+0x7a>
        if (errInfo != NULL) {
 8004f20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d006      	beq.n	8004f34 <CO_SYNC_init+0x74>
            *errInfo = OD_getIndex(OD_1005_cobIdSync);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7ff fde0 	bl	8004aec <OD_getIndex>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	461a      	mov	r2, r3
 8004f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f32:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8004f34:	f06f 030b 	mvn.w	r3, #11
 8004f38:	e0dc      	b.n	80050f4 <CO_SYNC_init+0x234>
    }
#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SYNC->OD_1005_extension.object = SYNC;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	639a      	str	r2, [r3, #56]	@ 0x38
    SYNC->OD_1005_extension.read = OD_readOriginal;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a6e      	ldr	r2, [pc, #440]	@ (80050fc <CO_SYNC_init+0x23c>)
 8004f44:	63da      	str	r2, [r3, #60]	@ 0x3c
    SYNC->OD_1005_extension.write = OD_write_1005;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	4a6d      	ldr	r2, [pc, #436]	@ (8005100 <CO_SYNC_init+0x240>)
 8004f4a:	641a      	str	r2, [r3, #64]	@ 0x40
    (void)OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	3338      	adds	r3, #56	@ 0x38
 8004f50:	4619      	mov	r1, r3
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7ff fddb 	bl	8004b0e <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0, sizeof(uint32_t), NULL);
 8004f58:	2300      	movs	r3, #0
 8004f5a:	2204      	movs	r2, #4
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	6838      	ldr	r0, [r7, #0]
 8004f60:	f7fc ff82 	bl	8001e68 <OD_getPtr>
 8004f64:	4602      	mov	r2, r0
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	61da      	str	r2, [r3, #28]
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    if (SYNC->OD_1006_period == NULL) {
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10c      	bne.n	8004f8c <CO_SYNC_init+0xcc>
        if (errInfo != NULL) {
 8004f72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d006      	beq.n	8004f86 <CO_SYNC_init+0xc6>
            *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 8004f78:	6838      	ldr	r0, [r7, #0]
 8004f7a:	f7ff fdb7 	bl	8004aec <OD_getIndex>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	461a      	mov	r2, r3
 8004f82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f84:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8004f86:	f06f 030b 	mvn.w	r3, #11
 8004f8a:	e0b3      	b.n	80050f4 <CO_SYNC_init+0x234>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0, sizeof(uint32_t), NULL);
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	2204      	movs	r2, #4
 8004f90:	2100      	movs	r1, #0
 8004f92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f94:	f7fc ff68 	bl	8001e68 <OD_getPtr>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	621a      	str	r2, [r3, #32]
    if ((OD_1007_syncWindowLen != NULL) && (SYNC->OD_1007_window == NULL)) {
 8004f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d010      	beq.n	8004fc6 <CO_SYNC_init+0x106>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10c      	bne.n	8004fc6 <CO_SYNC_init+0x106>
        if (errInfo != NULL) {
 8004fac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d006      	beq.n	8004fc0 <CO_SYNC_init+0x100>
            *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 8004fb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004fb4:	f7ff fd9a 	bl	8004aec <OD_getIndex>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	461a      	mov	r2, r3
 8004fbc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fbe:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8004fc0:	f06f 030b 	mvn.w	r3, #11
 8004fc4:	e096      	b.n	80050f4 <CO_SYNC_init+0x234>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and configure extension */
    uint8_t syncCounterOvf = 0;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	75fb      	strb	r3, [r7, #23]

    if (OD_1019_syncCounterOvf != NULL) {
 8004fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d033      	beq.n	8005038 <CO_SYNC_init+0x178>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 8004fd0:	f107 0217 	add.w	r2, r7, #23
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004fda:	f7ff fdac 	bl	8004b36 <OD_get_u8>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	77fb      	strb	r3, [r7, #31]
        if (odRet != ODR_OK) {
 8004fe2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00c      	beq.n	8005004 <CO_SYNC_init+0x144>
            if (errInfo != NULL) {
 8004fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d006      	beq.n	8004ffe <CO_SYNC_init+0x13e>
                *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 8004ff0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004ff2:	f7ff fd7b 	bl	8004aec <OD_getIndex>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ffc:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 8004ffe:	f06f 030b 	mvn.w	r3, #11
 8005002:	e077      	b.n	80050f4 <CO_SYNC_init+0x234>
        }
        if (syncCounterOvf == 1U) {
 8005004:	7dfb      	ldrb	r3, [r7, #23]
 8005006:	2b01      	cmp	r3, #1
 8005008:	d102      	bne.n	8005010 <CO_SYNC_init+0x150>
            syncCounterOvf = 2;
 800500a:	2302      	movs	r3, #2
 800500c:	75fb      	strb	r3, [r7, #23]
 800500e:	e004      	b.n	800501a <CO_SYNC_init+0x15a>
        } else if (syncCounterOvf > 240U) {
 8005010:	7dfb      	ldrb	r3, [r7, #23]
 8005012:	2bf0      	cmp	r3, #240	@ 0xf0
 8005014:	d901      	bls.n	800501a <CO_SYNC_init+0x15a>
            syncCounterOvf = 240;
 8005016:	23f0      	movs	r3, #240	@ 0xf0
 8005018:	75fb      	strb	r3, [r7, #23]
        } else { /* MISRA C 2004 14.10 */
        }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
        SYNC->OD_1019_extension.object = SYNC;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	64da      	str	r2, [r3, #76]	@ 0x4c
        SYNC->OD_1019_extension.read = OD_readOriginal;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4a36      	ldr	r2, [pc, #216]	@ (80050fc <CO_SYNC_init+0x23c>)
 8005024:	651a      	str	r2, [r3, #80]	@ 0x50
        SYNC->OD_1019_extension.write = OD_write_1019;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	4a36      	ldr	r2, [pc, #216]	@ (8005104 <CO_SYNC_init+0x244>)
 800502a:	655a      	str	r2, [r3, #84]	@ 0x54
        (void)OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	334c      	adds	r3, #76	@ 0x4c
 8005030:	4619      	mov	r1, r3
 8005032:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005034:	f7ff fd6b 	bl	8004b0e <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 8005038:	7dfa      	ldrb	r2, [r7, #23]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->isProducer = (cobIdSync & 0x40000000U) != 0U;
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800504a:	2b00      	cmp	r3, #0
 800504c:	bf14      	ite	ne
 800504e:	2301      	movne	r3, #1
 8005050:	2300      	moveq	r3, #0
 8005052:	b2db      	uxtb	r3, r3
 8005054:	461a      	mov	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	625a      	str	r2, [r3, #36]	@ 0x24
    SYNC->CANdevTx = CANdevTx;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800505e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
#if ((CO_CONFIG_SYNC)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    SYNC->CAN_ID = (uint16_t)(cobIdSync & 0x7FFU);
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	b29b      	uxth	r3, r3
 8005064:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005068:	b29a      	uxth	r2, r3
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    SYNC->CANdevRx = CANdevRx;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005074:	631a      	str	r2, [r3, #48]	@ 0x30
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800507a:	869a      	strh	r2, [r3, #52]	@ 0x34
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->CANdevTxIdx = CANdevTxIdx;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8005080:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
#endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, (uint16_t)(cobIdSync & 0x7FFU), 0x7FF, false,
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	b29b      	uxth	r3, r3
 8005088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800508c:	b29a      	uxth	r2, r3
 800508e:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8005090:	4b1d      	ldr	r3, [pc, #116]	@ (8005108 <CO_SYNC_init+0x248>)
 8005092:	9302      	str	r3, [sp, #8]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	9301      	str	r3, [sp, #4]
 8005098:	2300      	movs	r3, #0
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80050a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80050a2:	f002 faf3 	bl	800768c <CO_CANrxBufferInit>
 80050a6:	4603      	mov	r3, r0
 80050a8:	77bb      	strb	r3, [r7, #30]
                                              (void*)SYNC, CO_SYNC_receive);
    if (ret != CO_ERROR_NO) {
 80050aa:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <CO_SYNC_init+0x1f8>
        return ret;
 80050b2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80050b6:	e01d      	b.n	80050f4 <CO_SYNC_init+0x234>
    }

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
    SYNC->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, (uint16_t)(cobIdSync & 0x7FFU), false,
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050c0:	b29a      	uxth	r2, r3
                                         (syncCounterOvf != 0U) ? 1U : 0U, false);
 80050c2:	7dfb      	ldrb	r3, [r7, #23]
    SYNC->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, (uint16_t)(cobIdSync & 0x7FFU), false,
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d001      	beq.n	80050cc <CO_SYNC_init+0x20c>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e000      	b.n	80050ce <CO_SYNC_init+0x20e>
 80050cc:	2300      	movs	r3, #0
 80050ce:	8fb9      	ldrh	r1, [r7, #60]	@ 0x3c
 80050d0:	2000      	movs	r0, #0
 80050d2:	9001      	str	r0, [sp, #4]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	2300      	movs	r3, #0
 80050d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80050da:	f002 fb35 	bl	8007748 <CO_CANtxBufferInit>
 80050de:	4602      	mov	r2, r0
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (SYNC->CANtxBuff == NULL) {
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d102      	bne.n	80050f2 <CO_SYNC_init+0x232>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80050ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050f0:	e000      	b.n	80050f4 <CO_SYNC_init+0x234>
    }
#endif

    return CO_ERROR_NO;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3720      	adds	r7, #32
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	080018af 	.word	0x080018af
 8005100:	08004c7d 	.word	0x08004c7d
 8005104:	08004e05 	.word	0x08004e05
 8005108:	08004bef 	.word	0x08004bef

0800510c <CO_SYNC_process>:
    }
}
#endif

CO_SYNC_status_t
CO_SYNC_process(CO_SYNC_t* SYNC, bool_t NMTisPreOrOperational, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 800510c:	b580      	push	{r7, lr}
 800510e:	b08a      	sub	sp, #40	@ 0x28
 8005110:	af02      	add	r7, sp, #8
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]
 8005118:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 800511a:	2300      	movs	r3, #0
 800511c:	77fb      	strb	r3, [r7, #31]

    if (NMTisPreOrOperational) {
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 8088 	beq.w	8005236 <CO_SYNC_process+0x12a>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	4413      	add	r3, r2
 800512e:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) {
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	697a      	ldr	r2, [r7, #20]
 8005136:	429a      	cmp	r2, r3
 8005138:	d902      	bls.n	8005140 <CO_SYNC_process+0x34>
            SYNC->timer = timerNew;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	619a      	str	r2, [r3, #24]
        }

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d007      	beq.n	8005158 <CO_SYNC_process+0x4c>
            SYNC->timer = 0;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 800514e:	2301      	movs	r3, #1
 8005150:	77fb      	strb	r3, [r7, #31]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = (SYNC->OD_1006_period != NULL) ? *SYNC->OD_1006_period : 0U;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	69db      	ldr	r3, [r3, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <CO_SYNC_process+0x5c>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	69db      	ldr	r3, [r3, #28]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	e000      	b.n	800516a <CO_SYNC_process+0x5e>
 8005168:	2300      	movs	r3, #0
 800516a:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0U) {
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d031      	beq.n	80051d6 <CO_SYNC_process+0xca>
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
            if (SYNC->isProducer) {
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00a      	beq.n	8005190 <CO_SYNC_process+0x84>
                if (SYNC->timer >= OD_1006_period) {
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	429a      	cmp	r2, r3
 8005182:	d828      	bhi.n	80051d6 <CO_SYNC_process+0xca>
                    syncStatus = CO_SYNC_RX_TX;
 8005184:	2301      	movs	r3, #1
 8005186:	77fb      	strb	r3, [r7, #31]
                    (void)CO_SYNCsend(SYNC);
 8005188:	68f8      	ldr	r0, [r7, #12]
 800518a:	f7ff fcfe 	bl	8004b8a <CO_SYNCsend>
 800518e:	e022      	b.n	80051d6 <CO_SYNC_process+0xca>
#endif
            } else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

                /* Verify timeout of SYNC */
                if (SYNC->timeoutError == 1U) {
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	7c1b      	ldrb	r3, [r3, #16]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d11e      	bne.n	80051d6 <CO_SYNC_process+0xca>
                    /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                    uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	085b      	lsrs	r3, r3, #1
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	4413      	add	r3, r2
 80051a0:	61bb      	str	r3, [r7, #24]
                    if (periodTimeout < OD_1006_period) {
 80051a2:	69ba      	ldr	r2, [r7, #24]
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d202      	bcs.n	80051b0 <CO_SYNC_process+0xa4>
                        periodTimeout = 0xFFFFFFFFU;
 80051aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80051ae:	61bb      	str	r3, [r7, #24]
                    }

                    if (SYNC->timer > periodTimeout) {
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d20d      	bcs.n	80051d6 <CO_SYNC_process+0xca>
                        CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT, CO_EMC_COMMUNICATION, SYNC->timer);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6818      	ldr	r0, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	f44f 4301 	mov.w	r3, #33024	@ 0x8100
 80051c8:	2218      	movs	r2, #24
 80051ca:	2101      	movs	r1, #1
 80051cc:	f7fb fd37 	bl	8000c3e <CO_error>
                        SYNC->timeoutError = 2;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2202      	movs	r2, #2
 80051d4:	741a      	strb	r2, [r3, #16]
                } else { /* MISRA C 2004 14.10 */
                }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if ((SYNC->OD_1007_window != NULL) && (*SYNC->OD_1007_window > 0U) && (SYNC->timer > *SYNC->OD_1007_window)) {
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d015      	beq.n	800520a <CO_SYNC_process+0xfe>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6a1b      	ldr	r3, [r3, #32]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d010      	beq.n	800520a <CO_SYNC_process+0xfe>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	699a      	ldr	r2, [r3, #24]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a1b      	ldr	r3, [r3, #32]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d909      	bls.n	800520a <CO_SYNC_process+0xfe>
            if (!SYNC->syncIsOutsideWindow) {
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d101      	bne.n	8005202 <CO_SYNC_process+0xf6>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 80051fe:	2302      	movs	r3, #2
 8005200:	77fb      	strb	r3, [r7, #31]
            }
            SYNC->syncIsOutsideWindow = true;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2201      	movs	r2, #1
 8005206:	615a      	str	r2, [r3, #20]
 8005208:	e002      	b.n	8005210 <CO_SYNC_process+0x104>
        } else {
            SYNC->syncIsOutsideWindow = false;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0U) {
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	7a1b      	ldrb	r3, [r3, #8]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01a      	beq.n	800524e <CO_SYNC_process+0x142>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH, CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	7a1b      	ldrb	r3, [r3, #8]
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	f248 2340 	movw	r3, #33344	@ 0x8240
 8005226:	2219      	movs	r2, #25
 8005228:	2101      	movs	r1, #1
 800522a:	f7fb fd08 	bl	8000c3e <CO_error>
            SYNC->receiveError = 0;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	721a      	strb	r2, [r3, #8]
 8005234:	e00b      	b.n	800524e <CO_SYNC_process+0x142>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2200      	movs	r2, #0
 8005240:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 800524e:	7ffb      	ldrb	r3, [r7, #31]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d10f      	bne.n	8005274 <CO_SYNC_process+0x168>
        if (SYNC->timeoutError == 2U) {
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	7c1b      	ldrb	r3, [r3, #16]
 8005258:	2b02      	cmp	r3, #2
 800525a:	d108      	bne.n	800526e <CO_SYNC_process+0x162>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6818      	ldr	r0, [r3, #0]
 8005260:	2300      	movs	r3, #0
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	2300      	movs	r3, #0
 8005266:	2218      	movs	r2, #24
 8005268:	2100      	movs	r1, #0
 800526a:	f7fb fce8 	bl	8000c3e <CO_error>
        }
        SYNC->timeoutError = 1;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2201      	movs	r2, #1
 8005272:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 8005274:	7ffb      	ldrb	r3, [r7, #31]
}
 8005276:	4618      	mov	r0, r3
 8005278:	3720      	adds	r7, #32
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <CO_getUint16>:
CO_getUint16(const void* buf) {
 800527e:	b480      	push	{r7}
 8005280:	b085      	sub	sp, #20
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	881b      	ldrh	r3, [r3, #0]
 800528a:	b29b      	uxth	r3, r3
 800528c:	81fb      	strh	r3, [r7, #14]
    return value;
 800528e:	89fb      	ldrh	r3, [r7, #14]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <CO_getUint32>:
CO_getUint32(const void* buf) {
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
    (void)memmove((void*)&value, buf, sizeof(value));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60fb      	str	r3, [r7, #12]
    return value;
 80052aa:	68fb      	ldr	r3, [r7, #12]
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3714      	adds	r7, #20
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <CO_setUint16>:
CO_setUint16(void* buf, uint16_t value) {
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	460b      	mov	r3, r1
 80052c2:	807b      	strh	r3, [r7, #2]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 80052c4:	887a      	ldrh	r2, [r7, #2]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	801a      	strh	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 80052ca:	2302      	movs	r3, #2
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	370c      	adds	r7, #12
 80052d0:	46bd      	mov	sp, r7
 80052d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d6:	4770      	bx	lr

080052d8 <CO_setUint32>:
CO_setUint32(void* buf, uint32_t value) {
 80052d8:	b480      	push	{r7}
 80052da:	b083      	sub	sp, #12
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
    (void)memmove(buf, (const void*)&value, sizeof(value));
 80052e2:	683a      	ldr	r2, [r7, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	601a      	str	r2, [r3, #0]
    return (uint8_t)(sizeof(value));
 80052e8:	2304      	movs	r3, #4
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	370c      	adds	r7, #12
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr

080052f6 <OD_getIndex>:
OD_getIndex(const OD_entry_t* entry) {
 80052f6:	b480      	push	{r7}
 80052f8:	b083      	sub	sp, #12
 80052fa:	af00      	add	r7, sp, #0
 80052fc:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0U;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <OD_getIndex+0x14>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	e000      	b.n	800530c <OD_getIndex+0x16>
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <OD_extension_init>:
OD_extension_init(OD_entry_t* entry, OD_extension_t* extension) {
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
    if (entry == NULL) {
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d101      	bne.n	800532c <OD_extension_init+0x14>
        return ODR_IDX_NOT_EXIST;
 8005328:	2305      	movs	r3, #5
 800532a:	e003      	b.n	8005334 <OD_extension_init+0x1c>
    entry->extension = extension;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	683a      	ldr	r2, [r7, #0]
 8005330:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <OD_get_u32>:
OD_get_u32(const OD_entry_t* entry, uint8_t subIndex, uint32_t* val, bool_t odOrig) {
 8005340:	b580      	push	{r7, lr}
 8005342:	b086      	sub	sp, #24
 8005344:	af02      	add	r7, sp, #8
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	607a      	str	r2, [r7, #4]
 800534a:	603b      	str	r3, [r7, #0]
 800534c:	460b      	mov	r3, r1
 800534e:	72fb      	strb	r3, [r7, #11]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8005350:	7af9      	ldrb	r1, [r7, #11]
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	2304      	movs	r3, #4
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f7fc fd0a 	bl	8001d74 <OD_get_value>
 8005360:	4603      	mov	r3, r0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_TIME_receive(void* object, void* msg) {
 800536a:	b580      	push	{r7, lr}
 800536c:	b086      	sub	sp, #24
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
    CO_TIME_t* TIME = object;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	791b      	ldrb	r3, [r3, #4]
 800537c:	74fb      	strb	r3, [r7, #19]
    const uint8_t* data = CO_CANrxMsg_readData(msg);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	3305      	adds	r3, #5
 8005382:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 8005384:	7cfb      	ldrb	r3, [r7, #19]
 8005386:	2b06      	cmp	r3, #6
 8005388:	d108      	bne.n	800539c <CO_TIME_receive+0x32>
        (void)memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2206      	movs	r2, #6
 800538e:	68f9      	ldr	r1, [r7, #12]
 8005390:	4618      	mov	r0, r3
 8005392:	f008 f8b8 	bl	800d506 <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	2201      	movs	r2, #1
 800539a:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 800539c:	bf00      	nop
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <OD_write_1012>:
 * Custom function for writing OD object "COB-ID time stamp"
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t
OD_write_1012(OD_stream_t* stream, const void* buf, OD_size_t count, OD_size_t* countWritten) {
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	60b9      	str	r1, [r7, #8]
 80053ae:	607a      	str	r2, [r7, #4]
 80053b0:	603b      	str	r3, [r7, #0]
    if ((stream == NULL) || (stream->subIndex != 0U) || (buf == NULL) || (count != sizeof(uint32_t))
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00c      	beq.n	80053d2 <OD_write_1012+0x2e>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	7d1b      	ldrb	r3, [r3, #20]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d108      	bne.n	80053d2 <OD_write_1012+0x2e>
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <OD_write_1012+0x2e>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d102      	bne.n	80053d2 <OD_write_1012+0x2e>
        || (countWritten == NULL)) {
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <OD_write_1012+0x32>
        return ODR_DEV_INCOMPAT;
 80053d2:	2309      	movs	r3, #9
 80053d4:	e051      	b.n	800547a <OD_write_1012+0xd6>
    }

    CO_TIME_t* TIME = stream->object;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 80053dc:	68b8      	ldr	r0, [r7, #8]
 80053de:	f7ff ff5d 	bl	800529c <CO_getUint32>
 80053e2:	61b8      	str	r0, [r7, #24]
    uint16_t CAN_ID = (uint16_t)(cobIdTimeStamp & 0x7FFU);
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053ec:	82fb      	strh	r3, [r7, #22]
    if (((cobIdTimeStamp & 0x3FFFF800U) != 0U) || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 80053ee:	69ba      	ldr	r2, [r7, #24]
 80053f0:	4b24      	ldr	r3, [pc, #144]	@ (8005484 <OD_write_1012+0xe0>)
 80053f2:	4013      	ands	r3, r2
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d126      	bne.n	8005446 <OD_write_1012+0xa2>
 80053f8:	8afb      	ldrh	r3, [r7, #22]
 80053fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80053fc:	d923      	bls.n	8005446 <OD_write_1012+0xa2>
 80053fe:	8afb      	ldrh	r3, [r7, #22]
 8005400:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005404:	d903      	bls.n	800540e <OD_write_1012+0x6a>
 8005406:	8afb      	ldrh	r3, [r7, #22]
 8005408:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800540c:	d91b      	bls.n	8005446 <OD_write_1012+0xa2>
 800540e:	8afb      	ldrh	r3, [r7, #22]
 8005410:	f5b3 6fb0 	cmp.w	r3, #1408	@ 0x580
 8005414:	d903      	bls.n	800541e <OD_write_1012+0x7a>
 8005416:	8afb      	ldrh	r3, [r7, #22]
 8005418:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800541c:	d313      	bcc.n	8005446 <OD_write_1012+0xa2>
 800541e:	8afb      	ldrh	r3, [r7, #22]
 8005420:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005424:	d903      	bls.n	800542e <OD_write_1012+0x8a>
 8005426:	8afb      	ldrh	r3, [r7, #22]
 8005428:	f5b3 6fd0 	cmp.w	r3, #1664	@ 0x680
 800542c:	d30b      	bcc.n	8005446 <OD_write_1012+0xa2>
 800542e:	8afb      	ldrh	r3, [r7, #22]
 8005430:	f5b3 6fdc 	cmp.w	r3, #1760	@ 0x6e0
 8005434:	d303      	bcc.n	800543e <OD_write_1012+0x9a>
 8005436:	8afb      	ldrh	r3, [r7, #22]
 8005438:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800543c:	d303      	bcc.n	8005446 <OD_write_1012+0xa2>
 800543e:	8afb      	ldrh	r3, [r7, #22]
 8005440:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005444:	d901      	bls.n	800544a <OD_write_1012+0xa6>
        return ODR_INVALID_VALUE;
 8005446:	230f      	movs	r3, #15
 8005448:	e017      	b.n	800547a <OD_write_1012+0xd6>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000UL) != 0U;
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	0fdb      	lsrs	r3, r3, #31
 800544e:	b2db      	uxtb	r3, r3
 8005450:	461a      	mov	r2, r3
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000UL) != 0U;
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	bf14      	ite	ne
 8005460:	2301      	movne	r3, #1
 8005462:	2300      	moveq	r3, #0
 8005464:	b2db      	uxtb	r3, r3
 8005466:	461a      	mov	r2, r3
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	68b9      	ldr	r1, [r7, #8]
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f7fc fa73 	bl	800195e <OD_writeOriginal>
 8005478:	4603      	mov	r3, r0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3720      	adds	r7, #32
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	3ffff800 	.word	0x3ffff800

08005488 <CO_TIME_init>:
CO_ReturnError_t
CO_TIME_init(CO_TIME_t* TIME, OD_entry_t* OD_1012_cobIdTimeStamp, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx,
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
             CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx,
#endif
             uint32_t* errInfo) {
 8005488:	b580      	push	{r7, lr}
 800548a:	b08c      	sub	sp, #48	@ 0x30
 800548c:	af04      	add	r7, sp, #16
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	807b      	strh	r3, [r7, #2]
    /* verify arguments */
    if ((TIME == NULL) || (OD_1012_cobIdTimeStamp == NULL) || (CANdevRx == NULL)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d008      	beq.n	80054ae <CO_TIME_init+0x26>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d005      	beq.n	80054ae <CO_TIME_init+0x26>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d002      	beq.n	80054ae <CO_TIME_init+0x26>
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
        || CANdevTx == NULL
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d102      	bne.n	80054b4 <CO_TIME_init+0x2c>
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80054ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054b2:	e078      	b.n	80055a6 <CO_TIME_init+0x11e>
    }

    (void)memset(TIME, 0, sizeof(CO_TIME_t));
 80054b4:	223c      	movs	r2, #60	@ 0x3c
 80054b6:	2100      	movs	r1, #0
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f007 ff99 	bl	800d3f0 <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 80054be:	f107 0214 	add.w	r2, r7, #20
 80054c2:	2301      	movs	r3, #1
 80054c4:	2100      	movs	r1, #0
 80054c6:	68b8      	ldr	r0, [r7, #8]
 80054c8:	f7ff ff3a 	bl	8005340 <OD_get_u32>
 80054cc:	4603      	mov	r3, r0
 80054ce:	77fb      	strb	r3, [r7, #31]
    if (odRet != ODR_OK) {
 80054d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00c      	beq.n	80054f2 <CO_TIME_init+0x6a>
        if (errInfo != NULL) {
 80054d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d006      	beq.n	80054ec <CO_TIME_init+0x64>
            *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 80054de:	68b8      	ldr	r0, [r7, #8]
 80054e0:	f7ff ff09 	bl	80052f6 <OD_getIndex>
 80054e4:	4603      	mov	r3, r0
 80054e6:	461a      	mov	r2, r3
 80054e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ea:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 80054ec:	f06f 030b 	mvn.w	r3, #11
 80054f0:	e059      	b.n	80055a6 <CO_TIME_init+0x11e>
    }
#if ((CO_CONFIG_TIME)&CO_CONFIG_FLAG_OD_DYNAMIC) != 0
    TIME->OD_1012_extension.object = TIME;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIME->OD_1012_extension.read = OD_readOriginal;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4a2d      	ldr	r2, [pc, #180]	@ (80055b0 <CO_TIME_init+0x128>)
 80054fc:	631a      	str	r2, [r3, #48]	@ 0x30
    TIME->OD_1012_extension.write = OD_write_1012;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4a2c      	ldr	r2, [pc, #176]	@ (80055b4 <CO_TIME_init+0x12c>)
 8005502:	635a      	str	r2, [r3, #52]	@ 0x34
    (void)OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	332c      	adds	r3, #44	@ 0x2c
 8005508:	4619      	mov	r1, r3
 800550a:	68b8      	ldr	r0, [r7, #8]
 800550c:	f7ff ff04 	bl	8005318 <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = (uint16_t)(cobIdTimeStamp & 0x7FFU);
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	b29b      	uxth	r3, r3
 8005514:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005518:	83bb      	strh	r3, [r7, #28]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000UL) != 0U;
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	0fdb      	lsrs	r3, r3, #31
 800551e:	b2db      	uxtb	r3, r3
 8005520:	461a      	mov	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000UL) != 0U;
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800552c:	2b00      	cmp	r3, #0
 800552e:	bf14      	ite	ne
 8005530:	2301      	movne	r3, #1
 8005532:	2300      	moveq	r3, #0
 8005534:	b2db      	uxtb	r3, r3
 8005536:	461a      	mov	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
    if (TIME->isConsumer) {
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d015      	beq.n	8005576 <CO_TIME_init+0xee>
        CO_ReturnError_t ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, cobId, 0x7FF, false, (void*)TIME,
 800554a:	8bba      	ldrh	r2, [r7, #28]
 800554c:	8879      	ldrh	r1, [r7, #2]
 800554e:	4b1a      	ldr	r3, [pc, #104]	@ (80055b8 <CO_TIME_init+0x130>)
 8005550:	9302      	str	r3, [sp, #8]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	9301      	str	r3, [sp, #4]
 8005556:	2300      	movs	r3, #0
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f002 f894 	bl	800768c <CO_CANrxBufferInit>
 8005564:	4603      	mov	r3, r0
 8005566:	76fb      	strb	r3, [r7, #27]
                                                  CO_TIME_receive);
        if (ret != CO_ERROR_NO) {
 8005568:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d002      	beq.n	8005576 <CO_TIME_init+0xee>
            return ret;
 8005570:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8005574:	e017      	b.n	80055a6 <CO_TIME_init+0x11e>
        }
    }

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
    /* configure TIME producer message transmission */
    TIME->CANdevTx = CANdevTx;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800557a:	625a      	str	r2, [r3, #36]	@ 0x24
    TIME->CANtxBuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, cobId, false, CO_TIME_MSG_LENGTH, false);
 800557c:	8bba      	ldrh	r2, [r7, #28]
 800557e:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8005580:	2300      	movs	r3, #0
 8005582:	9301      	str	r3, [sp, #4]
 8005584:	2306      	movs	r3, #6
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	2300      	movs	r3, #0
 800558a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800558c:	f002 f8dc 	bl	8007748 <CO_CANtxBufferInit>
 8005590:	4602      	mov	r2, r0
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	629a      	str	r2, [r3, #40]	@ 0x28

    if (TIME->CANtxBuff == NULL) {
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559a:	2b00      	cmp	r3, #0
 800559c:	d102      	bne.n	80055a4 <CO_TIME_init+0x11c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800559e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80055a2:	e000      	b.n	80055a6 <CO_TIME_init+0x11e>
    }
#endif

    return CO_ERROR_NO;
 80055a4:	2300      	movs	r3, #0
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3720      	adds	r7, #32
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	080018af 	.word	0x080018af
 80055b4:	080053a5 	.word	0x080053a5
 80055b8:	0800536b 	.word	0x0800536b

080055bc <CO_TIME_process>:
    }
}
#endif

bool_t
CO_TIME_process(CO_TIME_t* TIME, bool_t NMTisPreOrOperational, uint32_t timeDifference_us) {
 80055bc:	b580      	push	{r7, lr}
 80055be:	b08c      	sub	sp, #48	@ 0x30
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 80055c8:	2300      	movs	r3, #0
 80055ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d024      	beq.n	800561c <CO_TIME_process+0x60>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d020      	beq.n	800561c <CO_TIME_process+0x60>
        if (CO_FLAG_READ(TIME->CANrxNew)) {
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	699b      	ldr	r3, [r3, #24]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d01f      	beq.n	8005622 <CO_TIME_process+0x66>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff fe59 	bl	800529c <CO_getUint32>
 80055ea:	6278      	str	r0, [r7, #36]	@ 0x24
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff fe44 	bl	800527e <CO_getUint16>
 80055f6:	4603      	mov	r3, r0
 80055f8:	847b      	strh	r3, [r7, #34]	@ 0x22
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFFU;
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8005608:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2200      	movs	r2, #0
 800560e:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 8005610:	2301      	movs	r3, #1
 8005612:	62fb      	str	r3, [r7, #44]	@ 0x2c

            CO_FLAG_CLEAR(TIME->CANrxNew);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	619a      	str	r2, [r3, #24]
        if (CO_FLAG_READ(TIME->CANrxNew)) {
 800561a:	e002      	b.n	8005622 <CO_TIME_process+0x66>
        }
    } else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 8005622:	2300      	movs	r3, #0
 8005624:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (!timestampReceived && (timeDifference_us > 0U)) {
 8005626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005628:	2b00      	cmp	r3, #0
 800562a:	d132      	bne.n	8005692 <CO_TIME_process+0xd6>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d02f      	beq.n	8005692 <CO_TIME_process+0xd6>
        uint32_t us = timeDifference_us + TIME->residual_us;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	89db      	ldrh	r3, [r3, #14]
 8005636:	461a      	mov	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4413      	add	r3, r2
 800563c:	61fb      	str	r3, [r7, #28]
        ms = us / 1000U;
 800563e:	69fb      	ldr	r3, [r7, #28]
 8005640:	4a37      	ldr	r2, [pc, #220]	@ (8005720 <CO_TIME_process+0x164>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	099b      	lsrs	r3, r3, #6
 8005648:	62bb      	str	r3, [r7, #40]	@ 0x28
        TIME->residual_us = (uint16_t)(us % 1000U);
 800564a:	69fa      	ldr	r2, [r7, #28]
 800564c:	4b34      	ldr	r3, [pc, #208]	@ (8005720 <CO_TIME_process+0x164>)
 800564e:	fba3 1302 	umull	r1, r3, r3, r2
 8005652:	099b      	lsrs	r3, r3, #6
 8005654:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005658:	fb01 f303 	mul.w	r3, r1, r3
 800565c:	1ad3      	subs	r3, r2, r3
 800565e:	b29a      	uxth	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566a:	441a      	add	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000U * 60U * 60U * 24U)) {
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	4a2b      	ldr	r2, [pc, #172]	@ (8005724 <CO_TIME_process+0x168>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d90b      	bls.n	8005692 <CO_TIME_process+0xd6>
            TIME->ms -= ((uint32_t)1000U * 60U * 60U * 24U);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	689a      	ldr	r2, [r3, #8]
 800567e:	4b2a      	ldr	r3, [pc, #168]	@ (8005728 <CO_TIME_process+0x16c>)
 8005680:	4413      	add	r3, r2
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	6093      	str	r3, [r2, #8]
            TIME->days += 1U;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	899b      	ldrh	r3, [r3, #12]
 800568a:	3301      	adds	r3, #1
 800568c:	b29a      	uxth	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	819a      	strh	r2, [r3, #12]
        }
    }

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
    if (NMTisPreOrOperational && TIME->isProducer && TIME->producerInterval_ms > 0) {
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d039      	beq.n	800570c <CO_TIME_process+0x150>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d035      	beq.n	800570c <CO_TIME_process+0x150>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	69db      	ldr	r3, [r3, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d031      	beq.n	800570c <CO_TIME_process+0x150>
        if (TIME->producerTimer_ms >= TIME->producerInterval_ms) {
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a1a      	ldr	r2, [r3, #32]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	429a      	cmp	r2, r3
 80056b2:	d324      	bcc.n	80056fe <CO_TIME_process+0x142>
            TIME->producerTimer_ms -= TIME->producerInterval_ms;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a1a      	ldr	r2, [r3, #32]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	69db      	ldr	r3, [r3, #28]
 80056bc:	1ad2      	subs	r2, r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	621a      	str	r2, [r3, #32]

            uint32_t ms_swapped = CO_SWAP_32(TIME->ms);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	61bb      	str	r3, [r7, #24]
            uint16_t days_swapped = CO_SWAP_16(TIME->days);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	899b      	ldrh	r3, [r3, #12]
 80056cc:	82fb      	strh	r3, [r7, #22]
            (void)CO_setUint32(&TIME->CANtxBuff->data[0], ms_swapped);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d2:	3305      	adds	r3, #5
 80056d4:	69b9      	ldr	r1, [r7, #24]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f7ff fdfe 	bl	80052d8 <CO_setUint32>
            (void)CO_setUint16(&TIME->CANtxBuff->data[4], days_swapped);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e0:	3309      	adds	r3, #9
 80056e2:	8afa      	ldrh	r2, [r7, #22]
 80056e4:	4611      	mov	r1, r2
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff fde6 	bl	80052b8 <CO_setUint16>
            (void)CO_CANsend(TIME->CANdevTx, TIME->CANtxBuff);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	4619      	mov	r1, r3
 80056f6:	4610      	mov	r0, r2
 80056f8:	f002 f8a0 	bl	800783c <CO_CANsend>
        if (TIME->producerTimer_ms >= TIME->producerInterval_ms) {
 80056fc:	e00a      	b.n	8005714 <CO_TIME_process+0x158>
        } else {
            TIME->producerTimer_ms += ms;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6a1a      	ldr	r2, [r3, #32]
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	441a      	add	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	621a      	str	r2, [r3, #32]
        if (TIME->producerTimer_ms >= TIME->producerInterval_ms) {
 800570a:	e003      	b.n	8005714 <CO_TIME_process+0x158>
        }
    } else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	69da      	ldr	r2, [r3, #28]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	621a      	str	r2, [r3, #32]
    }
#endif

    return timestampReceived;
 8005714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005716:	4618      	mov	r0, r3
 8005718:	3730      	adds	r7, #48	@ 0x30
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	10624dd3 	.word	0x10624dd3
 8005724:	05265bff 	.word	0x05265bff
 8005728:	fad9a400 	.word	0xfad9a400

0800572c <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0

CO_ReturnError_t
CO_LEDs_init(CO_LEDs_t* LEDs) {
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005734:	2300      	movs	r3, #0
 8005736:	73fb      	strb	r3, [r7, #15]

    /* verify arguments */
    if (LEDs == NULL) {
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d102      	bne.n	8005744 <CO_LEDs_init+0x18>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800573e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005742:	e006      	b.n	8005752 <CO_LEDs_init+0x26>
    }

    /* clear the object */
    (void)memset(LEDs, 0, sizeof(CO_LEDs_t));
 8005744:	220c      	movs	r2, #12
 8005746:	2100      	movs	r1, #0
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f007 fe51 	bl	800d3f0 <memset>

    return ret;
 800574e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <CO_LEDs_process>:

void
CO_LEDs_process(CO_LEDs_t* LEDs, uint32_t timeDifference_us, CO_NMT_internalState_t NMTstate, bool_t LSSconfig,
                bool_t ErrCANbusOff, bool_t ErrCANbusWarn, bool_t ErrRpdo, bool_t ErrSync, bool_t ErrHbCons,
                bool_t ErrOther, bool_t firmwareDownload, uint32_t* timerNext_us) {
 800575c:	b480      	push	{r7}
 800575e:	b089      	sub	sp, #36	@ 0x24
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	603b      	str	r3, [r7, #0]
 8005768:	4613      	mov	r3, r2
 800576a:	71fb      	strb	r3, [r7, #7]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 800576c:	2300      	movs	r3, #0
 800576e:	77fb      	strb	r3, [r7, #31]
    uint8_t gr = 0;
 8005770:	2300      	movs	r3, #0
 8005772:	77bb      	strb	r3, [r7, #30]
    bool_t tick = false;
 8005774:	2300      	movs	r3, #0
 8005776:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	441a      	add	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000U) {
 8005784:	e112      	b.n	80059ac <CO_LEDs_process+0x250>
        bool_t rdFlickerNext = (LEDs->LEDred & (uint8_t)CO_LED_flicker) == 0U;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	7a5b      	ldrb	r3, [r3, #9]
 800578a:	f003 0301 	and.w	r3, r3, #1
 800578e:	2b00      	cmp	r3, #0
 8005790:	bf0c      	ite	eq
 8005792:	2301      	moveq	r3, #1
 8005794:	2300      	movne	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	613b      	str	r3, [r7, #16]

        tick = true;
 800579a:	2301      	movs	r3, #1
 800579c:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000U;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f5a3 4343 	sub.w	r3, r3, #49920	@ 0xc300
 80057a6:	3b50      	subs	r3, #80	@ 0x50
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	6013      	str	r3, [r2, #0]

        if (++LEDs->LEDtmr200ms > 3U) {
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	791b      	ldrb	r3, [r3, #4]
 80057b0:	3301      	adds	r3, #1
 80057b2:	b2da      	uxtb	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	711a      	strb	r2, [r3, #4]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	791b      	ldrb	r3, [r3, #4]
 80057bc:	2b03      	cmp	r3, #3
 80057be:	f240 80dd 	bls.w	800597c <CO_LEDs_process+0x220>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2200      	movs	r2, #0
 80057c6:	711a      	strb	r2, [r3, #4]
            rd = 0;
 80057c8:	2300      	movs	r3, #0
 80057ca:	77fb      	strb	r3, [r7, #31]
            gr = 0;
 80057cc:	2300      	movs	r3, #0
 80057ce:	77bb      	strb	r3, [r7, #30]

            if ((LEDs->LEDred & CO_LED_blink) == 0U) {
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	7a5b      	ldrb	r3, [r3, #9]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d104      	bne.n	80057e6 <CO_LEDs_process+0x8a>
                rd |= CO_LED_blink;
 80057dc:	7ffb      	ldrb	r3, [r7, #31]
 80057de:	f043 0302 	orr.w	r3, r3, #2
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e003      	b.n	80057ee <CO_LEDs_process+0x92>
            } else {
                gr |= CO_LED_blink;
 80057e6:	7fbb      	ldrb	r3, [r7, #30]
 80057e8:	f043 0302 	orr.w	r3, r3, #2
 80057ec:	77bb      	strb	r3, [r7, #30]
            }

            switch (++LEDs->LEDtmrflash_1) {
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	795b      	ldrb	r3, [r3, #5]
 80057f2:	3301      	adds	r3, #1
 80057f4:	b2da      	uxtb	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	715a      	strb	r2, [r3, #5]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	795b      	ldrb	r3, [r3, #5]
 80057fe:	2b06      	cmp	r3, #6
 8005800:	d010      	beq.n	8005824 <CO_LEDs_process+0xc8>
 8005802:	2b06      	cmp	r3, #6
 8005804:	dc12      	bgt.n	800582c <CO_LEDs_process+0xd0>
 8005806:	2b01      	cmp	r3, #1
 8005808:	d002      	beq.n	8005810 <CO_LEDs_process+0xb4>
 800580a:	2b02      	cmp	r3, #2
 800580c:	d005      	beq.n	800581a <CO_LEDs_process+0xbe>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: /* none */ break;
 800580e:	e00d      	b.n	800582c <CO_LEDs_process+0xd0>
                case 1: rd |= CO_LED_flash_1; break;
 8005810:	7ffb      	ldrb	r3, [r7, #31]
 8005812:	f043 0304 	orr.w	r3, r3, #4
 8005816:	77fb      	strb	r3, [r7, #31]
 8005818:	e009      	b.n	800582e <CO_LEDs_process+0xd2>
                case 2: gr |= CO_LED_flash_1; break;
 800581a:	7fbb      	ldrb	r3, [r7, #30]
 800581c:	f043 0304 	orr.w	r3, r3, #4
 8005820:	77bb      	strb	r3, [r7, #30]
 8005822:	e004      	b.n	800582e <CO_LEDs_process+0xd2>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	715a      	strb	r2, [r3, #5]
 800582a:	e000      	b.n	800582e <CO_LEDs_process+0xd2>
                default: /* none */ break;
 800582c:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_2) {
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	799b      	ldrb	r3, [r3, #6]
 8005832:	3301      	adds	r3, #1
 8005834:	b2da      	uxtb	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	719a      	strb	r2, [r3, #6]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	799b      	ldrb	r3, [r3, #6]
 800583e:	3b01      	subs	r3, #1
 8005840:	2b07      	cmp	r3, #7
 8005842:	d821      	bhi.n	8005888 <CO_LEDs_process+0x12c>
 8005844:	a201      	add	r2, pc, #4	@ (adr r2, 800584c <CO_LEDs_process+0xf0>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	0800586d 	.word	0x0800586d
 8005850:	08005877 	.word	0x08005877
 8005854:	0800586d 	.word	0x0800586d
 8005858:	08005877 	.word	0x08005877
 800585c:	08005889 	.word	0x08005889
 8005860:	08005889 	.word	0x08005889
 8005864:	08005889 	.word	0x08005889
 8005868:	08005881 	.word	0x08005881
                case 1:
                case 3: rd |= CO_LED_flash_2; break;
 800586c:	7ffb      	ldrb	r3, [r7, #31]
 800586e:	f043 0308 	orr.w	r3, r3, #8
 8005872:	77fb      	strb	r3, [r7, #31]
 8005874:	e009      	b.n	800588a <CO_LEDs_process+0x12e>
                case 2:
                case 4: gr |= CO_LED_flash_2; break;
 8005876:	7fbb      	ldrb	r3, [r7, #30]
 8005878:	f043 0308 	orr.w	r3, r3, #8
 800587c:	77bb      	strb	r3, [r7, #30]
 800587e:	e004      	b.n	800588a <CO_LEDs_process+0x12e>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	719a      	strb	r2, [r3, #6]
 8005886:	e000      	b.n	800588a <CO_LEDs_process+0x12e>
                default: /* none */ break;
 8005888:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_3) {
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	79db      	ldrb	r3, [r3, #7]
 800588e:	3301      	adds	r3, #1
 8005890:	b2da      	uxtb	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	71da      	strb	r2, [r3, #7]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	79db      	ldrb	r3, [r3, #7]
 800589a:	2b0a      	cmp	r3, #10
 800589c:	bf8c      	ite	hi
 800589e:	2201      	movhi	r2, #1
 80058a0:	2200      	movls	r2, #0
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	2a00      	cmp	r2, #0
 80058a6:	d12c      	bne.n	8005902 <CO_LEDs_process+0x1a6>
 80058a8:	2201      	movs	r2, #1
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	f003 0254 	and.w	r2, r3, #84	@ 0x54
 80058b2:	2a00      	cmp	r2, #0
 80058b4:	bf14      	ite	ne
 80058b6:	2201      	movne	r2, #1
 80058b8:	2200      	moveq	r2, #0
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	2a00      	cmp	r2, #0
 80058be:	d117      	bne.n	80058f0 <CO_LEDs_process+0x194>
 80058c0:	f003 022a 	and.w	r2, r3, #42	@ 0x2a
 80058c4:	2a00      	cmp	r2, #0
 80058c6:	bf14      	ite	ne
 80058c8:	2201      	movne	r2, #1
 80058ca:	2200      	moveq	r2, #0
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	2a00      	cmp	r2, #0
 80058d0:	d109      	bne.n	80058e6 <CO_LEDs_process+0x18a>
 80058d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	bf14      	ite	ne
 80058da:	2301      	movne	r3, #1
 80058dc:	2300      	moveq	r3, #0
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10a      	bne.n	80058fa <CO_LEDs_process+0x19e>
                case 5: rd |= CO_LED_flash_3; break;
                case 2:
                case 4:
                case 6: gr |= CO_LED_flash_3; break;
                case 10: LEDs->LEDtmrflash_3 = 0; break;
                default: /* none */ break;
 80058e4:	e00d      	b.n	8005902 <CO_LEDs_process+0x1a6>
                case 5: rd |= CO_LED_flash_3; break;
 80058e6:	7ffb      	ldrb	r3, [r7, #31]
 80058e8:	f043 0310 	orr.w	r3, r3, #16
 80058ec:	77fb      	strb	r3, [r7, #31]
 80058ee:	e009      	b.n	8005904 <CO_LEDs_process+0x1a8>
                case 6: gr |= CO_LED_flash_3; break;
 80058f0:	7fbb      	ldrb	r3, [r7, #30]
 80058f2:	f043 0310 	orr.w	r3, r3, #16
 80058f6:	77bb      	strb	r3, [r7, #30]
 80058f8:	e004      	b.n	8005904 <CO_LEDs_process+0x1a8>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	71da      	strb	r2, [r3, #7]
 8005900:	e000      	b.n	8005904 <CO_LEDs_process+0x1a8>
                default: /* none */ break;
 8005902:	bf00      	nop
            }
            switch (++LEDs->LEDtmrflash_4) {
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	7a1b      	ldrb	r3, [r3, #8]
 8005908:	3301      	adds	r3, #1
 800590a:	b2da      	uxtb	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	721a      	strb	r2, [r3, #8]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	7a1b      	ldrb	r3, [r3, #8]
 8005914:	2b0c      	cmp	r3, #12
 8005916:	bf8c      	ite	hi
 8005918:	2201      	movhi	r2, #1
 800591a:	2200      	movls	r2, #0
 800591c:	b2d2      	uxtb	r2, r2
 800591e:	2a00      	cmp	r2, #0
 8005920:	d137      	bne.n	8005992 <CO_LEDs_process+0x236>
 8005922:	2201      	movs	r2, #1
 8005924:	fa02 f303 	lsl.w	r3, r2, r3
 8005928:	f403 72aa 	and.w	r2, r3, #340	@ 0x154
 800592c:	2a00      	cmp	r2, #0
 800592e:	bf14      	ite	ne
 8005930:	2201      	movne	r2, #1
 8005932:	2200      	moveq	r2, #0
 8005934:	b2d2      	uxtb	r2, r2
 8005936:	2a00      	cmp	r2, #0
 8005938:	d117      	bne.n	800596a <CO_LEDs_process+0x20e>
 800593a:	f003 02aa 	and.w	r2, r3, #170	@ 0xaa
 800593e:	2a00      	cmp	r2, #0
 8005940:	bf14      	ite	ne
 8005942:	2201      	movne	r2, #1
 8005944:	2200      	moveq	r2, #0
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	2a00      	cmp	r2, #0
 800594a:	d109      	bne.n	8005960 <CO_LEDs_process+0x204>
 800594c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005950:	2b00      	cmp	r3, #0
 8005952:	bf14      	ite	ne
 8005954:	2301      	movne	r3, #1
 8005956:	2300      	moveq	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10a      	bne.n	8005974 <CO_LEDs_process+0x218>
                case 2:
                case 4:
                case 6:
                case 8: gr |= CO_LED_flash_4; break;
                case 12: LEDs->LEDtmrflash_4 = 0; break;
                default: /* none */ break;
 800595e:	e018      	b.n	8005992 <CO_LEDs_process+0x236>
                case 7: rd |= CO_LED_flash_4; break;
 8005960:	7ffb      	ldrb	r3, [r7, #31]
 8005962:	f043 0320 	orr.w	r3, r3, #32
 8005966:	77fb      	strb	r3, [r7, #31]
 8005968:	e014      	b.n	8005994 <CO_LEDs_process+0x238>
                case 8: gr |= CO_LED_flash_4; break;
 800596a:	7fbb      	ldrb	r3, [r7, #30]
 800596c:	f043 0320 	orr.w	r3, r3, #32
 8005970:	77bb      	strb	r3, [r7, #30]
 8005972:	e00f      	b.n	8005994 <CO_LEDs_process+0x238>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	721a      	strb	r2, [r3, #8]
 800597a:	e00b      	b.n	8005994 <CO_LEDs_process+0x238>
            }
        } else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFFU ^ (CO_LED_flicker | CO_LED_CANopen));
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	7a5b      	ldrb	r3, [r3, #9]
 8005980:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8005984:	77fb      	strb	r3, [r7, #31]
            gr = LEDs->LEDgreen & (0xFFU ^ (CO_LED_flicker | CO_LED_CANopen));
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	7a9b      	ldrb	r3, [r3, #10]
 800598a:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800598e:	77bb      	strb	r3, [r7, #30]
 8005990:	e000      	b.n	8005994 <CO_LEDs_process+0x238>
                default: /* none */ break;
 8005992:	bf00      	nop
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) {
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d004      	beq.n	80059a4 <CO_LEDs_process+0x248>
            rd |= CO_LED_flicker;
 800599a:	7ffb      	ldrb	r3, [r7, #31]
 800599c:	f043 0301 	orr.w	r3, r3, #1
 80059a0:	77fb      	strb	r3, [r7, #31]
 80059a2:	e003      	b.n	80059ac <CO_LEDs_process+0x250>
        } else {
            gr |= CO_LED_flicker;
 80059a4:	7fbb      	ldrb	r3, [r7, #30]
 80059a6:	f043 0301 	orr.w	r3, r3, #1
 80059aa:	77bb      	strb	r3, [r7, #30]
    while (LEDs->LEDtmr50ms >= 50000U) {
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80059b4:	4293      	cmp	r3, r2
 80059b6:	f63f aee6 	bhi.w	8005786 <CO_LEDs_process+0x2a>
        }

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d077      	beq.n	8005ab0 <CO_LEDs_process+0x354>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if (ErrCANbusOff) {
 80059c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d002      	beq.n	80059cc <CO_LEDs_process+0x270>
            rd_co = 1;
 80059c6:	2301      	movs	r3, #1
 80059c8:	75fb      	strb	r3, [r7, #23]
 80059ca:	e032      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (NMTstate == CO_NMT_INITIALIZING) {
 80059cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d104      	bne.n	80059de <CO_LEDs_process+0x282>
            rd_co = rd & CO_LED_flicker;
 80059d4:	7ffb      	ldrb	r3, [r7, #31]
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	75fb      	strb	r3, [r7, #23]
 80059dc:	e029      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (ErrRpdo) {
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d004      	beq.n	80059ee <CO_LEDs_process+0x292>
            rd_co = rd & CO_LED_flash_4;
 80059e4:	7ffb      	ldrb	r3, [r7, #31]
 80059e6:	f003 0320 	and.w	r3, r3, #32
 80059ea:	75fb      	strb	r3, [r7, #23]
 80059ec:	e021      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (ErrSync) {
 80059ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d004      	beq.n	80059fe <CO_LEDs_process+0x2a2>
            rd_co = rd & CO_LED_flash_3;
 80059f4:	7ffb      	ldrb	r3, [r7, #31]
 80059f6:	f003 0310 	and.w	r3, r3, #16
 80059fa:	75fb      	strb	r3, [r7, #23]
 80059fc:	e019      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (ErrHbCons) {
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d004      	beq.n	8005a0e <CO_LEDs_process+0x2b2>
            rd_co = rd & CO_LED_flash_2;
 8005a04:	7ffb      	ldrb	r3, [r7, #31]
 8005a06:	f003 0308 	and.w	r3, r3, #8
 8005a0a:	75fb      	strb	r3, [r7, #23]
 8005a0c:	e011      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (ErrCANbusWarn) {
 8005a0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d004      	beq.n	8005a1e <CO_LEDs_process+0x2c2>
            rd_co = rd & CO_LED_flash_1;
 8005a14:	7ffb      	ldrb	r3, [r7, #31]
 8005a16:	f003 0304 	and.w	r3, r3, #4
 8005a1a:	75fb      	strb	r3, [r7, #23]
 8005a1c:	e009      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else if (ErrOther) {
 8005a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d004      	beq.n	8005a2e <CO_LEDs_process+0x2d2>
            rd_co = rd & CO_LED_blink;
 8005a24:	7ffb      	ldrb	r3, [r7, #31]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	75fb      	strb	r3, [r7, #23]
 8005a2c:	e001      	b.n	8005a32 <CO_LEDs_process+0x2d6>
        } else {
            rd_co = 0;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	75fb      	strb	r3, [r7, #23]
        }

        /* CANopen green RUN LED */
        if (LSSconfig) {
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d004      	beq.n	8005a42 <CO_LEDs_process+0x2e6>
            gr_co = gr & CO_LED_flicker;
 8005a38:	7fbb      	ldrb	r3, [r7, #30]
 8005a3a:	f003 0301 	and.w	r3, r3, #1
 8005a3e:	75bb      	strb	r3, [r7, #22]
 8005a40:	e022      	b.n	8005a88 <CO_LEDs_process+0x32c>
        } else if (firmwareDownload) {
 8005a42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d004      	beq.n	8005a52 <CO_LEDs_process+0x2f6>
            gr_co = gr & CO_LED_flash_3;
 8005a48:	7fbb      	ldrb	r3, [r7, #30]
 8005a4a:	f003 0310 	and.w	r3, r3, #16
 8005a4e:	75bb      	strb	r3, [r7, #22]
 8005a50:	e01a      	b.n	8005a88 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_STOPPED) {
 8005a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a56:	2b04      	cmp	r3, #4
 8005a58:	d104      	bne.n	8005a64 <CO_LEDs_process+0x308>
            gr_co = gr & CO_LED_flash_1;
 8005a5a:	7fbb      	ldrb	r3, [r7, #30]
 8005a5c:	f003 0304 	and.w	r3, r3, #4
 8005a60:	75bb      	strb	r3, [r7, #22]
 8005a62:	e011      	b.n	8005a88 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_PRE_OPERATIONAL) {
 8005a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a68:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a6a:	d104      	bne.n	8005a76 <CO_LEDs_process+0x31a>
            gr_co = gr & CO_LED_blink;
 8005a6c:	7fbb      	ldrb	r3, [r7, #30]
 8005a6e:	f003 0302 	and.w	r3, r3, #2
 8005a72:	75bb      	strb	r3, [r7, #22]
 8005a74:	e008      	b.n	8005a88 <CO_LEDs_process+0x32c>
        } else if (NMTstate == CO_NMT_OPERATIONAL) {
 8005a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7a:	2b05      	cmp	r3, #5
 8005a7c:	d102      	bne.n	8005a84 <CO_LEDs_process+0x328>
            gr_co = 1;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	75bb      	strb	r3, [r7, #22]
 8005a82:	e001      	b.n	8005a88 <CO_LEDs_process+0x32c>
        } else {
            gr_co = 0;
 8005a84:	2300      	movs	r3, #0
 8005a86:	75bb      	strb	r3, [r7, #22]
        }

        if (rd_co != 0U) {
 8005a88:	7dfb      	ldrb	r3, [r7, #23]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d003      	beq.n	8005a96 <CO_LEDs_process+0x33a>
            rd |= CO_LED_CANopen;
 8005a8e:	7ffb      	ldrb	r3, [r7, #31]
 8005a90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005a94:	77fb      	strb	r3, [r7, #31]
        }
        if (gr_co != 0U) {
 8005a96:	7dbb      	ldrb	r3, [r7, #22]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d003      	beq.n	8005aa4 <CO_LEDs_process+0x348>
            gr |= CO_LED_CANopen;
 8005a9c:	7fbb      	ldrb	r3, [r7, #30]
 8005a9e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005aa2:	77bb      	strb	r3, [r7, #30]
        }
        LEDs->LEDred = rd;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	7ffa      	ldrb	r2, [r7, #31]
 8005aa8:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	7fba      	ldrb	r2, [r7, #30]
 8005aae:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 8005ab0:	bf00      	nop
 8005ab2:	3724      	adds	r7, #36	@ 0x24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <CO_LSSslave_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN message with correct identifier
 * will be received. For more information and description of parameters see file CO_driver.h.
 */
static void
CO_LSSslave_receive(void* object, void* msg) {
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b090      	sub	sp, #64	@ 0x40
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t* LSSslave = (CO_LSSslave_t*)object;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	637b      	str	r3, [r7, #52]	@ 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	791b      	ldrb	r3, [r3, #4]
 8005ace:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    if ((DLC == 8U) && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8005ad2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005ad6:	2b08      	cmp	r3, #8
 8005ad8:	f040 814f 	bne.w	8005d7a <CO_LSSslave_receive+0x2be>
 8005adc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	f040 814a 	bne.w	8005d7a <CO_LSSslave_receive+0x2be>
        bool_t request_LSSslave_process = false;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        const uint8_t* data = CO_CANrxMsg_readData(msg);
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	3305      	adds	r3, #5
 8005aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t cs = data[0];
 8005af0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 8005af8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d12d      	bne.n	8005b5c <CO_LSSslave_receive+0xa0>
            uint8_t mode = data[1];
 8005b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b02:	3301      	adds	r3, #1
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	77fb      	strb	r3, [r7, #31]

            switch (mode) {
 8005b08:	7ffb      	ldrb	r3, [r7, #31]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d002      	beq.n	8005b14 <CO_LSSslave_receive+0x58>
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d020      	beq.n	8005b54 <CO_LSSslave_receive+0x98>
                    (void)memset(&LSSslave->lssSelect, 0, sizeof(LSSslave->lssSelect));
                    break;
                case CO_LSS_STATE_CONFIGURATION: LSSslave->lssState = CO_LSS_STATE_CONFIGURATION; break;
                default:
                    /* none */
                    break;
 8005b12:	e12c      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                    if ((LSSslave->lssState == CO_LSS_STATE_CONFIGURATION)
 8005b14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b16:	7c1b      	ldrb	r3, [r3, #16]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d110      	bne.n	8005b3e <CO_LSSslave_receive+0x82>
                        && (LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b22:	2bff      	cmp	r3, #255	@ 0xff
 8005b24:	d10b      	bne.n	8005b3e <CO_LSSslave_receive+0x82>
                        && (*LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)) {
 8005b26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b2a:	781b      	ldrb	r3, [r3, #0]
 8005b2c:	2bff      	cmp	r3, #255	@ 0xff
 8005b2e:	d006      	beq.n	8005b3e <CO_LSSslave_receive+0x82>
                        LSSslave->service = cs;
 8005b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b32:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005b36:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b40:	2200      	movs	r2, #0
 8005b42:	741a      	strb	r2, [r3, #16]
                    (void)memset(&LSSslave->lssSelect, 0, sizeof(LSSslave->lssSelect));
 8005b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b46:	3314      	adds	r3, #20
 8005b48:	2210      	movs	r2, #16
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f007 fc4f 	bl	800d3f0 <memset>
                    break;
 8005b52:	e10c      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                case CO_LSS_STATE_CONFIGURATION: LSSslave->lssState = CO_LSS_STATE_CONFIGURATION; break;
 8005b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b56:	2201      	movs	r2, #1
 8005b58:	741a      	strb	r2, [r3, #16]
 8005b5a:	e108      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
            }
        } else if (LSSslave->lssState == CO_LSS_STATE_WAITING) {
 8005b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5e:	7c1b      	ldrb	r3, [r3, #16]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f040 80f0 	bne.w	8005d46 <CO_LSSslave_receive+0x28a>
            switch (cs) {
 8005b66:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b6a:	3b40      	subs	r3, #64	@ 0x40
 8005b6c:	2b11      	cmp	r3, #17
 8005b6e:	f200 80f9 	bhi.w	8005d64 <CO_LSSslave_receive+0x2a8>
 8005b72:	a201      	add	r2, pc, #4	@ (adr r2, 8005b78 <CO_LSSslave_receive+0xbc>)
 8005b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b78:	08005bc1 	.word	0x08005bc1
 8005b7c:	08005bd1 	.word	0x08005bd1
 8005b80:	08005be1 	.word	0x08005be1
 8005b84:	08005bf1 	.word	0x08005bf1
 8005b88:	08005d65 	.word	0x08005d65
 8005b8c:	08005d65 	.word	0x08005d65
 8005b90:	08005d65 	.word	0x08005d65
 8005b94:	08005d65 	.word	0x08005d65
 8005b98:	08005d65 	.word	0x08005d65
 8005b9c:	08005d65 	.word	0x08005d65
 8005ba0:	08005d65 	.word	0x08005d65
 8005ba4:	08005d65 	.word	0x08005d65
 8005ba8:	08005d65 	.word	0x08005d65
 8005bac:	08005d65 	.word	0x08005d65
 8005bb0:	08005d65 	.word	0x08005d65
 8005bb4:	08005d65 	.word	0x08005d65
 8005bb8:	08005d65 	.word	0x08005d65
 8005bbc:	08005c4d 	.word	0x08005c4d
                case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005bc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	61bb      	str	r3, [r7, #24]
                    LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bcc:	615a      	str	r2, [r3, #20]
                    break;
 8005bce:	e0ce      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	617b      	str	r3, [r7, #20]
                    LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bdc:	619a      	str	r2, [r3, #24]
                    break;
 8005bde:	e0c6      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_REV: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be2:	3301      	adds	r3, #1
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	613b      	str	r3, [r7, #16]
                    LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bec:	61da      	str	r2, [r3, #28]
                    break;
 8005bee:	e0be      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                }
                case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                    uint32_t valSw;
                    (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	60fb      	str	r3, [r7, #12]
                    LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfc:	621a      	str	r2, [r3, #32]

                    if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress, LSSslave->lssSelect)) {
 8005bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	429a      	cmp	r2, r3
 8005c08:	f040 80ae 	bne.w	8005d68 <CO_LSSslave_receive+0x2ac>
 8005c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c0e:	689a      	ldr	r2, [r3, #8]
 8005c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	f040 80a7 	bne.w	8005d68 <CO_LSSslave_receive+0x2ac>
 8005c1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c1c:	68da      	ldr	r2, [r3, #12]
 8005c1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	f040 80a0 	bne.w	8005d68 <CO_LSSslave_receive+0x2ac>
 8005c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2e:	695b      	ldr	r3, [r3, #20]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	f040 8099 	bne.w	8005d68 <CO_LSSslave_receive+0x2ac>
                        LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005c36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c38:	2201      	movs	r2, #1
 8005c3a:	741a      	strb	r2, [r3, #16]
                        LSSslave->service = cs;
 8005c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005c42:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                        request_LSSslave_process = true;
 8005c46:	2301      	movs	r3, #1
 8005c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    }
                    break;
 8005c4a:	e08d      	b.n	8005d68 <CO_LSSslave_receive+0x2ac>
                }
                case CO_LSS_IDENT_FASTSCAN: {
                    /* fastscan is only active on unconfigured nodes */
                    if ((*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	2bff      	cmp	r3, #255	@ 0xff
 8005c54:	f040 808a 	bne.w	8005d6c <CO_LSSslave_receive+0x2b0>
                        && (LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)) {
 8005c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c5e:	2bff      	cmp	r3, #255	@ 0xff
 8005c60:	f040 8084 	bne.w	8005d6c <CO_LSSslave_receive+0x2b0>
                        uint8_t bitCheck = data[5];
 8005c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c66:	3305      	adds	r3, #5
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                        uint8_t lssSub = data[6];
 8005c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c70:	3306      	adds	r3, #6
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                        uint8_t lssNext = data[7];
 8005c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c7a:	3307      	adds	r3, #7
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
                        uint32_t valSw;
                        uint32_t idNumber;
                        bool_t ack;

                        if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) || !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub)
 8005c82:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005c86:	2b1f      	cmp	r3, #31
 8005c88:	d903      	bls.n	8005c92 <CO_LSSslave_receive+0x1d6>
 8005c8a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005c8e:	2b80      	cmp	r3, #128	@ 0x80
 8005c90:	d16d      	bne.n	8005d6e <CO_LSSslave_receive+0x2b2>
 8005c92:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c96:	2b03      	cmp	r3, #3
 8005c98:	d869      	bhi.n	8005d6e <CO_LSSslave_receive+0x2b2>
                            || !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
 8005c9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c9e:	2b03      	cmp	r3, #3
 8005ca0:	d865      	bhi.n	8005d6e <CO_LSSslave_receive+0x2b2>
                            /* Invalid request */
                            break;
                        }

                        (void)memcpy((void*)(&valSw), (const void*)(&data[1]), sizeof(valSw));
 8005ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	60bb      	str	r3, [r7, #8]
                        idNumber = CO_SWAP_32(valSw);
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	627b      	str	r3, [r7, #36]	@ 0x24
                        ack = false;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	63bb      	str	r3, [r7, #56]	@ 0x38

                        if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 8005cb2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005cb6:	2b80      	cmp	r3, #128	@ 0x80
 8005cb8:	d10d      	bne.n	8005cd6 <CO_LSSslave_receive+0x21a>
                            /* Confirm, Reset */
                            ack = true;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
                            LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                            (void)memset(&LSSslave->lssFastscan, 0, sizeof(LSSslave->lssFastscan));
 8005cc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc8:	3324      	adds	r3, #36	@ 0x24
 8005cca:	2210      	movs	r2, #16
 8005ccc:	2100      	movs	r1, #0
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f007 fb8e 	bl	800d3f0 <memset>
 8005cd4:	e02c      	b.n	8005d30 <CO_LSSslave_receive+0x274>
                        } else if (LSSslave->fastscanPos == lssSub) {
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005cdc:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d125      	bne.n	8005d30 <CO_LSSslave_receive+0x274>
                            uint32_t mask = 0xFFFFFFFFU << bitCheck;
 8005ce4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ce8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005cec:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf0:	623b      	str	r3, [r7, #32]

                            if ((LSSslave->lssAddress.addr[lssSub] & mask) == (idNumber & mask)) {
 8005cf2:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8005cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cf8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	405a      	eors	r2, r3
 8005d00:	6a3b      	ldr	r3, [r7, #32]
 8005d02:	4013      	ands	r3, r2
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d113      	bne.n	8005d30 <CO_LSSslave_receive+0x274>
                                /* all requested bits match */
                                ack = true;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
                                LSSslave->fastscanPos = lssNext;
 8005d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d0e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005d12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

                                if ((bitCheck == 0U) && (lssNext < lssSub)) {
 8005d16:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d108      	bne.n	8005d30 <CO_LSSslave_receive+0x274>
 8005d1e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005d22:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d202      	bcs.n	8005d30 <CO_LSSslave_receive+0x274>
                                    /* complete match, enter configuration state */
                                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	741a      	strb	r2, [r3, #16]
                                }
                            }
                        } else { /* MISRA C 2004 14.10 */
                        }
                        if (ack) {
 8005d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d01a      	beq.n	8005d6c <CO_LSSslave_receive+0x2b0>
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE_FASTSCAN_DIRECT_RESPOND) != 0
                            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                            (void)memset(&LSSslave->TXbuff->data[1], 0, sizeof(LSSslave->TXbuff->data) - 1U);
                            (void)CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                            LSSslave->service = cs;
 8005d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d38:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005d3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                            request_LSSslave_process = true;
 8005d40:	2301      	movs	r3, #1
 8005d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
                        }
                    }
                    break;
 8005d44:	e012      	b.n	8005d6c <CO_LSSslave_receive+0x2b0>
                    /* none */
                    break;
                }
            }
        } else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            (void)memcpy((void*)(&LSSslave->CANdata[0]), (const void*)(&data[0]), sizeof(LSSslave->CANdata));
 8005d46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d48:	3349      	adds	r3, #73	@ 0x49
 8005d4a:	2208      	movs	r2, #8
 8005d4c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f007 fbd9 	bl	800d506 <memcpy>
            LSSslave->service = cs;
 8005d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d56:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8005d5a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            request_LSSslave_process = true;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d62:	e004      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                    break;
 8005d64:	bf00      	nop
 8005d66:	e002      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                    break;
 8005d68:	bf00      	nop
 8005d6a:	e000      	b.n	8005d6e <CO_LSSslave_receive+0x2b2>
                    break;
 8005d6c:	bf00      	nop
        }

        if (request_LSSslave_process) {
 8005d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <CO_LSSslave_receive+0x2be>
            CO_FLAG_SET(LSSslave->sendResponse);
 8005d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d76:	2201      	movs	r2, #1
 8005d78:	645a      	str	r2, [r3, #68]	@ 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 8005d7a:	bf00      	nop
 8005d7c:	3740      	adds	r7, #64	@ 0x40
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop

08005d84 <CO_LSSslave_init>:

CO_ReturnError_t
CO_LSSslave_init(CO_LSSslave_t* LSSslave, CO_LSS_address_t* lssAddress, uint16_t* pendingBitRate,
                 uint8_t* pendingNodeID, CO_CANmodule_t* CANdevRx, uint16_t CANdevRxIdx, uint16_t CANidLssMaster,
                 CO_CANmodule_t* CANdevTx, uint16_t CANdevTxIdx, uint16_t CANidLssSlave) {
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08a      	sub	sp, #40	@ 0x28
 8005d88:	af04      	add	r7, sp, #16
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005d92:	2300      	movs	r3, #0
 8005d94:	75fb      	strb	r3, [r7, #23]

    /* verify arguments */
    if ((LSSslave == NULL) || (pendingBitRate == NULL) || (pendingNodeID == NULL) || (CANdevRx == NULL)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d018      	beq.n	8005dce <CO_LSSslave_init+0x4a>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d015      	beq.n	8005dce <CO_LSSslave_init+0x4a>
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d012      	beq.n	8005dce <CO_LSSslave_init+0x4a>
 8005da8:	6a3b      	ldr	r3, [r7, #32]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00f      	beq.n	8005dce <CO_LSSslave_init+0x4a>
        || (CANdevTx == NULL) || !CO_LSS_NODE_ID_VALID(*pendingNodeID)) {
 8005dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00c      	beq.n	8005dce <CO_LSSslave_init+0x4a>
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d004      	beq.n	8005dc6 <CO_LSSslave_init+0x42>
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	b25b      	sxtb	r3, r3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	da06      	bge.n	8005dd4 <CO_LSSslave_init+0x50>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	2bff      	cmp	r3, #255	@ 0xff
 8005dcc:	d002      	beq.n	8005dd4 <CO_LSSslave_init+0x50>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005dce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005dd2:	e046      	b.n	8005e62 <CO_LSSslave_init+0xde>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    (void)memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8005dd4:	2274      	movs	r2, #116	@ 0x74
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	68f8      	ldr	r0, [r7, #12]
 8005dda:	f007 fb09 	bl	800d3f0 <memset>

    /* Configure object variables */
    (void)memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2210      	movs	r2, #16
 8005de2:	68b9      	ldr	r1, [r7, #8]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f007 fb8e 	bl	800d506 <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    LSSslave->pendingBitRate = pendingBitRate;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	639a      	str	r2, [r3, #56]	@ 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	683a      	ldr	r2, [r7, #0]
 8005e02:	63da      	str	r2, [r3, #60]	@ 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	781a      	ldrb	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	2200      	movs	r2, #0
 8005e12:	645a      	str	r2, [r3, #68]	@ 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(CANdevRx, CANdevRxIdx, CANidLssMaster, 0x7FF, false, (void*)LSSslave, CO_LSSslave_receive);
 8005e14:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8005e16:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005e18:	4b14      	ldr	r3, [pc, #80]	@ (8005e6c <CO_LSSslave_init+0xe8>)
 8005e1a:	9302      	str	r3, [sp, #8]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	2300      	movs	r3, #0
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8005e28:	6a38      	ldr	r0, [r7, #32]
 8005e2a:	f001 fc2f 	bl	800768c <CO_CANrxBufferInit>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	75fb      	strb	r3, [r7, #23]

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e36:	66da      	str	r2, [r3, #108]	@ 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(CANdevTx, CANdevTxIdx, CANidLssSlave, false, 8, false);
 8005e38:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005e3a:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	9301      	str	r3, [sp, #4]
 8005e40:	2308      	movs	r3, #8
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	2300      	movs	r3, #0
 8005e46:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e48:	f001 fc7e 	bl	8007748 <CO_CANtxBufferInit>
 8005e4c:	4602      	mov	r2, r0
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	671a      	str	r2, [r3, #112]	@ 0x70

    if (LSSslave->TXbuff == NULL) {
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <CO_LSSslave_init+0xda>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8005e5a:	23ff      	movs	r3, #255	@ 0xff
 8005e5c:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 8005e5e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3718      	adds	r7, #24
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	08005abd 	.word	0x08005abd

08005e70 <CO_LSSslave_process>:
        LSSslave->pFunctLSScfgStore = pFunctLSScfgStore;
    }
}

bool_t
CO_LSSslave_process(CO_LSSslave_t* LSSslave) {
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b08c      	sub	sp, #48	@ 0x30
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	f000 8202 	beq.w	800628a <CO_LSSslave_process+0x41a>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 8005e86:	2300      	movs	r3, #0
 8005e88:	627b      	str	r3, [r7, #36]	@ 0x24
        uint32_t valSw;

        (void)memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e8e:	3305      	adds	r3, #5
 8005e90:	2208      	movs	r2, #8
 8005e92:	2100      	movs	r1, #0
 8005e94:	4618      	mov	r0, r3
 8005e96:	f007 faab 	bl	800d3f0 <memset>

        switch (LSSslave->service) {
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8005ea0:	3b04      	subs	r3, #4
 8005ea2:	2b5a      	cmp	r3, #90	@ 0x5a
 8005ea4:	f200 81dc 	bhi.w	8006260 <CO_LSSslave_process+0x3f0>
 8005ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb0 <CO_LSSslave_process+0x40>)
 8005eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eae:	bf00      	nop
 8005eb0:	0800601d 	.word	0x0800601d
 8005eb4:	08006261 	.word	0x08006261
 8005eb8:	08006261 	.word	0x08006261
 8005ebc:	08006261 	.word	0x08006261
 8005ec0:	08006261 	.word	0x08006261
 8005ec4:	08006261 	.word	0x08006261
 8005ec8:	08006261 	.word	0x08006261
 8005ecc:	08006261 	.word	0x08006261
 8005ed0:	08006261 	.word	0x08006261
 8005ed4:	08006261 	.word	0x08006261
 8005ed8:	08006261 	.word	0x08006261
 8005edc:	08006261 	.word	0x08006261
 8005ee0:	08006261 	.word	0x08006261
 8005ee4:	08006031 	.word	0x08006031
 8005ee8:	08006261 	.word	0x08006261
 8005eec:	0800607f 	.word	0x0800607f
 8005ef0:	08006261 	.word	0x08006261
 8005ef4:	0800611b 	.word	0x0800611b
 8005ef8:	08006261 	.word	0x08006261
 8005efc:	08006157 	.word	0x08006157
 8005f00:	08006261 	.word	0x08006261
 8005f04:	08006261 	.word	0x08006261
 8005f08:	08006261 	.word	0x08006261
 8005f0c:	08006261 	.word	0x08006261
 8005f10:	08006261 	.word	0x08006261
 8005f14:	08006261 	.word	0x08006261
 8005f18:	08006261 	.word	0x08006261
 8005f1c:	08006261 	.word	0x08006261
 8005f20:	08006261 	.word	0x08006261
 8005f24:	08006261 	.word	0x08006261
 8005f28:	08006261 	.word	0x08006261
 8005f2c:	08006261 	.word	0x08006261
 8005f30:	08006261 	.word	0x08006261
 8005f34:	08006261 	.word	0x08006261
 8005f38:	08006261 	.word	0x08006261
 8005f3c:	08006261 	.word	0x08006261
 8005f40:	08006261 	.word	0x08006261
 8005f44:	08006261 	.word	0x08006261
 8005f48:	08006261 	.word	0x08006261
 8005f4c:	08006261 	.word	0x08006261
 8005f50:	08006261 	.word	0x08006261
 8005f54:	08006261 	.word	0x08006261
 8005f58:	08006261 	.word	0x08006261
 8005f5c:	08006261 	.word	0x08006261
 8005f60:	08006261 	.word	0x08006261
 8005f64:	08006261 	.word	0x08006261
 8005f68:	08006261 	.word	0x08006261
 8005f6c:	08006261 	.word	0x08006261
 8005f70:	08006261 	.word	0x08006261
 8005f74:	08006261 	.word	0x08006261
 8005f78:	08006261 	.word	0x08006261
 8005f7c:	08006261 	.word	0x08006261
 8005f80:	08006261 	.word	0x08006261
 8005f84:	08006261 	.word	0x08006261
 8005f88:	08006261 	.word	0x08006261
 8005f8c:	08006261 	.word	0x08006261
 8005f90:	08006261 	.word	0x08006261
 8005f94:	08006261 	.word	0x08006261
 8005f98:	08006261 	.word	0x08006261
 8005f9c:	08006261 	.word	0x08006261
 8005fa0:	08006261 	.word	0x08006261
 8005fa4:	08006261 	.word	0x08006261
 8005fa8:	08006261 	.word	0x08006261
 8005fac:	08006023 	.word	0x08006023
 8005fb0:	08006261 	.word	0x08006261
 8005fb4:	08006261 	.word	0x08006261
 8005fb8:	08006261 	.word	0x08006261
 8005fbc:	08006261 	.word	0x08006261
 8005fc0:	08006261 	.word	0x08006261
 8005fc4:	08006261 	.word	0x08006261
 8005fc8:	08006261 	.word	0x08006261
 8005fcc:	08006261 	.word	0x08006261
 8005fd0:	08006261 	.word	0x08006261
 8005fd4:	08006261 	.word	0x08006261
 8005fd8:	08006261 	.word	0x08006261
 8005fdc:	08006261 	.word	0x08006261
 8005fe0:	08006261 	.word	0x08006261
 8005fe4:	08006253 	.word	0x08006253
 8005fe8:	08006261 	.word	0x08006261
 8005fec:	08006261 	.word	0x08006261
 8005ff0:	08006261 	.word	0x08006261
 8005ff4:	08006261 	.word	0x08006261
 8005ff8:	08006261 	.word	0x08006261
 8005ffc:	08006261 	.word	0x08006261
 8006000:	08006261 	.word	0x08006261
 8006004:	08006261 	.word	0x08006261
 8006008:	080061ad 	.word	0x080061ad
 800600c:	080061cf 	.word	0x080061cf
 8006010:	080061f1 	.word	0x080061f1
 8006014:	08006213 	.word	0x08006213
 8006018:	08006235 	.word	0x08006235
            case CO_LSS_SWITCH_STATE_GLOBAL: {
                /* Node-Id was unconfigured before, now it is configured,
                 * enter the NMT Reset communication autonomously. */
                resetCommunication = true;
 800601c:	2301      	movs	r3, #1
 800601e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                break;
 8006020:	e125      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006026:	2244      	movs	r2, #68	@ 0x44
 8006028:	715a      	strb	r2, [r3, #5]
                CANsend = true;
 800602a:	2301      	movs	r3, #1
 800602c:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800602e:	e11e      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_NODE_ID: {
                nid = LSSslave->CANdata[1];
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8006036:	74fb      	strb	r3, [r7, #19]
                errorCode = CO_LSS_CFG_NODE_ID_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                if (CO_LSS_NODE_ID_VALID(nid)) {
 800603e:	7cfb      	ldrb	r3, [r7, #19]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d003      	beq.n	800604c <CO_LSSslave_process+0x1dc>
 8006044:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006048:	2b00      	cmp	r3, #0
 800604a:	da02      	bge.n	8006052 <CO_LSSslave_process+0x1e2>
 800604c:	7cfb      	ldrb	r3, [r7, #19]
 800604e:	2bff      	cmp	r3, #255	@ 0xff
 8006050:	d104      	bne.n	800605c <CO_LSSslave_process+0x1ec>
                    *LSSslave->pendingNodeID = nid;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006056:	7cfa      	ldrb	r2, [r7, #19]
 8006058:	701a      	strb	r2, [r3, #0]
 800605a:	e002      	b.n	8006062 <CO_LSSslave_process+0x1f2>
                } else {
                    errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 800605c:	2301      	movs	r3, #1
 800605e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800606c:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006072:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006076:	719a      	strb	r2, [r3, #6]
                /* we do not use spec-error, always 0 */
                CANsend = true;
 8006078:	2301      	movs	r3, #1
 800607a:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800607c:	e0f7      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_BIT_TIMING: {
                if (LSSslave->pFunctLSScheckBitRate == NULL) {
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 80ee 	beq.w	8006264 <CO_LSSslave_process+0x3f4>
                    /* setting bit timing is not supported. Drop request */
                    break;
                }

                tableSelector = LSSslave->CANdata[1];
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800608e:	777b      	strb	r3, [r7, #29]
                tableIndex = LSSslave->CANdata[2];
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006096:	773b      	strb	r3, [r7, #28]
                errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8006098:	2300      	movs	r3, #0
 800609a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 800609e:	2300      	movs	r3, #0
 80060a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 80060a4:	7f7b      	ldrb	r3, [r7, #29]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d121      	bne.n	80060ee <CO_LSSslave_process+0x27e>
 80060aa:	7f3b      	ldrb	r3, [r7, #28]
 80060ac:	2b05      	cmp	r3, #5
 80060ae:	d01e      	beq.n	80060ee <CO_LSSslave_process+0x27e>
 80060b0:	7f3b      	ldrb	r3, [r7, #28]
 80060b2:	2b09      	cmp	r3, #9
 80060b4:	d81b      	bhi.n	80060ee <CO_LSSslave_process+0x27e>
                    uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 80060b6:	7f3b      	ldrb	r3, [r7, #28]
 80060b8:	4a76      	ldr	r2, [pc, #472]	@ (8006294 <CO_LSSslave_process+0x424>)
 80060ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060be:	837b      	strh	r3, [r7, #26]
                    bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(LSSslave->functLSScheckBitRateObject,
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80060c8:	8b79      	ldrh	r1, [r7, #26]
 80060ca:	4610      	mov	r0, r2
 80060cc:	4798      	blx	r3
 80060ce:	6178      	str	r0, [r7, #20]
                                                                                bit);

                    if (bit_rate_supported) {
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d004      	beq.n	80060e0 <CO_LSSslave_process+0x270>
                        *LSSslave->pendingBitRate = bit;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060da:	8b7a      	ldrh	r2, [r7, #26]
 80060dc:	801a      	strh	r2, [r3, #0]
                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 80060de:	e009      	b.n	80060f4 <CO_LSSslave_process+0x284>
                    } else {
                        errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 80060e0:	23ff      	movs	r3, #255	@ 0xff
 80060e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                        errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
                if ((tableSelector == 0U) && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 80060ec:	e002      	b.n	80060f4 <CO_LSSslave_process+0x284>
                    }
                } else {
                    /* we currently only support CiA301 bit timing table */
                    errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 80060ee:	2301      	movs	r3, #1
 80060f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80060fe:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006104:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006108:	719a      	strb	r2, [r3, #6]
                LSSslave->TXbuff->data[2] = errorCodeManuf;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800610e:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8006112:	71da      	strb	r2, [r3, #7]
                CANsend = true;
 8006114:	2301      	movs	r3, #1
 8006116:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006118:	e0a9      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
                if (LSSslave->pFunctLSScheckBitRate == NULL) {
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800611e:	2b00      	cmp	r3, #0
 8006120:	f000 80a2 	beq.w	8006268 <CO_LSSslave_process+0x3f8>
                    /* setting bit timing is not supported. Drop request */
                    break;
                }

                /* notify application */
                if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 809f 	beq.w	800626c <CO_LSSslave_process+0x3fc>
                    uint16_t delay = ((uint16_t)LSSslave->CANdata[2]) << 8;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8006134:	021b      	lsls	r3, r3, #8
 8006136:	83fb      	strh	r3, [r7, #30]
                    delay |= LSSslave->CANdata[1];
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800613e:	461a      	mov	r2, r3
 8006140:	8bfb      	ldrh	r3, [r7, #30]
 8006142:	4313      	orrs	r3, r2
 8006144:	83fb      	strh	r3, [r7, #30]
                    LSSslave->pFunctLSSactivateBitRate(LSSslave->functLSSactivateBitRateObject, delay);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 800614e:	8bf9      	ldrh	r1, [r7, #30]
 8006150:	4610      	mov	r0, r2
 8006152:	4798      	blx	r3
                }
                break;
 8006154:	e08a      	b.n	800626c <CO_LSSslave_process+0x3fc>
            }
            case CO_LSS_CFG_STORE: {
                errorCode = CO_LSS_CFG_STORE_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                if (LSSslave->pFunctLSScfgStore == NULL) {
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006160:	2b00      	cmp	r3, #0
 8006162:	d103      	bne.n	800616c <CO_LSSslave_process+0x2fc>
                    /* storing is not supported. Reply error */
                    errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 8006164:	2301      	movs	r3, #1
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616a:	e011      	b.n	8006190 <CO_LSSslave_process+0x320>
                } else {
                    bool_t result;
                    /* Store "pending" to "persistent" */
                    result = LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject, *LSSslave->pendingNodeID,
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006178:	7811      	ldrb	r1, [r2, #0]
                                                         *LSSslave->pendingBitRate);
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                    result = LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject, *LSSslave->pendingNodeID,
 800617e:	8812      	ldrh	r2, [r2, #0]
 8006180:	4798      	blx	r3
 8006182:	6238      	str	r0, [r7, #32]
                    if (!result) {
 8006184:	6a3b      	ldr	r3, [r7, #32]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d102      	bne.n	8006190 <CO_LSSslave_process+0x320>
                        errorCode = CO_LSS_CFG_STORE_FAILED;
 800618a:	2302      	movs	r3, #2
 800618c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
                    }
                }

                /* send confirmation */
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800619a:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = errorCode;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061a0:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80061a4:	719a      	strb	r2, [r3, #6]
                /* we do not use spec-error, always 0 */
                CANsend = true;
 80061a6:	2301      	movs	r3, #1
 80061a8:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80061aa:	e060      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_VENDOR: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80061b6:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061c2:	3306      	adds	r3, #6
 80061c4:	68fa      	ldr	r2, [r7, #12]
 80061c6:	601a      	str	r2, [r3, #0]
                CANsend = true;
 80061c8:	2301      	movs	r3, #1
 80061ca:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80061cc:	e04f      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_PRODUCT: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80061d8:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061e4:	3306      	adds	r3, #6
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	601a      	str	r2, [r3, #0]
                CANsend = true;
 80061ea:	2301      	movs	r3, #1
 80061ec:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 80061ee:	e03e      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_REV: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061f4:	687a      	ldr	r2, [r7, #4]
 80061f6:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 80061fa:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006206:	3306      	adds	r3, #6
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	601a      	str	r2, [r3, #0]
                CANsend = true;
 800620c:	2301      	movs	r3, #1
 800620e:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006210:	e02d      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_SERIAL: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800621c:	715a      	strb	r2, [r3, #5]
                valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	60fb      	str	r3, [r7, #12]
                (void)memcpy((void*)(&LSSslave->TXbuff->data[1]), (const void*)(&valSw), sizeof(valSw));
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006228:	3306      	adds	r3, #6
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	601a      	str	r2, [r3, #0]
                CANsend = true;
 800622e:	2301      	movs	r3, #1
 8006230:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006232:	e01c      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_INQUIRE_NODE_ID: {
                LSSslave->TXbuff->data[0] = LSSslave->service;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
 800623e:	715a      	strb	r2, [r3, #5]
                LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 800624a:	719a      	strb	r2, [r3, #6]
                CANsend = true;
 800624c:	2301      	movs	r3, #1
 800624e:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 8006250:	e00d      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006256:	224f      	movs	r2, #79	@ 0x4f
 8006258:	715a      	strb	r2, [r3, #5]
                CANsend = true;
 800625a:	2301      	movs	r3, #1
 800625c:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800625e:	e006      	b.n	800626e <CO_LSSslave_process+0x3fe>
            }
            default: {
                /* none */
                break;
 8006260:	bf00      	nop
 8006262:	e004      	b.n	800626e <CO_LSSslave_process+0x3fe>
                    break;
 8006264:	bf00      	nop
 8006266:	e002      	b.n	800626e <CO_LSSslave_process+0x3fe>
                    break;
 8006268:	bf00      	nop
 800626a:	e000      	b.n	800626e <CO_LSSslave_process+0x3fe>
                break;
 800626c:	bf00      	nop
            }
        }

        if (CANsend) {
 800626e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006270:	2b00      	cmp	r3, #0
 8006272:	d007      	beq.n	8006284 <CO_LSSslave_process+0x414>
            (void)CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800627c:	4619      	mov	r1, r3
 800627e:	4610      	mov	r0, r2
 8006280:	f001 fadc 	bl	800783c <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    return resetCommunication;
 800628a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800628c:	4618      	mov	r0, r3
 800628e:	3730      	adds	r7, #48	@ 0x30
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	0800df88 	.word	0x0800df88

08006298 <CO_isError>:
CO_isError(CO_EM_t* em, const uint8_t errorBit) {
 8006298:	b480      	push	{r7}
 800629a:	b085      	sub	sp, #20
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	70fb      	strb	r3, [r7, #3]
    uint8_t index = errorBit >> 3;
 80062a4:	78fb      	ldrb	r3, [r7, #3]
 80062a6:	08db      	lsrs	r3, r3, #3
 80062a8:	73fb      	strb	r3, [r7, #15]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	f003 0307 	and.w	r3, r3, #7
 80062b0:	2201      	movs	r2, #1
 80062b2:	fa02 f303 	lsl.w	r3, r2, r3
 80062b6:	73bb      	strb	r3, [r7, #14]
               : false;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <CO_isError+0x3c>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8U)
 80062be:	7bfb      	ldrb	r3, [r7, #15]
 80062c0:	2b09      	cmp	r3, #9
 80062c2:	d807      	bhi.n	80062d4 <CO_isError+0x3c>
            || (em->errorStatusBits[index] & bitmask) != 0)
 80062c4:	7bfb      	ldrb	r3, [r7, #15]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	5cd2      	ldrb	r2, [r2, r3]
 80062ca:	7bbb      	ldrb	r3, [r7, #14]
 80062cc:	4013      	ands	r3, r2
 80062ce:	b2db      	uxtb	r3, r3
               : false;
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d001      	beq.n	80062d8 <CO_isError+0x40>
 80062d4:	2301      	movs	r3, #1
 80062d6:	e000      	b.n	80062da <CO_isError+0x42>
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr

080062e6 <CO_getErrorRegister>:
CO_getErrorRegister(CO_EM_t* em) {
 80062e6:	b480      	push	{r7}
 80062e8:	b083      	sub	sp, #12
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d007      	beq.n	8006304 <CO_getErrorRegister+0x1e>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d003      	beq.n	8006304 <CO_getErrorRegister+0x1e>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	e000      	b.n	8006306 <CO_getErrorRegister+0x20>
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	370c      	adds	r7, #12
 800630a:	46bd      	mov	sp, r7
 800630c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006310:	4770      	bx	lr

08006312 <CO_NMT_getInternalState>:
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t
CO_NMT_getInternalState(CO_NMT_t* NMT) {
 8006312:	b480      	push	{r7}
 8006314:	b083      	sub	sp, #12
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d003      	beq.n	8006328 <CO_NMT_getInternalState+0x16>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	f993 3000 	ldrsb.w	r3, [r3]
 8006326:	e000      	b.n	800632a <CO_NMT_getInternalState+0x18>
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <CO_LSSslave_getState>:
 *
 * @param LSSslave This object.
 * @return @ref CO_LSS_STATE_state
 */
static inline uint8_t
CO_LSSslave_getState(CO_LSSslave_t* LSSslave) {
 8006336:	b480      	push	{r7}
 8006338:	b083      	sub	sp, #12
 800633a:	af00      	add	r7, sp, #0
 800633c:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d002      	beq.n	800634a <CO_LSSslave_getState+0x14>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	7c1b      	ldrb	r3, [r3, #16]
 8006348:	e000      	b.n	800634c <CO_LSSslave_getState+0x16>
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	370c      	adds	r7, #12
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <CO_new>:
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t*
CO_new(CO_config_t* config, uint32_t* heapMemoryUsed) {
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
    CO_t* co = NULL;
 8006362:	2300      	movs	r3, #0
 8006364:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t* coFinal = NULL;
 8006366:	2300      	movs	r3, #0
 8006368:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 800636a:	2300      	movs	r3, #0
 800636c:	613b      	str	r3, [r7, #16]
#else
        (void)config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1U, sizeof(*co));
 800636e:	2140      	movs	r1, #64	@ 0x40
 8006370:	2001      	movs	r0, #1
 8006372:	f006 fc87 	bl	800cc84 <calloc>
 8006376:	4603      	mov	r3, r0
 8006378:	60fb      	str	r3, [r7, #12]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2b00      	cmp	r3, #0
 800637e:	f000 8101 	beq.w	8006584 <CO_new+0x22c>
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	3340      	adds	r3, #64	@ 0x40
 8006386:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1U) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006388:	212c      	movs	r1, #44	@ 0x2c
 800638a:	2001      	movs	r0, #1
 800638c:	f006 fc7a 	bl	800cc84 <calloc>
 8006390:	4603      	mov	r3, r0
 8006392:	461a      	mov	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	611a      	str	r2, [r3, #16]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	2b00      	cmp	r3, #0
 800639e:	f000 80f1 	beq.w	8006584 <CO_new+0x22c>
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	332c      	adds	r3, #44	@ 0x2c
 80063a6:	613b      	str	r3, [r7, #16]
        }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1U) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 80063a8:	2308      	movs	r3, #8
 80063aa:	72fb      	strb	r3, [r7, #11]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 80063ac:	2130      	movs	r1, #48	@ 0x30
 80063ae:	2001      	movs	r0, #1
 80063b0:	f006 fc68 	bl	800cc84 <calloc>
 80063b4:	4603      	mov	r3, r0
 80063b6:	461a      	mov	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	615a      	str	r2, [r3, #20]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 80df 	beq.w	8006584 <CO_new+0x22c>
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	3330      	adds	r3, #48	@ 0x30
 80063ca:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 80063cc:	7afb      	ldrb	r3, [r7, #11]
 80063ce:	2110      	movs	r1, #16
 80063d0:	4618      	mov	r0, r3
 80063d2:	f006 fc57 	bl	800cc84 <calloc>
 80063d6:	4603      	mov	r3, r0
 80063d8:	461a      	mov	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	619a      	str	r2, [r3, #24]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	f000 80ce 	beq.w	8006584 <CO_new+0x22c>
 80063e8:	7afb      	ldrb	r3, [r7, #11]
 80063ea:	011b      	lsls	r3, r3, #4
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	4413      	add	r3, r2
 80063f0:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1U) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 80063f2:	2150      	movs	r1, #80	@ 0x50
 80063f4:	2001      	movs	r0, #1
 80063f6:	f006 fc45 	bl	800cc84 <calloc>
 80063fa:	4603      	mov	r3, r0
 80063fc:	461a      	mov	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	61da      	str	r2, [r3, #28]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	2b00      	cmp	r3, #0
 8006408:	f000 80bc 	beq.w	8006584 <CO_new+0x22c>
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	3350      	adds	r3, #80	@ 0x50
 8006410:	613b      	str	r3, [r7, #16]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
#endif
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1U;
 8006412:	2311      	movs	r3, #17
 8006414:	72bb      	strb	r3, [r7, #10]
            if (fifoSize >= 2U) {
 8006416:	7abb      	ldrb	r3, [r7, #10]
 8006418:	2b01      	cmp	r3, #1
 800641a:	d912      	bls.n	8006442 <CO_new+0xea>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 800641c:	7abb      	ldrb	r3, [r7, #10]
 800641e:	2108      	movs	r1, #8
 8006420:	4618      	mov	r0, r3
 8006422:	f006 fc2f 	bl	800cc84 <calloc>
 8006426:	4603      	mov	r3, r0
 8006428:	461a      	mov	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	621a      	str	r2, [r3, #32]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	6a1b      	ldr	r3, [r3, #32]
 8006432:	2b00      	cmp	r3, #0
 8006434:	f000 80a6 	beq.w	8006584 <CO_new+0x22c>
 8006438:	7abb      	ldrb	r3, [r7, #10]
 800643a:	00db      	lsls	r3, r3, #3
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4413      	add	r3, r2
 8006440:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0U) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 8006442:	21ac      	movs	r1, #172	@ 0xac
 8006444:	2001      	movs	r0, #1
 8006446:	f006 fc1d 	bl	800cc84 <calloc>
 800644a:	4603      	mov	r3, r0
 800644c:	461a      	mov	r2, r3
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	625a      	str	r2, [r3, #36]	@ 0x24
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	2b00      	cmp	r3, #0
 8006458:	f000 8094 	beq.w	8006584 <CO_new+0x22c>
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	33ac      	adds	r3, #172	@ 0xac
 8006460:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1U) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006462:	213c      	movs	r1, #60	@ 0x3c
 8006464:	2001      	movs	r0, #1
 8006466:	f006 fc0d 	bl	800cc84 <calloc>
 800646a:	4603      	mov	r3, r0
 800646c:	461a      	mov	r2, r3
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	629a      	str	r2, [r3, #40]	@ 0x28
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006476:	2b00      	cmp	r3, #0
 8006478:	f000 8084 	beq.w	8006584 <CO_new+0x22c>
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	333c      	adds	r3, #60	@ 0x3c
 8006480:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1U) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006482:	215c      	movs	r1, #92	@ 0x5c
 8006484:	2001      	movs	r0, #1
 8006486:	f006 fbfd 	bl	800cc84 <calloc>
 800648a:	4603      	mov	r3, r0
 800648c:	461a      	mov	r2, r3
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006496:	2b00      	cmp	r3, #0
 8006498:	d074      	beq.n	8006584 <CO_new+0x22c>
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	335c      	adds	r3, #92	@ 0x5c
 800649e:	613b      	str	r3, [r7, #16]
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
        ON_MULTI_OD(uint16_t RX_CNT_RPDO = 0);
        if (CO_GET_CNT(RPDO) > 0U) {
            CO_alloc_break_on_fail(co->RPDO, CO_GET_CNT(RPDO), sizeof(*co->RPDO));
 80064a0:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 80064a4:	2004      	movs	r0, #4
 80064a6:	f006 fbed 	bl	800cc84 <calloc>
 80064aa:	4603      	mov	r3, r0
 80064ac:	461a      	mov	r2, r3
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d064      	beq.n	8006584 <CO_new+0x22c>
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 80064c0:	613b      	str	r3, [r7, #16]
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0U) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 80064c2:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 80064c6:	2004      	movs	r0, #4
 80064c8:	f006 fbdc 	bl	800cc84 <calloc>
 80064cc:	4603      	mov	r3, r0
 80064ce:	461a      	mov	r2, r3
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d053      	beq.n	8006584 <CO_new+0x22c>
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80064e2:	613b      	str	r3, [r7, #16]
        }
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
        if (CO_GET_CNT(LEDS) == 1U) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 80064e4:	210c      	movs	r1, #12
 80064e6:	2001      	movs	r0, #1
 80064e8:	f006 fbcc 	bl	800cc84 <calloc>
 80064ec:	4603      	mov	r3, r0
 80064ee:	461a      	mov	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d043      	beq.n	8006584 <CO_new+0x22c>
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	330c      	adds	r3, #12
 8006500:	613b      	str	r3, [r7, #16]

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1U) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006502:	2174      	movs	r1, #116	@ 0x74
 8006504:	2001      	movs	r0, #1
 8006506:	f006 fbbd 	bl	800cc84 <calloc>
 800650a:	4603      	mov	r3, r0
 800650c:	461a      	mov	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d034      	beq.n	8006584 <CO_new+0x22c>
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	3374      	adds	r3, #116	@ 0x74
 800651e:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1U, sizeof(*co->CANmodule));
 8006520:	2138      	movs	r1, #56	@ 0x38
 8006522:	2001      	movs	r0, #1
 8006524:	f006 fbae 	bl	800cc84 <calloc>
 8006528:	4603      	mov	r3, r0
 800652a:	461a      	mov	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	605a      	str	r2, [r3, #4]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d025      	beq.n	8006584 <CO_new+0x22c>
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	3338      	adds	r3, #56	@ 0x38
 800653c:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 800653e:	210c      	movs	r1, #12
 8006540:	2011      	movs	r0, #17
 8006542:	f006 fb9f 	bl	800cc84 <calloc>
 8006546:	4603      	mov	r3, r0
 8006548:	461a      	mov	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	609a      	str	r2, [r3, #8]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d016      	beq.n	8006584 <CO_new+0x22c>
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	33cc      	adds	r3, #204	@ 0xcc
 800655a:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 800655c:	2118      	movs	r1, #24
 800655e:	200a      	movs	r0, #10
 8006560:	f006 fb90 	bl	800cc84 <calloc>
 8006564:	4603      	mov	r3, r0
 8006566:	461a      	mov	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	60da      	str	r2, [r3, #12]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <CO_new+0x22c>
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	33f0      	adds	r3, #240	@ 0xf0
 8006578:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2201      	movs	r2, #1
 800657e:	601a      	str	r2, [r3, #0]
        coFinal = co;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	617b      	str	r3, [r7, #20]
    } while (false);

    if (coFinal == NULL) {
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d102      	bne.n	8006590 <CO_new+0x238>
        CO_delete(co);
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f80b 	bl	80065a6 <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <CO_new+0x244>
        *heapMemoryUsed = mem;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 800659c:	697b      	ldr	r3, [r7, #20]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <CO_delete>:

void
CO_delete(CO_t* co) {
 80065a6:	b580      	push	{r7, lr}
 80065a8:	b082      	sub	sp, #8
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d053      	beq.n	800665c <CO_delete+0xb6>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	4618      	mov	r0, r3
 80065ba:	f001 f851 	bl	8007660 <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f006 fb7a 	bl	800ccbc <free>
    CO_free(co->CANrx);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	4618      	mov	r0, r3
 80065ce:	f006 fb75 	bl	800ccbc <free>
    CO_free(co->CANmodule);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f006 fb70 	bl	800ccbc <free>
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_MASTER) != 0
    CO_free(co->LSSmaster);
#endif

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    CO_free(co->LSSslave);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e0:	4618      	mov	r0, r3
 80065e2:	f006 fb6b 	bl	800ccbc <free>
#if ((CO_CONFIG_GFC)&CO_CONFIG_GFC_ENABLE) != 0
    CO_free(co->GFC);
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    CO_free(co->LEDs);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ea:	4618      	mov	r0, r3
 80065ec:	f006 fb66 	bl	800ccbc <free>
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
    CO_free(co->TPDO);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f4:	4618      	mov	r0, r3
 80065f6:	f006 fb61 	bl	800ccbc <free>
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
    CO_free(co->RPDO);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065fe:	4618      	mov	r0, r3
 8006600:	f006 fb5c 	bl	800ccbc <free>
#endif

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
    CO_free(co->SYNC);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006608:	4618      	mov	r0, r3
 800660a:	f006 fb57 	bl	800ccbc <free>
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    CO_free(co->TIME);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006612:	4618      	mov	r0, r3
 8006614:	f006 fb52 	bl	800ccbc <free>
#if ((CO_CONFIG_SDO_CLI)&CO_CONFIG_SDO_CLI_ENABLE) != 0
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661c:	4618      	mov	r0, r3
 800661e:	f006 fb4d 	bl	800ccbc <free>

    /* Emergency */
    CO_free(co->em);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	4618      	mov	r0, r3
 8006628:	f006 fb48 	bl	800ccbc <free>
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
    CO_free(co->em_fifo);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a1b      	ldr	r3, [r3, #32]
 8006630:	4618      	mov	r0, r3
 8006632:	f006 fb43 	bl	800ccbc <free>
#if ((CO_CONFIG_NODE_GUARDING)&CO_CONFIG_NODE_GUARDING_MASTER_ENABLE) != 0
    CO_free(co->NGmaster);
#endif

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    CO_free(co->HBconsMonitoredNodes);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	699b      	ldr	r3, [r3, #24]
 800663a:	4618      	mov	r0, r3
 800663c:	f006 fb3e 	bl	800ccbc <free>
    CO_free(co->HBcons);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	4618      	mov	r0, r3
 8006646:	f006 fb39 	bl	800ccbc <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	4618      	mov	r0, r3
 8006650:	f006 fb34 	bl	800ccbc <free>

    /* CANopen object */
    CO_free(co);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f006 fb31 	bl	800ccbc <free>
 800665a:	e000      	b.n	800665e <CO_delete+0xb8>
        return;
 800665c:	bf00      	nop
}
 800665e:	3708      	adds	r7, #8
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <CO_CANinit>:
#endif
    return en;
}

CO_ReturnError_t
CO_CANinit(CO_t* co, void* CANptr, uint16_t bitRate) {
 8006664:	b580      	push	{r7, lr}
 8006666:	b08a      	sub	sp, #40	@ 0x28
 8006668:	af04      	add	r7, sp, #16
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	4613      	mov	r3, r2
 8006670:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t err;

    if (co == NULL) {
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d102      	bne.n	800667e <CO_CANinit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006678:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800667c:	e01a      	b.n	80066b4 <CO_CANinit+0x50>
    }

    co->CANmodule->CANnormal = false;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 8006686:	68b8      	ldr	r0, [r7, #8]
 8006688:	f000 fefa 	bl	8007480 <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule, CANptr, co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), co->CANtx,
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6858      	ldr	r0, [r3, #4]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6899      	ldr	r1, [r3, #8]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	88fa      	ldrh	r2, [r7, #6]
 800669a:	9202      	str	r2, [sp, #8]
 800669c:	220a      	movs	r2, #10
 800669e:	9201      	str	r2, [sp, #4]
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	2311      	movs	r3, #17
 80066a4:	460a      	mov	r2, r1
 80066a6:	68b9      	ldr	r1, [r7, #8]
 80066a8:	f000 ff12 	bl	80074d0 <CO_CANmodule_init>
 80066ac:	4603      	mov	r3, r0
 80066ae:	75fb      	strb	r3, [r7, #23]
                            CO_GET_CO(CNT_ALL_TX_MSGS), bitRate);

    return err;
 80066b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <CO_LSSinit>:

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
CO_ReturnError_t
CO_LSSinit(CO_t* co, CO_LSS_address_t* lssAddress, uint8_t* pendingNodeID, uint16_t* pendingBitRate) {
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08c      	sub	sp, #48	@ 0x30
 80066c0:	af06      	add	r7, sp, #24
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
 80066c8:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if ((co == NULL) || (CO_GET_CNT(LSS_SLV) != 1U)) {
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <CO_LSSinit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80066d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80066d4:	e01a      	b.n	800670c <CO_LSSinit+0x50>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave, lssAddress, pendingBitRate, pendingNodeID, co->CANmodule,
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	6852      	ldr	r2, [r2, #4]
 80066e2:	f240 71e4 	movw	r1, #2020	@ 0x7e4
 80066e6:	9105      	str	r1, [sp, #20]
 80066e8:	2109      	movs	r1, #9
 80066ea:	9104      	str	r1, [sp, #16]
 80066ec:	9203      	str	r2, [sp, #12]
 80066ee:	f240 72e5 	movw	r2, #2021	@ 0x7e5
 80066f2:	9202      	str	r2, [sp, #8]
 80066f4:	2210      	movs	r2, #16
 80066f6:	9201      	str	r2, [sp, #4]
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	68b9      	ldr	r1, [r7, #8]
 8006700:	f7ff fb40 	bl	8005d84 <CO_LSSslave_init>
 8006704:	4603      	mov	r3, r0
 8006706:	75fb      	strb	r3, [r7, #23]
                           CO_GET_CO(RX_IDX_LSS_SLV), CO_CAN_ID_LSS_MST, co->CANmodule, CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 8006708:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800670c:	4618      	mov	r0, r3
 800670e:	3718      	adds	r7, #24
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <CO_CANopenInit>:
#endif /* (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE */

CO_ReturnError_t
CO_CANopenInit(CO_t* co, CO_NMT_t* NMT, CO_EM_t* em, OD_t* od, OD_entry_t* OD_statusBits, uint16_t NMTcontrol,
               uint16_t firstHBTime_ms, uint16_t SDOserverTimeoutTime_ms, uint16_t SDOclientTimeoutTime_ms,
               bool_t SDOclientBlockTransfer, uint8_t nodeId, uint32_t* errInfo) {
 8006714:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006716:	b091      	sub	sp, #68	@ 0x44
 8006718:	af0a      	add	r7, sp, #40	@ 0x28
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
 8006720:	603b      	str	r3, [r7, #0]

#if ((CO_CONFIG_EM)&CO_CONFIG_EM_STATUS_BITS) == 0
    (void)OD_statusBits; /* may be unused */
#endif

    if ((co == NULL) || ((CO_GET_CNT(NMT) == 0U) && (NMT == NULL)) || ((CO_GET_CNT(EM) == 0U) && (em == NULL))) {
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d102      	bne.n	800672e <CO_CANopenInit+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006728:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800672c:	e135      	b.n	800699a <CO_CANopenInit+0x286>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0U) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d102      	bne.n	800673a <CO_CANopenInit+0x26>
        em = co->em;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	69db      	ldr	r3, [r3, #28]
 8006738:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    if ((CO_GET_CNT(LSS_SLV) == 1U) && (nodeId == CO_LSS_NODE_ID_ASSIGNMENT)) {
 8006740:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006744:	2bff      	cmp	r3, #255	@ 0xff
 8006746:	d103      	bne.n	8006750 <CO_CANopenInit+0x3c>
        co->nodeIdUnconfigured = true;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2201      	movs	r2, #1
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	e00a      	b.n	8006766 <CO_CANopenInit+0x52>
    } else
#endif
        if ((nodeId < 1U) || (nodeId > 127U)) {
 8006750:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8006754:	2b00      	cmp	r3, #0
 8006756:	d003      	beq.n	8006760 <CO_CANopenInit+0x4c>
 8006758:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 800675c:	2b00      	cmp	r3, #0
 800675e:	da02      	bge.n	8006766 <CO_CANopenInit+0x52>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006760:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006764:	e119      	b.n	800699a <CO_CANopenInit+0x286>
    } else { /* MISRA C 2004 14.10 */
    }

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    if (CO_GET_CNT(LEDS) == 1U) {
        err = CO_LEDs_init(co->LEDs);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800676a:	4618      	mov	r0, r3
 800676c:	f7fe ffde 	bl	800572c <CO_LEDs_init>
 8006770:	4603      	mov	r3, r0
 8006772:	747b      	strb	r3, [r7, #17]
        if (err != CO_ERROR_NO) {
 8006774:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <CO_CANopenInit+0x6e>
            return err;
 800677c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006780:	e10b      	b.n	800699a <CO_CANopenInit+0x286>
        }
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d002      	beq.n	8006790 <CO_CANopenInit+0x7c>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 800678a:	f06f 0312 	mvn.w	r3, #18
 800678e:	e104      	b.n	800699a <CO_CANopenInit+0x286>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1U) {
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	69d8      	ldr	r0, [r3, #28]
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	685c      	ldr	r4, [r3, #4]
 8006798:	4b82      	ldr	r3, [pc, #520]	@ (80069a4 <CO_CANopenInit+0x290>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	f103 050c 	add.w	r5, r3, #12
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	6a1e      	ldr	r6, [r3, #32]
#if ((CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)) != 0
                         co->em_fifo, (CO_GET_CNT(ARR_1003) + 1U),
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PRODUCER) != 0
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY), CO_GET_CO(TX_IDX_EM_PROD),
 80067a6:	4b7f      	ldr	r3, [pc, #508]	@ (80069a4 <CO_CANopenInit+0x290>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 80067ac:	336c      	adds	r3, #108	@ 0x6c
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_PROD_INHIBIT) != 0
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
#endif
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_HISTORY) != 0
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 80067ae:	4a7d      	ldr	r2, [pc, #500]	@ (80069a4 <CO_CANopenInit+0x290>)
 80067b0:	6812      	ldr	r2, [r2, #0]
 80067b2:	6852      	ldr	r2, [r2, #4]
        err = CO_EM_init(co->em, co->CANmodule, OD_GET(H1001, OD_H1001_ERR_REG),
 80067b4:	3218      	adds	r2, #24
 80067b6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80067b8:	9105      	str	r1, [sp, #20]
 80067ba:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 80067be:	9104      	str	r1, [sp, #16]
 80067c0:	9203      	str	r2, [sp, #12]
 80067c2:	2201      	movs	r2, #1
 80067c4:	9202      	str	r2, [sp, #8]
 80067c6:	9301      	str	r3, [sp, #4]
 80067c8:	2311      	movs	r3, #17
 80067ca:	9300      	str	r3, [sp, #0]
 80067cc:	4633      	mov	r3, r6
 80067ce:	462a      	mov	r2, r5
 80067d0:	4621      	mov	r1, r4
 80067d2:	f7fa f809 	bl	80007e8 <CO_EM_init>
 80067d6:	4603      	mov	r3, r0
 80067d8:	747b      	strb	r3, [r7, #17]
#endif
#if ((CO_CONFIG_EM)&CO_CONFIG_EM_CONSUMER) != 0
                         co->CANmodule, CO_GET_CO(RX_IDX_EM_CONS),
#endif
                         nodeId, errInfo);
        if (err != CO_ERROR_NO) {
 80067da:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d002      	beq.n	80067e8 <CO_CANopenInit+0xd4>
            return err;
 80067e2:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80067e6:	e0d8      	b.n	800699a <CO_CANopenInit+0x286>
        }
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1U) {
        err = CO_NMT_init(co->NMT, OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME), em, nodeId, NMTcontrol, firstHBTime_ms,
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	691c      	ldr	r4, [r3, #16]
 80067ec:	4b6d      	ldr	r3, [pc, #436]	@ (80069a4 <CO_CANopenInit+0x290>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	f103 0590 	add.w	r5, r3, #144	@ 0x90
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	6852      	ldr	r2, [r2, #4]
 80067fe:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 8006802:	b289      	uxth	r1, r1
 8006804:	f501 61e0 	add.w	r1, r1, #1792	@ 0x700
 8006808:	b289      	uxth	r1, r1
 800680a:	f897 6048 	ldrb.w	r6, [r7, #72]	@ 0x48
 800680e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006810:	9008      	str	r0, [sp, #32]
 8006812:	9107      	str	r1, [sp, #28]
 8006814:	2108      	movs	r1, #8
 8006816:	9106      	str	r1, [sp, #24]
 8006818:	9205      	str	r2, [sp, #20]
 800681a:	2200      	movs	r2, #0
 800681c:	9204      	str	r2, [sp, #16]
 800681e:	2200      	movs	r2, #0
 8006820:	9203      	str	r2, [sp, #12]
 8006822:	9302      	str	r3, [sp, #8]
 8006824:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006826:	9301      	str	r3, [sp, #4]
 8006828:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800682a:	9300      	str	r3, [sp, #0]
 800682c:	4633      	mov	r3, r6
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	4629      	mov	r1, r5
 8006832:	4620      	mov	r0, r4
 8006834:	f7fa fe66 	bl	8001504 <CO_NMT_init>
 8006838:	4603      	mov	r3, r0
 800683a:	747b      	strb	r3, [r7, #17]
                          co->CANmodule, CO_GET_CO(RX_IDX_NMT_SLV), CO_CAN_ID_NMT_SERVICE,
#if ((CO_CONFIG_NMT)&CO_CONFIG_NMT_MASTER) != 0
                          co->CANmodule, CO_GET_CO(TX_IDX_NMT_MST), CO_CAN_ID_NMT_SERVICE,
#endif
                          co->CANmodule, CO_GET_CO(TX_IDX_HB_PROD), CO_CAN_ID_HEARTBEAT + nodeId, errInfo);
        if (err != CO_ERROR_NO) {
 800683c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <CO_CANopenInit+0x136>
            return err;
 8006844:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006848:	e0a7      	b.n	800699a <CO_CANopenInit+0x286>
        }
    }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    if (CO_GET_CNT(HB_CONS) == 1U) {
        err = CO_HBconsumer_init(co->HBcons, em, co->HBconsMonitoredNodes, CO_GET_CNT(ARR_1016),
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6958      	ldr	r0, [r3, #20]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	699c      	ldr	r4, [r3, #24]
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME), co->CANmodule, CO_GET_CO(RX_IDX_HB_CONS),
 8006852:	4b54      	ldr	r3, [pc, #336]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons, em, co->HBconsMonitoredNodes, CO_GET_CNT(ARR_1016),
 8006858:	3384      	adds	r3, #132	@ 0x84
 800685a:	68fa      	ldr	r2, [r7, #12]
 800685c:	6852      	ldr	r2, [r2, #4]
 800685e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8006860:	9103      	str	r1, [sp, #12]
 8006862:	2108      	movs	r1, #8
 8006864:	9102      	str	r1, [sp, #8]
 8006866:	9201      	str	r2, [sp, #4]
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	2308      	movs	r3, #8
 800686c:	4622      	mov	r2, r4
 800686e:	6879      	ldr	r1, [r7, #4]
 8006870:	f7fa fb50 	bl	8000f14 <CO_HBconsumer_init>
 8006874:	4603      	mov	r3, r0
 8006876:	747b      	strb	r3, [r7, #17]
                                 errInfo);
        if (err != CO_ERROR_NO) {
 8006878:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <CO_CANopenInit+0x172>
            return err;
 8006880:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006884:	e089      	b.n	800699a <CO_CANopenInit+0x286>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0U) {
        OD_entry_t* SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 8006886:	4b47      	ldr	r3, [pc, #284]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	33b4      	adds	r3, #180	@ 0xb4
 800688e:	617b      	str	r3, [r7, #20]
        for (uint16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006890:	2300      	movs	r3, #0
 8006892:	827b      	strh	r3, [r7, #18]
 8006894:	e02f      	b.n	80068f6 <CO_CANopenInit+0x1e2>
            err = CO_SDOserver_init(&co->SDOserver[i], od, SDOsrvPar, nodeId, SDOserverTimeoutTime_ms, co->CANmodule,
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800689a:	8a7b      	ldrh	r3, [r7, #18]
 800689c:	21ac      	movs	r1, #172	@ 0xac
 800689e:	fb01 f303 	mul.w	r3, r1, r3
 80068a2:	18d5      	adds	r5, r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	8a7a      	ldrh	r2, [r7, #18]
 80068aa:	3207      	adds	r2, #7
 80068ac:	b292      	uxth	r2, r2
 80068ae:	68f9      	ldr	r1, [r7, #12]
 80068b0:	6849      	ldr	r1, [r1, #4]
 80068b2:	8a78      	ldrh	r0, [r7, #18]
 80068b4:	3007      	adds	r0, #7
 80068b6:	b280      	uxth	r0, r0
 80068b8:	f897 6048 	ldrb.w	r6, [r7, #72]	@ 0x48
 80068bc:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 80068be:	9405      	str	r4, [sp, #20]
 80068c0:	9004      	str	r0, [sp, #16]
 80068c2:	9103      	str	r1, [sp, #12]
 80068c4:	9202      	str	r2, [sp, #8]
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80068ca:	9300      	str	r3, [sp, #0]
 80068cc:	4633      	mov	r3, r6
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	6839      	ldr	r1, [r7, #0]
 80068d2:	4628      	mov	r0, r5
 80068d4:	f7fd f8ee 	bl	8003ab4 <CO_SDOserver_init>
 80068d8:	4603      	mov	r3, r0
 80068da:	747b      	strb	r3, [r7, #17]
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i, co->CANmodule, CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err != CO_ERROR_NO) {
 80068dc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d002      	beq.n	80068ea <CO_CANopenInit+0x1d6>
                return err;
 80068e4:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80068e8:	e057      	b.n	800699a <CO_CANopenInit+0x286>
            }
            SDOsrvPar++;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	330c      	adds	r3, #12
 80068ee:	617b      	str	r3, [r7, #20]
        for (uint16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 80068f0:	8a7b      	ldrh	r3, [r7, #18]
 80068f2:	3301      	adds	r3, #1
 80068f4:	827b      	strh	r3, [r7, #18]
 80068f6:	8a7b      	ldrh	r3, [r7, #18]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0cc      	beq.n	8006896 <CO_CANopenInit+0x182>
    }
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    if (CO_GET_CNT(TIME) == 1U) {
        err = CO_TIME_init(co->TIME, OD_GET(H1012, OD_H1012_COBID_TIME), co->CANmodule, CO_GET_CO(RX_IDX_TIME),
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006900:	4b28      	ldr	r3, [pc, #160]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	685c      	ldr	r4, [r3, #4]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006914:	9202      	str	r2, [sp, #8]
 8006916:	2202      	movs	r2, #2
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	2302      	movs	r3, #2
 800691e:	4622      	mov	r2, r4
 8006920:	f7fe fdb2 	bl	8005488 <CO_TIME_init>
 8006924:	4603      	mov	r3, r0
 8006926:	747b      	strb	r3, [r7, #17]
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
                           co->CANmodule, CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err != CO_ERROR_NO) {
 8006928:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d002      	beq.n	8006936 <CO_CANopenInit+0x222>
            return err;
 8006930:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006934:	e031      	b.n	800699a <CO_CANopenInit+0x286>
    }
#endif

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
    if (CO_GET_CNT(SYNC) == 1U) {
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6add      	ldr	r5, [r3, #44]	@ 0x2c
 800693a:	4b1a      	ldr	r3, [pc, #104]	@ (80069a4 <CO_CANopenInit+0x290>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f103 0624 	add.w	r6, r3, #36	@ 0x24
 8006944:	4b17      	ldr	r3, [pc, #92]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f103 0c30 	add.w	ip, r3, #48	@ 0x30
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN), OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 800694e:	4b15      	ldr	r3, [pc, #84]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 8006954:	333c      	adds	r3, #60	@ 0x3c
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN), OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 8006956:	4a13      	ldr	r2, [pc, #76]	@ (80069a4 <CO_CANopenInit+0x290>)
 8006958:	6812      	ldr	r2, [r2, #0]
 800695a:	6852      	ldr	r2, [r2, #4]
        err = CO_SYNC_init(co->SYNC, em, OD_GET(H1005, OD_H1005_COBID_SYNC), OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 800695c:	32a8      	adds	r2, #168	@ 0xa8
 800695e:	68f9      	ldr	r1, [r7, #12]
 8006960:	6849      	ldr	r1, [r1, #4]
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	6840      	ldr	r0, [r0, #4]
 8006966:	6cfc      	ldr	r4, [r7, #76]	@ 0x4c
 8006968:	9406      	str	r4, [sp, #24]
 800696a:	2400      	movs	r4, #0
 800696c:	9405      	str	r4, [sp, #20]
 800696e:	9004      	str	r0, [sp, #16]
 8006970:	2001      	movs	r0, #1
 8006972:	9003      	str	r0, [sp, #12]
 8006974:	9102      	str	r1, [sp, #8]
 8006976:	9201      	str	r2, [sp, #4]
 8006978:	9300      	str	r3, [sp, #0]
 800697a:	4663      	mov	r3, ip
 800697c:	4632      	mov	r2, r6
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	4628      	mov	r0, r5
 8006982:	f7fe fa9d 	bl	8004ec0 <CO_SYNC_init>
 8006986:	4603      	mov	r3, r0
 8006988:	747b      	strb	r3, [r7, #17]
                           co->CANmodule, CO_GET_CO(RX_IDX_SYNC),
#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_PRODUCER) != 0
                           co->CANmodule, CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err != CO_ERROR_NO) {
 800698a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d002      	beq.n	8006998 <CO_CANopenInit+0x284>
            return err;
 8006992:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8006996:	e000      	b.n	800699a <CO_CANopenInit+0x286>
            }
        }
    }
#endif

    return CO_ERROR_NO;
 8006998:	2300      	movs	r3, #0
}
 800699a:	4618      	mov	r0, r3
 800699c:	371c      	adds	r7, #28
 800699e:	46bd      	mov	sp, r7
 80069a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069a2:	bf00      	nop
 80069a4:	200003c4 	.word	0x200003c4

080069a8 <CO_CANopenInitPDO>:

CO_ReturnError_t
CO_CANopenInitPDO(CO_t* co, CO_EM_t* em, OD_t* od, uint8_t nodeId, uint32_t* errInfo) {
 80069a8:	b590      	push	{r4, r7, lr}
 80069aa:	b093      	sub	sp, #76	@ 0x4c
 80069ac:	af06      	add	r7, sp, #24
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
 80069b4:	70fb      	strb	r3, [r7, #3]
    if (co == NULL) {
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d102      	bne.n	80069c2 <CO_CANopenInitPDO+0x1a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80069bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069c0:	e0b4      	b.n	8006b2c <CO_CANopenInitPDO+0x184>
    }
    if ((nodeId < 1U) || (nodeId > 127U) || co->nodeIdUnconfigured) {
 80069c2:	78fb      	ldrb	r3, [r7, #3]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d007      	beq.n	80069d8 <CO_CANopenInitPDO+0x30>
 80069c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	db03      	blt.n	80069d8 <CO_CANopenInitPDO+0x30>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d009      	beq.n	80069ec <CO_CANopenInitPDO+0x44>
        return (co->nodeIdUnconfigured) ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d002      	beq.n	80069e6 <CO_CANopenInitPDO+0x3e>
 80069e0:	f06f 0312 	mvn.w	r3, #18
 80069e4:	e0a2      	b.n	8006b2c <CO_CANopenInitPDO+0x184>
 80069e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80069ea:	e09f      	b.n	8006b2c <CO_CANopenInitPDO+0x184>
    }

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
    if (CO_GET_CNT(RPDO) > 0U) {
        OD_entry_t* RPDOcomm = OD_GET(H1400, OD_H1400_RXPDO_1_PARAM);
 80069ec:	4b51      	ldr	r3, [pc, #324]	@ (8006b34 <CO_CANopenInitPDO+0x18c>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	33cc      	adds	r3, #204	@ 0xcc
 80069f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        OD_entry_t* RPDOmap = OD_GET(H1600, OD_H1600_RXPDO_1_MAPPING);
 80069f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006b34 <CO_CANopenInitPDO+0x18c>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	33fc      	adds	r3, #252	@ 0xfc
 80069fe:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (uint16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006a00:	2300      	movs	r3, #0
 8006a02:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006a04:	e03d      	b.n	8006a82 <CO_CANopenInitPDO+0xda>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 8006a06:	2300      	movs	r3, #0
 8006a08:	84bb      	strh	r3, [r7, #36]	@ 0x24
            if (i < CO_RPDO_DEFAULT_CANID_COUNT) {
 8006a0a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a0c:	2b03      	cmp	r3, #3
 8006a0e:	d808      	bhi.n	8006a22 <CO_CANopenInitPDO+0x7a>
#if CO_RPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (uint16_t)((CO_CAN_ID_RPDO_1 + (i * 0x100U)) + nodeId);
 8006a10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a12:	3302      	adds	r3, #2
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	021b      	lsls	r3, r3, #8
 8006a18:	b29a      	uxth	r2, r3
 8006a1a:	78fb      	ldrb	r3, [r7, #3]
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	4413      	add	r3, r2
 8006a20:	84bb      	strh	r3, [r7, #36]	@ 0x24
                uint16_t pdoOffset = i % 4;
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_RPDO_1 + pdoOffset * 0x100) + nodeId + nodeIdOffset;
#endif
            }
            err = CO_RPDO_init(&co->RPDO[i], od, em,
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a28:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8006a2c:	fb01 f303 	mul.w	r3, r1, r3
 8006a30:	18d0      	adds	r0, r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006a3c:	3203      	adds	r2, #3
 8006a3e:	b292      	uxth	r2, r2
 8006a40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a42:	9105      	str	r1, [sp, #20]
 8006a44:	9204      	str	r2, [sp, #16]
 8006a46:	9303      	str	r3, [sp, #12]
 8006a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a4a:	9302      	str	r3, [sp, #8]
 8006a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a52:	9300      	str	r3, [sp, #0]
 8006a54:	4623      	mov	r3, r4
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	6879      	ldr	r1, [r7, #4]
 8006a5a:	f7fb feef 	bl	800283c <CO_RPDO_init>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	75bb      	strb	r3, [r7, #22]
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
                               co->SYNC,
#endif
                               preDefinedCanId, RPDOcomm, RPDOmap, co->CANmodule, CO_GET_CO(RX_IDX_RPDO) + i, errInfo);
            if (err != CO_ERROR_NO) {
 8006a62:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d002      	beq.n	8006a70 <CO_CANopenInitPDO+0xc8>
                return err;
 8006a6a:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8006a6e:	e05d      	b.n	8006b2c <CO_CANopenInitPDO+0x184>
            }
            RPDOcomm++;
 8006a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a72:	330c      	adds	r3, #12
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
            RPDOmap++;
 8006a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a78:	330c      	adds	r3, #12
 8006a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
        for (uint16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006a7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a7e:	3301      	adds	r3, #1
 8006a80:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006a82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006a84:	2b03      	cmp	r3, #3
 8006a86:	d9be      	bls.n	8006a06 <CO_CANopenInitPDO+0x5e>
    }
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
    if (CO_GET_CNT(TPDO) > 0U) {
        OD_entry_t* TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 8006a88:	4b2a      	ldr	r3, [pc, #168]	@ (8006b34 <CO_CANopenInitPDO+0x18c>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f503 7396 	add.w	r3, r3, #300	@ 0x12c
 8006a92:	623b      	str	r3, [r7, #32]
        OD_entry_t* TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 8006a94:	4b27      	ldr	r3, [pc, #156]	@ (8006b34 <CO_CANopenInitPDO+0x18c>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8006a9e:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	837b      	strh	r3, [r7, #26]
 8006aa4:	e03e      	b.n	8006b24 <CO_CANopenInitPDO+0x17c>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	833b      	strh	r3, [r7, #24]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 8006aaa:	8b7b      	ldrh	r3, [r7, #26]
 8006aac:	2b03      	cmp	r3, #3
 8006aae:	d809      	bhi.n	8006ac4 <CO_CANopenInitPDO+0x11c>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (uint16_t)((CO_CAN_ID_TPDO_1 + (i * 0x100U)) + nodeId);
 8006ab0:	8b7b      	ldrh	r3, [r7, #26]
 8006ab2:	021b      	lsls	r3, r3, #8
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	78fb      	ldrb	r3, [r7, #3]
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	4413      	add	r3, r2
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8006ac2:	833b      	strh	r3, [r7, #24]
                uint16_t pdoOffset = i % 4;
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100) + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i], od, em,
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ac8:	8b7b      	ldrh	r3, [r7, #26]
 8006aca:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8006ace:	fb01 f303 	mul.w	r3, r1, r3
 8006ad2:	18d0      	adds	r0, r2, r3
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	8b7a      	ldrh	r2, [r7, #26]
 8006ade:	3203      	adds	r2, #3
 8006ae0:	b292      	uxth	r2, r2
 8006ae2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ae4:	9105      	str	r1, [sp, #20]
 8006ae6:	9204      	str	r2, [sp, #16]
 8006ae8:	9303      	str	r3, [sp, #12]
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	9302      	str	r3, [sp, #8]
 8006aee:	6a3b      	ldr	r3, [r7, #32]
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	8b3b      	ldrh	r3, [r7, #24]
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	4623      	mov	r3, r4
 8006af8:	68ba      	ldr	r2, [r7, #8]
 8006afa:	6879      	ldr	r1, [r7, #4]
 8006afc:	f7fc fa7e 	bl	8002ffc <CO_TPDO_init>
 8006b00:	4603      	mov	r3, r0
 8006b02:	75fb      	strb	r3, [r7, #23]
#if ((CO_CONFIG_PDO)&CO_CONFIG_PDO_SYNC_ENABLE) != 0
                               co->SYNC,
#endif
                               preDefinedCanId, TPDOcomm, TPDOmap, co->CANmodule, CO_GET_CO(TX_IDX_TPDO) + i, errInfo);
            if (err != CO_ERROR_NO) {
 8006b04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d002      	beq.n	8006b12 <CO_CANopenInitPDO+0x16a>
                return err;
 8006b0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006b10:	e00c      	b.n	8006b2c <CO_CANopenInitPDO+0x184>
            }
            TPDOcomm++;
 8006b12:	6a3b      	ldr	r3, [r7, #32]
 8006b14:	330c      	adds	r3, #12
 8006b16:	623b      	str	r3, [r7, #32]
            TPDOmap++;
 8006b18:	69fb      	ldr	r3, [r7, #28]
 8006b1a:	330c      	adds	r3, #12
 8006b1c:	61fb      	str	r3, [r7, #28]
        for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006b1e:	8b7b      	ldrh	r3, [r7, #26]
 8006b20:	3301      	adds	r3, #1
 8006b22:	837b      	strh	r3, [r7, #26]
 8006b24:	8b7b      	ldrh	r3, [r7, #26]
 8006b26:	2b03      	cmp	r3, #3
 8006b28:	d9bd      	bls.n	8006aa6 <CO_CANopenInitPDO+0xfe>
        }
    }
#endif

    return CO_ERROR_NO;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3734      	adds	r7, #52	@ 0x34
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd90      	pop	{r4, r7, pc}
 8006b34:	200003c4 	.word	0x200003c4

08006b38 <CO_process>:
    return CO_ERROR_NO;
}
#endif

CO_NMT_reset_cmd_t
CO_process(CO_t* co, bool_t enableGateway, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b3a:	b09b      	sub	sp, #108	@ 0x6c
 8006b3c:	af08      	add	r7, sp, #32
 8006b3e:	61f8      	str	r0, [r7, #28]
 8006b40:	61b9      	str	r1, [r7, #24]
 8006b42:	617a      	str	r2, [r7, #20]
 8006b44:	613b      	str	r3, [r7, #16]
    (void)enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8006b46:	2300      	movs	r3, #0
 8006b48:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	691b      	ldr	r3, [r3, #16]
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7ff fbde 	bl	8006312 <CO_NMT_getInternalState>
 8006b56:	4603      	mov	r3, r0
 8006b58:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bool_t NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006b5c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006b60:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b62:	d003      	beq.n	8006b6c <CO_process+0x34>
 8006b64:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006b68:	2b05      	cmp	r3, #5
 8006b6a:	d101      	bne.n	8006b70 <CO_process+0x38>
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e000      	b.n	8006b72 <CO_process+0x3a>
 8006b70:	2300      	movs	r3, #0
 8006b72:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8006b74:	69fb      	ldr	r3, [r7, #28]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f000 ff08 	bl	800798e <CO_CANmodule_process>

#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE)
    if (CO_GET_CNT(LSS_SLV) == 1U) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b82:	4618      	mov	r0, r3
 8006b84:	f7ff f974 	bl	8005e70 <CO_LSSslave_process>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d002      	beq.n	8006b94 <CO_process+0x5c>
            reset = CO_RESET_COMM;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }
#endif

#if ((CO_CONFIG_LEDS)&CO_CONFIG_LEDS_ENABLE) != 0
    bool_t unc = co->nodeIdUnconfigured;
 8006b94:	69fb      	ldr	r3, [r7, #28]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	637b      	str	r3, [r7, #52]	@ 0x34
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 8006b9a:	69fb      	ldr	r3, [r7, #28]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	8a5b      	ldrh	r3, [r3, #18]
 8006ba0:	867b      	strh	r3, [r7, #50]	@ 0x32
    bool_t LSSslave_configuration = false;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	643b      	str	r3, [r7, #64]	@ 0x40
#if ((CO_CONFIG_LSS)&CO_CONFIG_LSS_SLAVE) != 0
    if (CO_GET_CNT(LSS_SLV) == 1U) {
        if (CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION) {
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7ff fbc3 	bl	8006336 <CO_LSSslave_getState>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d101      	bne.n	8006bba <CO_process+0x82>
            LSSslave_configuration = true;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
#define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS false
#endif

    if (CO_GET_CNT(LEDS) == 1U) {
        bool_t ErrSync = CO_isError(co->em, CO_EM_SYNC_TIME_OUT);
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	2118      	movs	r1, #24
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff fb69 	bl	8006298 <CO_isError>
 8006bc6:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool_t ErrHbCons = CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER);
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	69db      	ldr	r3, [r3, #28]
 8006bcc:	211b      	movs	r1, #27
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7ff fb62 	bl	8006298 <CO_isError>
 8006bd4:	62b8      	str	r0, [r7, #40]	@ 0x28
        bool_t ErrHbConsRemote = CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET);
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	69db      	ldr	r3, [r3, #28]
 8006bda:	211c      	movs	r1, #28
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7ff fb5b 	bl	8006298 <CO_isError>
 8006be2:	6278      	str	r0, [r7, #36]	@ 0x24
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
 8006be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d102      	bne.n	8006bf4 <CO_process+0xbc>
 8006bee:	f997 5023 	ldrsb.w	r5, [r7, #35]	@ 0x23
 8006bf2:	e000      	b.n	8006bf6 <CO_process+0xbe>
 8006bf4:	2500      	movs	r5, #0
                        (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0U, (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0U,
 8006bf6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006bf8:	f003 0304 	and.w	r3, r3, #4
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	bf14      	ite	ne
 8006c00:	2301      	movne	r3, #1
 8006c02:	2300      	moveq	r3, #0
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	60fb      	str	r3, [r7, #12]
                        (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0U, (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0U,
 8006c08:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8006c0a:	f240 3303 	movw	r3, #771	@ 0x303
 8006c0e:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	bf14      	ite	ne
 8006c14:	2301      	movne	r3, #1
 8006c16:	2300      	moveq	r3, #0
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	60bb      	str	r3, [r7, #8]
 8006c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d101      	bne.n	8006c26 <CO_process+0xee>
 8006c22:	6afc      	ldr	r4, [r7, #44]	@ 0x2c
 8006c24:	e000      	b.n	8006c28 <CO_process+0xf0>
 8006c26:	2400      	movs	r4, #0
                        false, /* RPDO event timer timeout */
                        unc ? false : ErrSync, unc ? false : (ErrHbCons || ErrHbConsRemote),
 8006c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d107      	bne.n	8006c3e <CO_process+0x106>
 8006c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <CO_process+0x102>
 8006c34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d001      	beq.n	8006c3e <CO_process+0x106>
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e000      	b.n	8006c40 <CO_process+0x108>
 8006c3e:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006c40:	607b      	str	r3, [r7, #4]
                        CO_getErrorRegister(co->em) != 0U, CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS, timerNext_us);
 8006c42:	69fb      	ldr	r3, [r7, #28]
 8006c44:	69db      	ldr	r3, [r3, #28]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff fb4d 	bl	80062e6 <CO_getErrorRegister>
 8006c4c:	4603      	mov	r3, r0
        CO_LEDs_process(co->LEDs, timeDifference_us, unc ? CO_NMT_INITIALIZING : NMTstate, LSSslave_configuration,
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	bf14      	ite	ne
 8006c52:	2301      	movne	r3, #1
 8006c54:	2300      	moveq	r3, #0
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	461a      	mov	r2, r3
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	9307      	str	r3, [sp, #28]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	9306      	str	r3, [sp, #24]
 8006c62:	9205      	str	r2, [sp, #20]
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	9304      	str	r3, [sp, #16]
 8006c68:	9403      	str	r4, [sp, #12]
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	9302      	str	r3, [sp, #8]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	9301      	str	r3, [sp, #4]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c78:	462a      	mov	r2, r5
 8006c7a:	6979      	ldr	r1, [r7, #20]
 8006c7c:	4630      	mov	r0, r6
 8006c7e:	f7fe fd6d 	bl	800575c <CO_LEDs_process>
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d002      	beq.n	8006c90 <CO_process+0x158>
        return reset;
 8006c8a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8006c8e:	e047      	b.n	8006d20 <CO_process+0x1e8>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1U) {
        CO_EM_process(co->em, NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006c90:	69fb      	ldr	r3, [r7, #28]
 8006c92:	69d8      	ldr	r0, [r3, #28]
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	697a      	ldr	r2, [r7, #20]
 8006c98:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006c9a:	f7f9 fe85 	bl	80009a8 <CO_EM_process>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1U) {
        reset = CO_NMT_process(co->NMT, &NMTstate, timeDifference_us, timerNext_us);
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	6918      	ldr	r0, [r3, #16]
 8006ca2:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	f7fa fce9 	bl	8001680 <CO_NMT_process>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006cb4:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006cb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cba:	d003      	beq.n	8006cc4 <CO_process+0x18c>
 8006cbc:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8006cc0:	2b05      	cmp	r3, #5
 8006cc2:	d101      	bne.n	8006cc8 <CO_process+0x190>
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	e000      	b.n	8006cca <CO_process+0x192>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006ccc:	2300      	movs	r3, #0
 8006cce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006cd2:	e011      	b.n	8006cf8 <CO_process+0x1c0>
        (void)CO_SDOserver_process(&co->SDOserver[i], NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006cd8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cdc:	21ac      	movs	r1, #172	@ 0xac
 8006cde:	fb01 f303 	mul.w	r3, r1, r3
 8006ce2:	18d0      	adds	r0, r2, r3
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006cea:	f7fd f9cd 	bl	8004088 <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006cee:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006cf8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d0e9      	beq.n	8006cd4 <CO_process+0x19c>
    }

#if ((CO_CONFIG_HB_CONS)&CO_CONFIG_HB_CONS_ENABLE) != 0
    if (CO_GET_CNT(HB_CONS) == 1U) {
        CO_HBconsumer_process(co->HBcons, NMTisPreOrOperational, timeDifference_us, timerNext_us);
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	6958      	ldr	r0, [r3, #20]
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d0a:	f7fa fa43 	bl	8001194 <CO_HBconsumer_process>
    CO_nodeGuardingMaster_process(co->NGmaster, timeDifference_us, timerNext_us);
#endif

#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_ENABLE) != 0
    if (CO_GET_CNT(TIME) == 1U) {
        (void)CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006d16:	4618      	mov	r0, r3
 8006d18:	f7fe fc50 	bl	80055bc <CO_TIME_process>
    if (CO_GET_CNT(GTWA) == 1U) {
        CO_GTWA_process(co->gtwa, enableGateway, timeDifference_us, timerNext_us);
    }
#endif

    return reset;
 8006d1c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	374c      	adds	r7, #76	@ 0x4c
 8006d24:	46bd      	mov	sp, r7
 8006d26:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006d28 <CO_process_SYNC>:

#if ((CO_CONFIG_SYNC)&CO_CONFIG_SYNC_ENABLE) != 0
bool_t
CO_process_SYNC(CO_t* co, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b088      	sub	sp, #32
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	60f8      	str	r0, [r7, #12]
 8006d30:	60b9      	str	r1, [r7, #8]
 8006d32:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 8006d34:	2300      	movs	r3, #0
 8006d36:	61fb      	str	r3, [r7, #28]

    if ((!co->nodeIdUnconfigured) && (CO_GET_CNT(SYNC) == 1U)) {
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d131      	bne.n	8006da4 <CO_process_SYNC+0x7c>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7ff fae4 	bl	8006312 <CO_NMT_getInternalState>
 8006d4a:	4603      	mov	r3, r0
 8006d4c:	76fb      	strb	r3, [r7, #27]
        bool_t NMTisPreOrOperational = ((NMTstate == CO_NMT_PRE_OPERATIONAL) || (NMTstate == CO_NMT_OPERATIONAL));
 8006d4e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006d52:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d54:	d003      	beq.n	8006d5e <CO_process_SYNC+0x36>
 8006d56:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8006d5a:	2b05      	cmp	r3, #5
 8006d5c:	d101      	bne.n	8006d62 <CO_process_SYNC+0x3a>
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e000      	b.n	8006d64 <CO_process_SYNC+0x3c>
 8006d62:	2300      	movs	r3, #0
 8006d64:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC, NMTisPreOrOperational, timeDifference_us,
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	68ba      	ldr	r2, [r7, #8]
 8006d6e:	6979      	ldr	r1, [r7, #20]
 8006d70:	f7fe f9cc 	bl	800510c <CO_SYNC_process>
 8006d74:	4603      	mov	r3, r0
 8006d76:	74fb      	strb	r3, [r7, #19]
                                                        timerNext_us);

        switch (sync_process) {
 8006d78:	7cfb      	ldrb	r3, [r7, #19]
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	d009      	beq.n	8006d92 <CO_process_SYNC+0x6a>
 8006d7e:	2b02      	cmp	r3, #2
 8006d80:	dc0d      	bgt.n	8006d9e <CO_process_SYNC+0x76>
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00d      	beq.n	8006da2 <CO_process_SYNC+0x7a>
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d000      	beq.n	8006d8c <CO_process_SYNC+0x64>
            case CO_SYNC_NONE: break;
            case CO_SYNC_RX_TX: syncWas = true; break;
            case CO_SYNC_PASSED_WINDOW: CO_CANclearPendingSyncPDOs(co->CANmodule); break;
            default:
                /* MISRA C 2004 15.3 */
                break;
 8006d8a:	e008      	b.n	8006d9e <CO_process_SYNC+0x76>
            case CO_SYNC_RX_TX: syncWas = true; break;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	61fb      	str	r3, [r7, #28]
 8006d90:	e008      	b.n	8006da4 <CO_process_SYNC+0x7c>
            case CO_SYNC_PASSED_WINDOW: CO_CANclearPendingSyncPDOs(co->CANmodule); break;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fd93 	bl	80078c2 <CO_CANclearPendingSyncPDOs>
 8006d9c:	e002      	b.n	8006da4 <CO_process_SYNC+0x7c>
                break;
 8006d9e:	bf00      	nop
 8006da0:	e000      	b.n	8006da4 <CO_process_SYNC+0x7c>
            case CO_SYNC_NONE: break;
 8006da2:	bf00      	nop
        }
    }

    return syncWas;
 8006da4:	69fb      	ldr	r3, [r7, #28]
}
 8006da6:	4618      	mov	r0, r3
 8006da8:	3720      	adds	r7, #32
 8006daa:	46bd      	mov	sp, r7
 8006dac:	bd80      	pop	{r7, pc}

08006dae <CO_process_RPDO>:
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_ENABLE) != 0
void
CO_process_RPDO(CO_t* co, bool_t syncWas, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006dae:	b580      	push	{r7, lr}
 8006db0:	b088      	sub	sp, #32
 8006db2:	af02      	add	r7, sp, #8
 8006db4:	60f8      	str	r0, [r7, #12]
 8006db6:	60b9      	str	r1, [r7, #8]
 8006db8:	607a      	str	r2, [r7, #4]
 8006dba:	603b      	str	r3, [r7, #0]
    (void)timeDifference_us;
    (void)timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d124      	bne.n	8006e0e <CO_process_RPDO+0x60>
        return;
    }

    bool_t NMTisOperational = CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f7ff faa2 	bl	8006312 <CO_NMT_getInternalState>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	2b05      	cmp	r3, #5
 8006dd2:	bf0c      	ite	eq
 8006dd4:	2301      	moveq	r3, #1
 8006dd6:	2300      	movne	r3, #0
 8006dd8:	b2db      	uxtb	r3, r3
 8006dda:	613b      	str	r3, [r7, #16]

    for (uint16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006ddc:	2300      	movs	r3, #0
 8006dde:	82fb      	strh	r3, [r7, #22]
 8006de0:	e011      	b.n	8006e06 <CO_process_RPDO+0x58>
        CO_RPDO_process(&co->RPDO[i],
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006de6:	8afb      	ldrh	r3, [r7, #22]
 8006de8:	f44f 71ca 	mov.w	r1, #404	@ 0x194
 8006dec:	fb01 f303 	mul.w	r3, r1, r3
 8006df0:	18d0      	adds	r0, r2, r3
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	6879      	ldr	r1, [r7, #4]
 8006dfc:	f7fb fe60 	bl	8002ac0 <CO_RPDO_process>
    for (uint16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006e00:	8afb      	ldrh	r3, [r7, #22]
 8006e02:	3301      	adds	r3, #1
 8006e04:	82fb      	strh	r3, [r7, #22]
 8006e06:	8afb      	ldrh	r3, [r7, #22]
 8006e08:	2b03      	cmp	r3, #3
 8006e0a:	d9ea      	bls.n	8006de2 <CO_process_RPDO+0x34>
 8006e0c:	e000      	b.n	8006e10 <CO_process_RPDO+0x62>
        return;
 8006e0e:	bf00      	nop
#if ((CO_CONFIG_PDO)&CO_CONFIG_RPDO_TIMERS_ENABLE) != 0
                        timeDifference_us, timerNext_us,
#endif
                        NMTisOperational, syncWas);
    }
}
 8006e10:	3718      	adds	r7, #24
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <CO_process_TPDO>:
#endif

#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_ENABLE) != 0
void
CO_process_TPDO(CO_t* co, bool_t syncWas, uint32_t timeDifference_us, uint32_t* timerNext_us) {
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b088      	sub	sp, #32
 8006e1a:	af02      	add	r7, sp, #8
 8006e1c:	60f8      	str	r0, [r7, #12]
 8006e1e:	60b9      	str	r1, [r7, #8]
 8006e20:	607a      	str	r2, [r7, #4]
 8006e22:	603b      	str	r3, [r7, #0]
    (void)timeDifference_us;
    (void)timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d124      	bne.n	8006e76 <CO_process_TPDO+0x60>
        return;
    }

    bool_t NMTisOperational = CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	691b      	ldr	r3, [r3, #16]
 8006e30:	4618      	mov	r0, r3
 8006e32:	f7ff fa6e 	bl	8006312 <CO_NMT_getInternalState>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b05      	cmp	r3, #5
 8006e3a:	bf0c      	ite	eq
 8006e3c:	2301      	moveq	r3, #1
 8006e3e:	2300      	movne	r3, #0
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	613b      	str	r3, [r7, #16]

    for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006e44:	2300      	movs	r3, #0
 8006e46:	82fb      	strh	r3, [r7, #22]
 8006e48:	e011      	b.n	8006e6e <CO_process_TPDO+0x58>
        CO_TPDO_process(&co->TPDO[i],
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e4e:	8afb      	ldrh	r3, [r7, #22]
 8006e50:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8006e54:	fb01 f303 	mul.w	r3, r1, r3
 8006e58:	18d0      	adds	r0, r2, r3
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	683a      	ldr	r2, [r7, #0]
 8006e62:	6879      	ldr	r1, [r7, #4]
 8006e64:	f7fc fafe 	bl	8003464 <CO_TPDO_process>
    for (uint16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006e68:	8afb      	ldrh	r3, [r7, #22]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	82fb      	strh	r3, [r7, #22]
 8006e6e:	8afb      	ldrh	r3, [r7, #22]
 8006e70:	2b03      	cmp	r3, #3
 8006e72:	d9ea      	bls.n	8006e4a <CO_process_TPDO+0x34>
 8006e74:	e000      	b.n	8006e78 <CO_process_TPDO+0x62>
        return;
 8006e76:	bf00      	nop
#if ((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE) != 0
                        timeDifference_us, timerNext_us,
#endif
                        NMTisOperational, syncWas);
    }
}
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <CO_TIME_set>:
 * @param ms Milliseconds after midnight
 * @param days Number of days since January 1, 1984
 * @param producerInterval_ms Interval time for time producer in milliseconds
 */
static inline void
CO_TIME_set(CO_TIME_t* TIME, uint32_t ms, uint16_t days, uint32_t producerInterval_ms) {
 8006e7e:	b480      	push	{r7}
 8006e80:	b085      	sub	sp, #20
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	60f8      	str	r0, [r7, #12]
 8006e86:	60b9      	str	r1, [r7, #8]
 8006e88:	603b      	str	r3, [r7, #0]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	80fb      	strh	r3, [r7, #6]
    (void)producerInterval_ms; /* may be unused */

    if (TIME != NULL) {
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00f      	beq.n	8006eb4 <CO_TIME_set+0x36>
        TIME->residual_us = 0;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	2200      	movs	r2, #0
 8006e98:	81da      	strh	r2, [r3, #14]
        TIME->ms = ms;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	68ba      	ldr	r2, [r7, #8]
 8006e9e:	609a      	str	r2, [r3, #8]
        TIME->days = days;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	88fa      	ldrh	r2, [r7, #6]
 8006ea4:	819a      	strh	r2, [r3, #12]
#if ((CO_CONFIG_TIME)&CO_CONFIG_TIME_PRODUCER) != 0
        TIME->producerTimer_ms = TIME->producerInterval_ms = producerInterval_ms;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	61da      	str	r2, [r3, #28]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	69da      	ldr	r2, [r3, #28]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	621a      	str	r2, [r3, #32]
#endif
    }
}
 8006eb4:	bf00      	nop
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8006ec8:	4a1f      	ldr	r2, [pc, #124]	@ (8006f48 <canopen_app_init+0x88>)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6013      	str	r3, [r2, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	617b      	str	r3, [r7, #20]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 8006ed2:	f107 0310 	add.w	r3, r7, #16
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	6978      	ldr	r0, [r7, #20]
 8006eda:	f7ff fa3d 	bl	8006358 <CO_new>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	4a1a      	ldr	r2, [pc, #104]	@ (8006f4c <canopen_app_init+0x8c>)
 8006ee2:	6013      	str	r3, [r2, #0]
    if (CO == NULL) {
 8006ee4:	4b19      	ldr	r3, [pc, #100]	@ (8006f4c <canopen_app_init+0x8c>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d104      	bne.n	8006ef6 <canopen_app_init+0x36>
        log_printf("Error: Can't allocate memory\n");
 8006eec:	4818      	ldr	r0, [pc, #96]	@ (8006f50 <canopen_app_init+0x90>)
 8006eee:	f006 f985 	bl	800d1fc <puts>
        return 1;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e023      	b.n	8006f3e <canopen_app_init+0x7e>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	4619      	mov	r1, r3
 8006efa:	4816      	ldr	r0, [pc, #88]	@ (8006f54 <canopen_app_init+0x94>)
 8006efc:	f006 f916 	bl	800d12c <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 8006f00:	4b11      	ldr	r3, [pc, #68]	@ (8006f48 <canopen_app_init+0x88>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a11      	ldr	r2, [pc, #68]	@ (8006f4c <canopen_app_init+0x8c>)
 8006f06:	6812      	ldr	r2, [r2, #0]
 8006f08:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 8006f0a:	f000 f827 	bl	8006f5c <canopen_app_resetCommunication>
    uint32_t ms;
    uint16_t days;
    GetCANopenTimeStamp(&ms, &days);
 8006f0e:	f107 020a 	add.w	r2, r7, #10
 8006f12:	f107 030c 	add.w	r3, r7, #12
 8006f16:	4611      	mov	r1, r2
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f000 f9eb 	bl	80072f4 <GetCANopenTimeStamp>
    log_printf("TIME message sent: %u ms, %u days\n", ms, days);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	897a      	ldrh	r2, [r7, #10]
 8006f22:	4619      	mov	r1, r3
 8006f24:	480c      	ldr	r0, [pc, #48]	@ (8006f58 <canopen_app_init+0x98>)
 8006f26:	f006 f901 	bl	800d12c <iprintf>
    CO_TIME_set(CO->TIME, ms, days, TIME_PRODUCER_INTERVAL_MS);
 8006f2a:	4b08      	ldr	r3, [pc, #32]	@ (8006f4c <canopen_app_init+0x8c>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006f30:	68f9      	ldr	r1, [r7, #12]
 8006f32:	897a      	ldrh	r2, [r7, #10]
 8006f34:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006f38:	f7ff ffa1 	bl	8006e7e <CO_TIME_set>

    return 0;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3718      	adds	r7, #24
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	2000044c 	.word	0x2000044c
 8006f4c:	20000450 	.word	0x20000450
 8006f50:	0800dc78 	.word	0x0800dc78
 8006f54:	0800dc98 	.word	0x0800dc98
 8006f58:	0800dcc0 	.word	0x0800dcc0

08006f5c <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 8006f5c:	b590      	push	{r4, r7, lr}
 8006f5e:	b08f      	sub	sp, #60	@ 0x3c
 8006f60:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 8006f62:	487d      	ldr	r0, [pc, #500]	@ (8007158 <canopen_app_resetCommunication+0x1fc>)
 8006f64:	f006 f94a 	bl	800d1fc <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 8006f68:	4b7c      	ldr	r3, [pc, #496]	@ (800715c <canopen_app_resetCommunication+0x200>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8006f72:	4b7b      	ldr	r3, [pc, #492]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4618      	mov	r0, r3
 8006f78:	f000 fa82 	bl	8007480 <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 8006f7c:	4b77      	ldr	r3, [pc, #476]	@ (800715c <canopen_app_resetCommunication+0x200>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	4618      	mov	r0, r3
 8006f84:	f000 fb6c 	bl	8007660 <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 8006f88:	4b74      	ldr	r3, [pc, #464]	@ (800715c <canopen_app_resetCommunication+0x200>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a74      	ldr	r2, [pc, #464]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8006f8e:	6811      	ldr	r1, [r2, #0]
 8006f90:	2200      	movs	r2, #0
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7ff fb66 	bl	8006664 <CO_CANinit>
 8006f98:	4603      	mov	r3, r0
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	4b71      	ldr	r3, [pc, #452]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8006f9e:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8006fa0:	4b70      	ldr	r3, [pc, #448]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8006fa2:	f993 3000 	ldrsb.w	r3, [r3]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d008      	beq.n	8006fbc <canopen_app_resetCommunication+0x60>
        log_printf("Error: CAN initialization failed: %d\n", err);
 8006faa:	4b6e      	ldr	r3, [pc, #440]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8006fac:	f993 3000 	ldrsb.w	r3, [r3]
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	486d      	ldr	r0, [pc, #436]	@ (8007168 <canopen_app_resetCommunication+0x20c>)
 8006fb4:	f006 f8ba 	bl	800d12c <iprintf>
        return 1;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	e0c8      	b.n	800714e <canopen_app_resetCommunication+0x1f2>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800716c <canopen_app_resetCommunication+0x210>)
 8006fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc0:	60bb      	str	r3, [r7, #8]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 8006fc2:	4b6a      	ldr	r3, [pc, #424]	@ (800716c <canopen_app_resetCommunication+0x210>)
 8006fc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006fc6:	60fb      	str	r3, [r7, #12]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8006fc8:	4b68      	ldr	r3, [pc, #416]	@ (800716c <canopen_app_resetCommunication+0x210>)
 8006fca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006fcc:	613b      	str	r3, [r7, #16]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 8006fce:	4b67      	ldr	r3, [pc, #412]	@ (800716c <canopen_app_resetCommunication+0x210>)
 8006fd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006fd2:	617b      	str	r3, [r7, #20]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 8006fd4:	4b61      	ldr	r3, [pc, #388]	@ (800715c <canopen_app_resetCommunication+0x200>)
 8006fd6:	6818      	ldr	r0, [r3, #0]
 8006fd8:	4b61      	ldr	r3, [pc, #388]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	461a      	mov	r2, r3
 8006fde:	4b60      	ldr	r3, [pc, #384]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3302      	adds	r3, #2
 8006fe4:	f107 0108 	add.w	r1, r7, #8
 8006fe8:	f7ff fb68 	bl	80066bc <CO_LSSinit>
 8006fec:	4603      	mov	r3, r0
 8006fee:	461a      	mov	r2, r3
 8006ff0:	4b5c      	ldr	r3, [pc, #368]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8006ff2:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8006ff4:	4b5b      	ldr	r3, [pc, #364]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8006ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d008      	beq.n	8007010 <canopen_app_resetCommunication+0xb4>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 8006ffe:	4b59      	ldr	r3, [pc, #356]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8007000:	f993 3000 	ldrsb.w	r3, [r3]
 8007004:	4619      	mov	r1, r3
 8007006:	485a      	ldr	r0, [pc, #360]	@ (8007170 <canopen_app_resetCommunication+0x214>)
 8007008:	f006 f890 	bl	800d12c <iprintf>
        return 2;
 800700c:	2302      	movs	r3, #2
 800700e:	e09e      	b.n	800714e <canopen_app_resetCommunication+0x1f2>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 8007010:	4b53      	ldr	r3, [pc, #332]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	4b52      	ldr	r3, [pc, #328]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	7812      	ldrb	r2, [r2, #0]
 800701a:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 800701c:	2300      	movs	r3, #0
 800701e:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 8007020:	4b4e      	ldr	r3, [pc, #312]	@ (800715c <canopen_app_resetCommunication+0x200>)
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	4b53      	ldr	r3, [pc, #332]	@ (8007174 <canopen_app_resetCommunication+0x218>)
 8007026:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 8007028:	4b4d      	ldr	r3, [pc, #308]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 800702a:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 800702c:	785b      	ldrb	r3, [r3, #1]
 800702e:	1d3a      	adds	r2, r7, #4
 8007030:	9207      	str	r2, [sp, #28]
 8007032:	9306      	str	r3, [sp, #24]
 8007034:	2300      	movs	r3, #0
 8007036:	9305      	str	r3, [sp, #20]
 8007038:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800703c:	9304      	str	r3, [sp, #16]
 800703e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007042:	9303      	str	r3, [sp, #12]
 8007044:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8007048:	9302      	str	r3, [sp, #8]
 800704a:	f242 1311 	movw	r3, #8465	@ 0x2111
 800704e:	9301      	str	r3, [sp, #4]
 8007050:	2300      	movs	r3, #0
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	460b      	mov	r3, r1
 8007056:	2200      	movs	r2, #0
 8007058:	2100      	movs	r1, #0
 800705a:	f7ff fb5b 	bl	8006714 <CO_CANopenInit>
 800705e:	4603      	mov	r3, r0
 8007060:	461a      	mov	r2, r3
 8007062:	4b40      	ldr	r3, [pc, #256]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8007064:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 8007066:	4b3f      	ldr	r3, [pc, #252]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8007068:	f993 3000 	ldrsb.w	r3, [r3]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d01a      	beq.n	80070a6 <canopen_app_resetCommunication+0x14a>
 8007070:	4b3c      	ldr	r3, [pc, #240]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8007072:	f993 3000 	ldrsb.w	r3, [r3]
 8007076:	f113 0f13 	cmn.w	r3, #19
 800707a:	d014      	beq.n	80070a6 <canopen_app_resetCommunication+0x14a>
        if (err == CO_ERROR_OD_PARAMETERS) {
 800707c:	4b39      	ldr	r3, [pc, #228]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 800707e:	f993 3000 	ldrsb.w	r3, [r3]
 8007082:	f113 0f0c 	cmn.w	r3, #12
 8007086:	d105      	bne.n	8007094 <canopen_app_resetCommunication+0x138>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4619      	mov	r1, r3
 800708c:	483a      	ldr	r0, [pc, #232]	@ (8007178 <canopen_app_resetCommunication+0x21c>)
 800708e:	f006 f84d 	bl	800d12c <iprintf>
 8007092:	e006      	b.n	80070a2 <canopen_app_resetCommunication+0x146>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 8007094:	4b33      	ldr	r3, [pc, #204]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 8007096:	f993 3000 	ldrsb.w	r3, [r3]
 800709a:	4619      	mov	r1, r3
 800709c:	4837      	ldr	r0, [pc, #220]	@ (800717c <canopen_app_resetCommunication+0x220>)
 800709e:	f006 f845 	bl	800d12c <iprintf>
        }
        return 3;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e053      	b.n	800714e <canopen_app_resetCommunication+0x1f2>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 80070a6:	4b2d      	ldr	r3, [pc, #180]	@ (800715c <canopen_app_resetCommunication+0x200>)
 80070a8:	6818      	ldr	r0, [r3, #0]
 80070aa:	4b2c      	ldr	r3, [pc, #176]	@ (800715c <canopen_app_resetCommunication+0x200>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69d9      	ldr	r1, [r3, #28]
 80070b0:	4b30      	ldr	r3, [pc, #192]	@ (8007174 <canopen_app_resetCommunication+0x218>)
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	4b2a      	ldr	r3, [pc, #168]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	785c      	ldrb	r4, [r3, #1]
 80070ba:	1d3b      	adds	r3, r7, #4
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	4623      	mov	r3, r4
 80070c0:	f7ff fc72 	bl	80069a8 <CO_CANopenInitPDO>
 80070c4:	4603      	mov	r3, r0
 80070c6:	461a      	mov	r2, r3
 80070c8:	4b26      	ldr	r3, [pc, #152]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 80070ca:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 80070cc:	4b25      	ldr	r3, [pc, #148]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 80070ce:	f993 3000 	ldrsb.w	r3, [r3]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d014      	beq.n	8007100 <canopen_app_resetCommunication+0x1a4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 80070d6:	4b23      	ldr	r3, [pc, #140]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 80070d8:	f993 3000 	ldrsb.w	r3, [r3]
 80070dc:	f113 0f0c 	cmn.w	r3, #12
 80070e0:	d105      	bne.n	80070ee <canopen_app_resetCommunication+0x192>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	4619      	mov	r1, r3
 80070e6:	4824      	ldr	r0, [pc, #144]	@ (8007178 <canopen_app_resetCommunication+0x21c>)
 80070e8:	f006 f820 	bl	800d12c <iprintf>
 80070ec:	e006      	b.n	80070fc <canopen_app_resetCommunication+0x1a0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 80070ee:	4b1d      	ldr	r3, [pc, #116]	@ (8007164 <canopen_app_resetCommunication+0x208>)
 80070f0:	f993 3000 	ldrsb.w	r3, [r3]
 80070f4:	4619      	mov	r1, r3
 80070f6:	4822      	ldr	r0, [pc, #136]	@ (8007180 <canopen_app_resetCommunication+0x224>)
 80070f8:	f006 f818 	bl	800d12c <iprintf>
        }
        return 4;
 80070fc:	2304      	movs	r3, #4
 80070fe:	e026      	b.n	800714e <canopen_app_resetCommunication+0x1f2>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 8007100:	4b17      	ldr	r3, [pc, #92]	@ (8007160 <canopen_app_resetCommunication+0x204>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	4618      	mov	r0, r3
 8007108:	f004 fc08 	bl	800b91c <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 800710c:	4b13      	ldr	r3, [pc, #76]	@ (800715c <canopen_app_resetCommunication+0x200>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d002      	beq.n	800711c <canopen_app_resetCommunication+0x1c0>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 8007116:	481b      	ldr	r0, [pc, #108]	@ (8007184 <canopen_app_resetCommunication+0x228>)
 8007118:	f006 f870 	bl	800d1fc <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 800711c:	4b0f      	ldr	r3, [pc, #60]	@ (800715c <canopen_app_resetCommunication+0x200>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 f9bc 	bl	80074a0 <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 8007128:	4817      	ldr	r0, [pc, #92]	@ (8007188 <canopen_app_resetCommunication+0x22c>)
 800712a:	f006 f867 	bl	800d1fc <puts>
    fflush(stdout);
 800712e:	4b17      	ldr	r3, [pc, #92]	@ (800718c <canopen_app_resetCommunication+0x230>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	4618      	mov	r0, r3
 8007136:	f005 ff23 	bl	800cf80 <fflush>
    time_old = time_current = HAL_GetTick();
 800713a:	f001 fde1 	bl	8008d00 <HAL_GetTick>
 800713e:	4603      	mov	r3, r0
 8007140:	4a13      	ldr	r2, [pc, #76]	@ (8007190 <canopen_app_resetCommunication+0x234>)
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	4b12      	ldr	r3, [pc, #72]	@ (8007190 <canopen_app_resetCommunication+0x234>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a12      	ldr	r2, [pc, #72]	@ (8007194 <canopen_app_resetCommunication+0x238>)
 800714a:	6013      	str	r3, [r2, #0]
    return 0;
 800714c:	2300      	movs	r3, #0
}
 800714e:	4618      	mov	r0, r3
 8007150:	371c      	adds	r7, #28
 8007152:	46bd      	mov	sp, r7
 8007154:	bd90      	pop	{r4, r7, pc}
 8007156:	bf00      	nop
 8007158:	0800dce4 	.word	0x0800dce4
 800715c:	20000450 	.word	0x20000450
 8007160:	2000044c 	.word	0x2000044c
 8007164:	2000045c 	.word	0x2000045c
 8007168:	0800dd0c 	.word	0x0800dd0c
 800716c:	20000000 	.word	0x20000000
 8007170:	0800dd34 	.word	0x0800dd34
 8007174:	200003c4 	.word	0x200003c4
 8007178:	0800dd60 	.word	0x0800dd60
 800717c:	0800dd88 	.word	0x0800dd88
 8007180:	0800ddb4 	.word	0x0800ddb4
 8007184:	0800dddc 	.word	0x0800dddc
 8007188:	0800de04 	.word	0x0800de04
 800718c:	200003e0 	.word	0x200003e0
 8007190:	20000458 	.word	0x20000458
 8007194:	20000454 	.word	0x20000454

08007198 <canopen_app_process>:

void
canopen_app_process() {
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 800719e:	f001 fdaf 	bl	8008d00 <HAL_GetTick>
 80071a2:	4603      	mov	r3, r0
 80071a4:	4a2c      	ldr	r2, [pc, #176]	@ (8007258 <canopen_app_process+0xc0>)
 80071a6:	6013      	str	r3, [r2, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 80071a8:	4b2b      	ldr	r3, [pc, #172]	@ (8007258 <canopen_app_process+0xc0>)
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	4b2b      	ldr	r3, [pc, #172]	@ (800725c <canopen_app_process+0xc4>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d04c      	beq.n	800724e <canopen_app_process+0xb6>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 80071b4:	4b28      	ldr	r3, [pc, #160]	@ (8007258 <canopen_app_process+0xc0>)
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	4b28      	ldr	r3, [pc, #160]	@ (800725c <canopen_app_process+0xc4>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80071c2:	fb02 f303 	mul.w	r3, r2, r3
 80071c6:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 80071c8:	4b23      	ldr	r3, [pc, #140]	@ (8007258 <canopen_app_process+0xc0>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a23      	ldr	r2, [pc, #140]	@ (800725c <canopen_app_process+0xc4>)
 80071ce:	6013      	str	r3, [r2, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 80071d0:	4b23      	ldr	r3, [pc, #140]	@ (8007260 <canopen_app_process+0xc8>)
 80071d2:	6818      	ldr	r0, [r3, #0]
 80071d4:	2300      	movs	r3, #0
 80071d6:	687a      	ldr	r2, [r7, #4]
 80071d8:	2100      	movs	r1, #0
 80071da:	f7ff fcad 	bl	8006b38 <CO_process>
 80071de:	4603      	mov	r3, r0
 80071e0:	70fb      	strb	r3, [r7, #3]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 80071e2:	4b1f      	ldr	r3, [pc, #124]	@ (8007260 <canopen_app_process+0xc8>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e8:	7a5a      	ldrb	r2, [r3, #9]
 80071ea:	4b1e      	ldr	r3, [pc, #120]	@ (8007264 <canopen_app_process+0xcc>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	09d2      	lsrs	r2, r2, #7
 80071f0:	b2d2      	uxtb	r2, r2
 80071f2:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 80071f4:	4b1a      	ldr	r3, [pc, #104]	@ (8007260 <canopen_app_process+0xc8>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071fa:	7a9a      	ldrb	r2, [r3, #10]
 80071fc:	4b19      	ldr	r3, [pc, #100]	@ (8007264 <canopen_app_process+0xcc>)
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	09d2      	lsrs	r2, r2, #7
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	741a      	strb	r2, [r3, #16]
        if (reset_status == CO_RESET_COMM) {
 8007206:	78fb      	ldrb	r3, [r7, #3]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d118      	bne.n	800723e <canopen_app_process+0xa6>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 800720c:	4b15      	ldr	r3, [pc, #84]	@ (8007264 <canopen_app_process+0xcc>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	4618      	mov	r0, r3
 8007214:	f004 fbf2 	bl	800b9fc <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007218:	4b12      	ldr	r3, [pc, #72]	@ (8007264 <canopen_app_process+0xcc>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4618      	mov	r0, r3
 800721e:	f000 f92f 	bl	8007480 <CO_CANsetConfigurationMode>
            CO_delete(CO);
 8007222:	4b0f      	ldr	r3, [pc, #60]	@ (8007260 <canopen_app_process+0xc8>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4618      	mov	r0, r3
 8007228:	f7ff f9bd 	bl	80065a6 <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 800722c:	480e      	ldr	r0, [pc, #56]	@ (8007268 <canopen_app_process+0xd0>)
 800722e:	f005 ffe5 	bl	800d1fc <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 8007232:	4b0c      	ldr	r3, [pc, #48]	@ (8007264 <canopen_app_process+0xcc>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4618      	mov	r0, r3
 8007238:	f7ff fe42 	bl	8006ec0 <canopen_app_init>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 800723c:	e007      	b.n	800724e <canopen_app_process+0xb6>
        } else if (reset_status == CO_RESET_APP) {
 800723e:	78fb      	ldrb	r3, [r7, #3]
 8007240:	2b02      	cmp	r3, #2
 8007242:	d104      	bne.n	800724e <canopen_app_process+0xb6>
            log_printf("CANopenNode Device Reset\n");
 8007244:	4809      	ldr	r0, [pc, #36]	@ (800726c <canopen_app_process+0xd4>)
 8007246:	f005 ffd9 	bl	800d1fc <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 800724a:	f002 fd70 	bl	8009d2e <HAL_NVIC_SystemReset>
}
 800724e:	bf00      	nop
 8007250:	3708      	adds	r7, #8
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000458 	.word	0x20000458
 800725c:	20000454 	.word	0x20000454
 8007260:	20000450 	.word	0x20000450
 8007264:	2000044c 	.word	0x2000044c
 8007268:	0800de20 	.word	0x0800de20
 800726c:	0800de48 	.word	0x0800de48

08007270 <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 8007276:	4b1e      	ldr	r3, [pc, #120]	@ (80072f0 <canopen_app_interrupt+0x80>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800727c:	f3ef 8210 	mrs	r2, PRIMASK
 8007280:	607a      	str	r2, [r7, #4]
  return(result);
 8007282:	687a      	ldr	r2, [r7, #4]
 8007284:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8007286:	b672      	cpsid	i
}
 8007288:	bf00      	nop
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 800728a:	4b19      	ldr	r3, [pc, #100]	@ (80072f0 <canopen_app_interrupt+0x80>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d120      	bne.n	80072d6 <canopen_app_interrupt+0x66>
 8007294:	4b16      	ldr	r3, [pc, #88]	@ (80072f0 <canopen_app_interrupt+0x80>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	695b      	ldr	r3, [r3, #20]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d01a      	beq.n	80072d6 <canopen_app_interrupt+0x66>
        bool_t syncWas = false;
 80072a0:	2300      	movs	r3, #0
 80072a2:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 80072a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80072a8:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 80072aa:	4b11      	ldr	r3, [pc, #68]	@ (80072f0 <canopen_app_interrupt+0x80>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2200      	movs	r2, #0
 80072b0:	68b9      	ldr	r1, [r7, #8]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f7ff fd38 	bl	8006d28 <CO_process_SYNC>
 80072b8:	60f8      	str	r0, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 80072ba:	4b0d      	ldr	r3, [pc, #52]	@ (80072f0 <canopen_app_interrupt+0x80>)
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	2300      	movs	r3, #0
 80072c0:	68ba      	ldr	r2, [r7, #8]
 80072c2:	68f9      	ldr	r1, [r7, #12]
 80072c4:	f7ff fd73 	bl	8006dae <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 80072c8:	4b09      	ldr	r3, [pc, #36]	@ (80072f0 <canopen_app_interrupt+0x80>)
 80072ca:	6818      	ldr	r0, [r3, #0]
 80072cc:	2300      	movs	r3, #0
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	68f9      	ldr	r1, [r7, #12]
 80072d2:	f7ff fda0 	bl	8006e16 <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 80072d6:	4b06      	ldr	r3, [pc, #24]	@ (80072f0 <canopen_app_interrupt+0x80>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072de:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	f383 8810 	msr	PRIMASK, r3
}
 80072e6:	bf00      	nop
}
 80072e8:	bf00      	nop
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	20000450 	.word	0x20000450

080072f4 <GetCANopenTimeStamp>:

void GetCANopenTimeStamp(uint32_t *ms, uint16_t *days)
{
 80072f4:	b590      	push	{r4, r7, lr}
 80072f6:	b091      	sub	sp, #68	@ 0x44
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	6078      	str	r0, [r7, #4]
 80072fc:	6039      	str	r1, [r7, #0]
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80072fe:	f107 0320 	add.w	r3, r7, #32
 8007302:	2200      	movs	r2, #0
 8007304:	4619      	mov	r1, r3
 8007306:	485b      	ldr	r0, [pc, #364]	@ (8007474 <GetCANopenTimeStamp+0x180>)
 8007308:	f004 f841 	bl	800b38e <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800730c:	f107 031c 	add.w	r3, r7, #28
 8007310:	2200      	movs	r2, #0
 8007312:	4619      	mov	r1, r3
 8007314:	4857      	ldr	r0, [pc, #348]	@ (8007474 <GetCANopenTimeStamp+0x180>)
 8007316:	f004 f91c 	bl	800b552 <HAL_RTC_GetDate>
  *ms = ((sTime.Hours * 3600UL) +
 800731a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800731e:	461a      	mov	r2, r3
 8007320:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8007324:	fb03 f202 	mul.w	r2, r3, r2
        (sTime.Minutes * 60UL) +
 8007328:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800732c:	4619      	mov	r1, r3
 800732e:	460b      	mov	r3, r1
 8007330:	011b      	lsls	r3, r3, #4
 8007332:	1a5b      	subs	r3, r3, r1
 8007334:	009b      	lsls	r3, r3, #2
  *ms = ((sTime.Hours * 3600UL) +
 8007336:	4413      	add	r3, r2
         sTime.Seconds) * 1000UL;
 8007338:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
        (sTime.Minutes * 60UL) +
 800733c:	4413      	add	r3, r2
         sTime.Seconds) * 1000UL;
 800733e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007342:	fb03 f202 	mul.w	r2, r3, r2
  *ms = ((sTime.Hours * 3600UL) +
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	601a      	str	r2, [r3, #0]
  uint16_t year = 2000 + sDate.Year;
 800734a:	7ffb      	ldrb	r3, [r7, #31]
 800734c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8007350:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint32_t days_count = 0;
 8007352:	2300      	movs	r3, #0
 8007354:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint16_t y = 1984; y < year; y++)
 8007356:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 800735a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800735c:	e02a      	b.n	80073b4 <GetCANopenTimeStamp+0xc0>
  {
    if ((y % 4 == 0 && y % 100 != 0) || (y % 400 == 0))
 800735e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007360:	f003 0303 	and.w	r3, r3, #3
 8007364:	b29b      	uxth	r3, r3
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10b      	bne.n	8007382 <GetCANopenTimeStamp+0x8e>
 800736a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800736c:	4a42      	ldr	r2, [pc, #264]	@ (8007478 <GetCANopenTimeStamp+0x184>)
 800736e:	fba2 1203 	umull	r1, r2, r2, r3
 8007372:	0952      	lsrs	r2, r2, #5
 8007374:	2164      	movs	r1, #100	@ 0x64
 8007376:	fb01 f202 	mul.w	r2, r1, r2
 800737a:	1a9b      	subs	r3, r3, r2
 800737c:	b29b      	uxth	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10c      	bne.n	800739c <GetCANopenTimeStamp+0xa8>
 8007382:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007384:	4a3c      	ldr	r2, [pc, #240]	@ (8007478 <GetCANopenTimeStamp+0x184>)
 8007386:	fba2 1203 	umull	r1, r2, r2, r3
 800738a:	09d2      	lsrs	r2, r2, #7
 800738c:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8007390:	fb01 f202 	mul.w	r2, r1, r2
 8007394:	1a9b      	subs	r3, r3, r2
 8007396:	b29b      	uxth	r3, r3
 8007398:	2b00      	cmp	r3, #0
 800739a:	d104      	bne.n	80073a6 <GetCANopenTimeStamp+0xb2>
      days_count += 366;
 800739c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800739e:	f503 73b7 	add.w	r3, r3, #366	@ 0x16e
 80073a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073a4:	e003      	b.n	80073ae <GetCANopenTimeStamp+0xba>
    else
      days_count += 365;
 80073a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a8:	f203 136d 	addw	r3, r3, #365	@ 0x16d
 80073ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint16_t y = 1984; y < year; y++)
 80073ae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80073b0:	3301      	adds	r3, #1
 80073b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80073b4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80073b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d3d0      	bcc.n	800735e <GetCANopenTimeStamp+0x6a>
  }
  const uint8_t days_in_month[] = {0, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
 80073bc:	4b2f      	ldr	r3, [pc, #188]	@ (800747c <GetCANopenTimeStamp+0x188>)
 80073be:	f107 040c 	add.w	r4, r7, #12
 80073c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80073c4:	c407      	stmia	r4!, {r0, r1, r2}
 80073c6:	7023      	strb	r3, [r4, #0]
  uint8_t feb_days = days_in_month[2];
 80073c8:	7bbb      	ldrb	r3, [r7, #14]
 80073ca:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  if ((year % 4 == 0 && year % 100 != 0) || (year % 400 == 0))
 80073ce:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80073d0:	f003 0303 	and.w	r3, r3, #3
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <GetCANopenTimeStamp+0xfe>
 80073da:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80073dc:	4a26      	ldr	r2, [pc, #152]	@ (8007478 <GetCANopenTimeStamp+0x184>)
 80073de:	fba2 1203 	umull	r1, r2, r2, r3
 80073e2:	0952      	lsrs	r2, r2, #5
 80073e4:	2164      	movs	r1, #100	@ 0x64
 80073e6:	fb01 f202 	mul.w	r2, r1, r2
 80073ea:	1a9b      	subs	r3, r3, r2
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d10c      	bne.n	800740c <GetCANopenTimeStamp+0x118>
 80073f2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80073f4:	4a20      	ldr	r2, [pc, #128]	@ (8007478 <GetCANopenTimeStamp+0x184>)
 80073f6:	fba2 1203 	umull	r1, r2, r2, r3
 80073fa:	09d2      	lsrs	r2, r2, #7
 80073fc:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8007400:	fb01 f202 	mul.w	r2, r1, r2
 8007404:	1a9b      	subs	r3, r3, r2
 8007406:	b29b      	uxth	r3, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	d102      	bne.n	8007412 <GetCANopenTimeStamp+0x11e>
    feb_days = 29;
 800740c:	231d      	movs	r3, #29
 800740e:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  for (uint8_t m = 1; m < sDate.Month; m++)
 8007412:	2301      	movs	r3, #1
 8007414:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8007418:	e018      	b.n	800744c <GetCANopenTimeStamp+0x158>
  {
    if (m == 2)
 800741a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800741e:	2b02      	cmp	r3, #2
 8007420:	d105      	bne.n	800742e <GetCANopenTimeStamp+0x13a>
      days_count += feb_days;
 8007422:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007426:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007428:	4413      	add	r3, r2
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800742c:	e009      	b.n	8007442 <GetCANopenTimeStamp+0x14e>
    else
      days_count += days_in_month[m];
 800742e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8007432:	3340      	adds	r3, #64	@ 0x40
 8007434:	443b      	add	r3, r7
 8007436:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 800743a:	461a      	mov	r2, r3
 800743c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800743e:	4413      	add	r3, r2
 8007440:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint8_t m = 1; m < sDate.Month; m++)
 8007442:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8007446:	3301      	adds	r3, #1
 8007448:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800744c:	7f7b      	ldrb	r3, [r7, #29]
 800744e:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007452:	429a      	cmp	r2, r3
 8007454:	d3e1      	bcc.n	800741a <GetCANopenTimeStamp+0x126>
  }
  days_count += sDate.Date - 1;
 8007456:	7fbb      	ldrb	r3, [r7, #30]
 8007458:	461a      	mov	r2, r3
 800745a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800745c:	4413      	add	r3, r2
 800745e:	3b01      	subs	r3, #1
 8007460:	63fb      	str	r3, [r7, #60]	@ 0x3c
  *days = days_count;
 8007462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007464:	b29a      	uxth	r2, r3
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	801a      	strh	r2, [r3, #0]
}
 800746a:	bf00      	nop
 800746c:	3744      	adds	r7, #68	@ 0x44
 800746e:	46bd      	mov	sp, r7
 8007470:	bd90      	pop	{r4, r7, pc}
 8007472:	bf00      	nop
 8007474:	20000514 	.word	0x20000514
 8007478:	51eb851f 	.word	0x51eb851f
 800747c:	0800de64 	.word	0x0800de64

08007480 <CO_CANsetConfigurationMode>:
extern volatile uint8_t uart_tx_busy;


/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d004      	beq.n	8007498 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	4618      	mov	r0, r3
 8007494:	f001 fe60 	bl	8009158 <HAL_CAN_Stop>
#endif
    }
}
 8007498:	bf00      	nop
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <CO_CANsetNormalMode+0x28>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689b      	ldr	r3, [r3, #8]
 80074b6:	4618      	mov	r0, r3
 80074b8:	f001 fe0a 	bl	80090d0 <HAL_CAN_Start>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d102      	bne.n	80074c8 <CO_CANsetNormalMode+0x28>
#endif
        {
            CANmodule->CANnormal = true;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2201      	movs	r2, #1
 80074c6:	615a      	str	r2, [r3, #20]
        }
    }
}
 80074c8:	bf00      	nop
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b090      	sub	sp, #64	@ 0x40
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	807b      	strh	r3, [r7, #2]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <CO_CANmodule_init+0x20>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d002      	beq.n	80074f0 <CO_CANmodule_init+0x20>
 80074ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d102      	bne.n	80074f6 <CO_CANmodule_init+0x26>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80074f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80074f4:	e0ab      	b.n	800764e <CO_CANmodule_init+0x17e>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	68ba      	ldr	r2, [r7, #8]
 80074fa:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 80074fc:	4a56      	ldr	r2, [pc, #344]	@ (8007658 <CO_CANmodule_init+0x188>)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6013      	str	r3, [r2, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	687a      	ldr	r2, [r7, #4]
 8007506:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	887a      	ldrh	r2, [r7, #2]
 800750c:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007512:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800751a:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2200      	movs	r2, #0
 8007532:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2201      	movs	r2, #1
 8007538:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	849a      	strh	r2, [r3, #36]	@ 0x24
    CANmodule->errOld = 0U;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 8007546:	2300      	movs	r3, #0
 8007548:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800754a:	e02b      	b.n	80075a4 <CO_CANmodule_init+0xd4>
        rxArray[i].ident = 0U;
 800754c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800754e:	4613      	mov	r3, r2
 8007550:	005b      	lsls	r3, r3, #1
 8007552:	4413      	add	r3, r2
 8007554:	009b      	lsls	r3, r3, #2
 8007556:	461a      	mov	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4413      	add	r3, r2
 800755c:	2200      	movs	r2, #0
 800755e:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 8007560:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007562:	4613      	mov	r3, r2
 8007564:	005b      	lsls	r3, r3, #1
 8007566:	4413      	add	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	461a      	mov	r2, r3
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4413      	add	r3, r2
 8007570:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007574:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 8007576:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8007578:	4613      	mov	r3, r2
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	4413      	add	r3, r2
 800757e:	009b      	lsls	r3, r3, #2
 8007580:	461a      	mov	r2, r3
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4413      	add	r3, r2
 8007586:	2200      	movs	r2, #0
 8007588:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 800758a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800758c:	4613      	mov	r3, r2
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	4413      	add	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	461a      	mov	r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4413      	add	r3, r2
 800759a:	2200      	movs	r2, #0
 800759c:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 800759e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80075a0:	3301      	adds	r3, #1
 80075a2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80075a4:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80075a6:	887b      	ldrh	r3, [r7, #2]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d3cf      	bcc.n	800754c <CO_CANmodule_init+0x7c>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 80075ac:	2300      	movs	r3, #0
 80075ae:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80075b0:	e00c      	b.n	80075cc <CO_CANmodule_init+0xfc>
        txArray[i].bufferFull = false;
 80075b2:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80075b4:	4613      	mov	r3, r2
 80075b6:	005b      	lsls	r3, r3, #1
 80075b8:	4413      	add	r3, r2
 80075ba:	00db      	lsls	r3, r3, #3
 80075bc:	461a      	mov	r2, r3
 80075be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075c0:	4413      	add	r3, r2
 80075c2:	2200      	movs	r2, #0
 80075c4:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 80075c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80075c8:	3301      	adds	r3, #1
 80075ca:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80075cc:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80075ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80075d2:	429a      	cmp	r2, r3
 80075d4:	d3ed      	bcc.n	80075b2 <CO_CANmodule_init+0xe2>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	4798      	blx	r3
#else
    CAN_FilterTypeDef FilterConfig;
#if defined(CAN)
    FilterConfig.FilterBank = 0;
#else
    if (((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance == CAN1) {
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a1d      	ldr	r2, [pc, #116]	@ (800765c <CO_CANmodule_init+0x18c>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d102      	bne.n	80075f0 <CO_CANmodule_init+0x120>
        FilterConfig.FilterBank = 0;
 80075ea:	2300      	movs	r3, #0
 80075ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075ee:	e001      	b.n	80075f4 <CO_CANmodule_init+0x124>
    } else {
        FilterConfig.FilterBank = 14;
 80075f0:	230e      	movs	r3, #14
 80075f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
#endif
    FilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    FilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80075f8:	2301      	movs	r3, #1
 80075fa:	633b      	str	r3, [r7, #48]	@ 0x30
    FilterConfig.FilterIdHigh = 0x0;
 80075fc:	2300      	movs	r3, #0
 80075fe:	617b      	str	r3, [r7, #20]
    FilterConfig.FilterIdLow = 0x0;
 8007600:	2300      	movs	r3, #0
 8007602:	61bb      	str	r3, [r7, #24]
    FilterConfig.FilterMaskIdHigh = 0x0;
 8007604:	2300      	movs	r3, #0
 8007606:	61fb      	str	r3, [r7, #28]
    FilterConfig.FilterMaskIdLow = 0x0;
 8007608:	2300      	movs	r3, #0
 800760a:	623b      	str	r3, [r7, #32]
    FilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800760c:	2300      	movs	r3, #0
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24

    FilterConfig.FilterActivation = ENABLE;
 8007610:	2301      	movs	r3, #1
 8007612:	637b      	str	r3, [r7, #52]	@ 0x34
    FilterConfig.SlaveStartFilterBank = 14;
 8007614:	230e      	movs	r3, #14
 8007616:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_CAN_ConfigFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, &FilterConfig) != HAL_OK) {
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	689b      	ldr	r3, [r3, #8]
 800761c:	f107 0214 	add.w	r2, r7, #20
 8007620:	4611      	mov	r1, r2
 8007622:	4618      	mov	r0, r3
 8007624:	f001 fc74 	bl	8008f10 <HAL_CAN_ConfigFilter>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d002      	beq.n	8007634 <CO_CANmodule_init+0x164>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800762e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007632:	e00c      	b.n	800764e <CO_CANmodule_init+0x17e>
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#else
    if (HAL_CAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle, CAN_IT_RX_FIFO0_MSG_PENDING
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	689b      	ldr	r3, [r3, #8]
 8007638:	2113      	movs	r1, #19
 800763a:	4618      	mov	r0, r3
 800763c:	f001 fffc 	bl	8009638 <HAL_CAN_ActivateNotification>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d002      	beq.n	800764c <CO_CANmodule_init+0x17c>
                                                                                 | CAN_IT_RX_FIFO1_MSG_PENDING
                                                                                 | CAN_IT_TX_MAILBOX_EMPTY)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007646:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800764a:	e000      	b.n	800764e <CO_CANmodule_init+0x17e>
    }
#endif

    return CO_ERROR_NO;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3740      	adds	r7, #64	@ 0x40
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
 8007656:	bf00      	nop
 8007658:	20000460 	.word	0x20000460
 800765c:	40006400 	.word	0x40006400

08007660 <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d009      	beq.n	8007682 <CO_CANmodule_disable+0x22>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d005      	beq.n	8007682 <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	4618      	mov	r0, r3
 800767e:	f001 fd6b 	bl	8009158 <HAL_CAN_Stop>
#endif
    }
}
 8007682:	bf00      	nop
 8007684:	3708      	adds	r7, #8
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
	...

0800768c <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 800768c:	b480      	push	{r7}
 800768e:	b087      	sub	sp, #28
 8007690:	af00      	add	r7, sp, #0
 8007692:	60f8      	str	r0, [r7, #12]
 8007694:	4608      	mov	r0, r1
 8007696:	4611      	mov	r1, r2
 8007698:	461a      	mov	r2, r3
 800769a:	4603      	mov	r3, r0
 800769c:	817b      	strh	r3, [r7, #10]
 800769e:	460b      	mov	r3, r1
 80076a0:	813b      	strh	r3, [r7, #8]
 80076a2:	4613      	mov	r3, r2
 80076a4:	80fb      	strh	r3, [r7, #6]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80076a6:	2300      	movs	r3, #0
 80076a8:	75fb      	strb	r3, [r7, #23]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d03c      	beq.n	800772a <CO_CANrxBufferInit+0x9e>
 80076b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d039      	beq.n	800772a <CO_CANrxBufferInit+0x9e>
 80076b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d036      	beq.n	800772a <CO_CANrxBufferInit+0x9e>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	891b      	ldrh	r3, [r3, #8]
 80076c0:	897a      	ldrh	r2, [r7, #10]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d231      	bcs.n	800772a <CO_CANrxBufferInit+0x9e>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6859      	ldr	r1, [r3, #4]
 80076ca:	897a      	ldrh	r2, [r7, #10]
 80076cc:	4613      	mov	r3, r2
 80076ce:	005b      	lsls	r3, r3, #1
 80076d0:	4413      	add	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	440b      	add	r3, r1
 80076d6:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076dc:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076e2:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 80076e4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80076e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80076ec:	b21b      	sxth	r3, r3
 80076ee:	6a3a      	ldr	r2, [r7, #32]
 80076f0:	2a00      	cmp	r2, #0
 80076f2:	d001      	beq.n	80076f8 <CO_CANrxBufferInit+0x6c>
 80076f4:	4a13      	ldr	r2, [pc, #76]	@ (8007744 <CO_CANrxBufferInit+0xb8>)
 80076f6:	e000      	b.n	80076fa <CO_CANrxBufferInit+0x6e>
 80076f8:	2200      	movs	r2, #0
 80076fa:	4313      	orrs	r3, r2
 80076fc:	b21b      	sxth	r3, r3
 80076fe:	b29a      	uxth	r2, r3
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 8007704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007708:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800770c:	b21b      	sxth	r3, r3
 800770e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007712:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007716:	b21b      	sxth	r3, r3
 8007718:	b29a      	uxth	r2, r3
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	699b      	ldr	r3, [r3, #24]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d004      	beq.n	8007730 <CO_CANrxBufferInit+0xa4>
            __NOP();
 8007726:	bf00      	nop
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007728:	e002      	b.n	8007730 <CO_CANrxBufferInit+0xa4>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 800772a:	23ff      	movs	r3, #255	@ 0xff
 800772c:	75fb      	strb	r3, [r7, #23]
 800772e:	e000      	b.n	8007732 <CO_CANrxBufferInit+0xa6>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 8007730:	bf00      	nop
    }

    return ret;
 8007732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007736:	4618      	mov	r0, r3
 8007738:	371c      	adds	r7, #28
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	ffff8000 	.word	0xffff8000

08007748 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 8007748:	b480      	push	{r7}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	607b      	str	r3, [r7, #4]
 8007752:	460b      	mov	r3, r1
 8007754:	817b      	strh	r3, [r7, #10]
 8007756:	4613      	mov	r3, r2
 8007758:	813b      	strh	r3, [r7, #8]
    CO_CANtx_t* buffer = NULL;
 800775a:	2300      	movs	r3, #0
 800775c:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d024      	beq.n	80077ae <CO_CANtxBufferInit+0x66>
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	8a1b      	ldrh	r3, [r3, #16]
 8007768:	897a      	ldrh	r2, [r7, #10]
 800776a:	429a      	cmp	r2, r3
 800776c:	d21f      	bcs.n	80077ae <CO_CANtxBufferInit+0x66>
        buffer = &CANmodule->txArray[index];
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	68d9      	ldr	r1, [r3, #12]
 8007772:	897a      	ldrh	r2, [r7, #10]
 8007774:	4613      	mov	r3, r2
 8007776:	005b      	lsls	r3, r3, #1
 8007778:	4413      	add	r3, r2
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	440b      	add	r3, r1
 800777e:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 8007780:	893b      	ldrh	r3, [r7, #8]
 8007782:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	2a00      	cmp	r2, #0
 800778a:	d002      	beq.n	8007792 <CO_CANtxBufferInit+0x4a>
 800778c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007790:	e000      	b.n	8007794 <CO_CANtxBufferInit+0x4c>
 8007792:	2200      	movs	r2, #0
 8007794:	431a      	orrs	r2, r3
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	f897 2020 	ldrb.w	r2, [r7, #32]
 80077a0:	711a      	strb	r2, [r3, #4]
        buffer->bufferFull = false;
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	2200      	movs	r2, #0
 80077a6:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077ac:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 80077ae:	697b      	ldr	r3, [r7, #20]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	371c      	adds	r7, #28
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 80077c6:	2300      	movs	r3, #0
 80077c8:	73fb      	strb	r3, [r7, #15]
            == HAL_OK;
    }
#else
    static CAN_TxHeaderTypeDef tx_hdr;
    /* Check if TX FIFO is ready to accept more messages */
    if (HAL_CAN_GetTxMailboxesFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	4618      	mov	r0, r3
 80077d2:	f001 fdda 	bl	800938a <HAL_CAN_GetTxMailboxesFreeLevel>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d028      	beq.n	800782e <prv_send_can_message+0x72>
        /*
    		 * RTR flag is part of identifier value
    		 * hence it needs to be properly decoded
    		 */
        tx_hdr.ExtId = 0u;
 80077dc:	4b16      	ldr	r3, [pc, #88]	@ (8007838 <prv_send_can_message+0x7c>)
 80077de:	2200      	movs	r2, #0
 80077e0:	605a      	str	r2, [r3, #4]
        tx_hdr.IDE = CAN_ID_STD;
 80077e2:	4b15      	ldr	r3, [pc, #84]	@ (8007838 <prv_send_can_message+0x7c>)
 80077e4:	2200      	movs	r2, #0
 80077e6:	609a      	str	r2, [r3, #8]
        tx_hdr.DLC = buffer->DLC;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	791b      	ldrb	r3, [r3, #4]
 80077ec:	461a      	mov	r2, r3
 80077ee:	4b12      	ldr	r3, [pc, #72]	@ (8007838 <prv_send_can_message+0x7c>)
 80077f0:	611a      	str	r2, [r3, #16]
        tx_hdr.StdId = buffer->ident & CANID_MASK;
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80077fa:	4a0f      	ldr	r2, [pc, #60]	@ (8007838 <prv_send_can_message+0x7c>)
 80077fc:	6013      	str	r3, [r2, #0]
        tx_hdr.RTR = (buffer->ident & FLAG_RTR) ? CAN_RTR_REMOTE : CAN_RTR_DATA;
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	0b9b      	lsrs	r3, r3, #14
 8007804:	f003 0302 	and.w	r3, r3, #2
 8007808:	4a0b      	ldr	r2, [pc, #44]	@ (8007838 <prv_send_can_message+0x7c>)
 800780a:	60d3      	str	r3, [r2, #12]

        uint32_t TxMailboxNum; // Transmission MailBox number

        /* Now add message to FIFO. Should not fail */
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	6898      	ldr	r0, [r3, #8]
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	1d5a      	adds	r2, r3, #5
 8007816:	f107 0308 	add.w	r3, r7, #8
 800781a:	4907      	ldr	r1, [pc, #28]	@ (8007838 <prv_send_can_message+0x7c>)
 800781c:	f001 fce5 	bl	80091ea <HAL_CAN_AddTxMessage>
 8007820:	4603      	mov	r3, r0
                                       &TxMailboxNum)
                  == HAL_OK;
 8007822:	2b00      	cmp	r3, #0
 8007824:	bf0c      	ite	eq
 8007826:	2301      	moveq	r3, #1
 8007828:	2300      	movne	r3, #0
 800782a:	b2db      	uxtb	r3, r3
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
 800782c:	73fb      	strb	r3, [r7, #15]
    }
#endif
    return success;
 800782e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}
 8007838:	20000464 	.word	0x20000464

0800783c <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 800783c:	b580      	push	{r7, lr}
 800783e:	b086      	sub	sp, #24
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 8007846:	2300      	movs	r3, #0
 8007848:	75fb      	strb	r3, [r7, #23]

    /* Verify overflow */
    if (buffer->bufferFull) {
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00c      	beq.n	800786c <CO_CANsend+0x30>
        if (!CANmodule->firstCANtxMessage) {
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d106      	bne.n	8007868 <CO_CANsend+0x2c>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	8a5b      	ldrh	r3, [r3, #18]
 800785e:	f043 0308 	orr.w	r3, r3, #8
 8007862:	b29a      	uxth	r2, r3
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8007868:	23f7      	movs	r3, #247	@ 0xf7
 800786a:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800786c:	f3ef 8310 	mrs	r3, PRIMASK
 8007870:	613b      	str	r3, [r7, #16]
  return(result);
 8007872:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007878:	b672      	cpsid	i
}
 800787a:	bf00      	nop
    if (prv_send_can_message(CANmodule, buffer)) {
 800787c:	6839      	ldr	r1, [r7, #0]
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7ff ff9c 	bl	80077bc <prv_send_can_message>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d004      	beq.n	8007894 <CO_CANsend+0x58>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	695a      	ldr	r2, [r3, #20]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	61da      	str	r2, [r3, #28]
 8007892:	e009      	b.n	80078a8 <CO_CANsend+0x6c>
    } else {
        buffer->bufferFull = true;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	2201      	movs	r2, #1
 8007898:	611a      	str	r2, [r3, #16]
        CANmodule->CANtxCount++;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3301      	adds	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	849a      	strh	r2, [r3, #36]	@ 0x24
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078ac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f383 8810 	msr	PRIMASK, r3
}
 80078b4:	bf00      	nop

    return err;
 80078b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3718      	adds	r7, #24
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 80078c2:	b480      	push	{r7}
 80078c4:	b087      	sub	sp, #28
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 80078ca:	2300      	movs	r3, #0
 80078cc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80078ce:	f3ef 8310 	mrs	r3, PRIMASK
 80078d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80078d4:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 80078da:	b672      	cpsid	i
}
 80078dc:	bf00      	nop
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	69db      	ldr	r3, [r3, #28]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d004      	beq.n	80078f0 <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 80078ec:	2301      	movs	r3, #1
 80078ee:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d032      	beq.n	8007960 <CO_CANclearPendingSyncPDOs+0x9e>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	8a1b      	ldrh	r3, [r3, #16]
 80078fe:	827b      	strh	r3, [r7, #18]
 8007900:	e02b      	b.n	800795a <CO_CANclearPendingSyncPDOs+0x98>
            if (CANmodule->txArray[i].bufferFull) {
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	68d9      	ldr	r1, [r3, #12]
 8007906:	8a7a      	ldrh	r2, [r7, #18]
 8007908:	4613      	mov	r3, r2
 800790a:	005b      	lsls	r3, r3, #1
 800790c:	4413      	add	r3, r2
 800790e:	00db      	lsls	r3, r3, #3
 8007910:	440b      	add	r3, r1
 8007912:	691b      	ldr	r3, [r3, #16]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d01d      	beq.n	8007954 <CO_CANclearPendingSyncPDOs+0x92>
                if (CANmodule->txArray[i].syncFlag) {
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	68d9      	ldr	r1, [r3, #12]
 800791c:	8a7a      	ldrh	r2, [r7, #18]
 800791e:	4613      	mov	r3, r2
 8007920:	005b      	lsls	r3, r3, #1
 8007922:	4413      	add	r3, r2
 8007924:	00db      	lsls	r3, r3, #3
 8007926:	440b      	add	r3, r1
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d012      	beq.n	8007954 <CO_CANclearPendingSyncPDOs+0x92>
                    CANmodule->txArray[i].bufferFull = false;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68d9      	ldr	r1, [r3, #12]
 8007932:	8a7a      	ldrh	r2, [r7, #18]
 8007934:	4613      	mov	r3, r2
 8007936:	005b      	lsls	r3, r3, #1
 8007938:	4413      	add	r3, r2
 800793a:	00db      	lsls	r3, r3, #3
 800793c:	440b      	add	r3, r1
 800793e:	2200      	movs	r2, #0
 8007940:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007946:	b29b      	uxth	r3, r3
 8007948:	3b01      	subs	r3, #1
 800794a:	b29a      	uxth	r2, r3
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	849a      	strh	r2, [r3, #36]	@ 0x24
                    tpdoDeleted = 2U;
 8007950:	2302      	movs	r3, #2
 8007952:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 8007954:	8a7b      	ldrh	r3, [r7, #18]
 8007956:	3b01      	subs	r3, #1
 8007958:	827b      	strh	r3, [r7, #18]
 800795a:	8a7b      	ldrh	r3, [r7, #18]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1d0      	bne.n	8007902 <CO_CANclearPendingSyncPDOs+0x40>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007964:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	f383 8810 	msr	PRIMASK, r3
}
 800796c:	bf00      	nop
    if (tpdoDeleted) {
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d006      	beq.n	8007982 <CO_CANclearPendingSyncPDOs+0xc0>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	8a5b      	ldrh	r3, [r3, #18]
 8007978:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800797c:	b29a      	uxth	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	825a      	strh	r2, [r3, #18]
    }
}
 8007982:	bf00      	nop
 8007984:	371c      	adds	r7, #28
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 800798e:	b480      	push	{r7}
 8007990:	b085      	sub	sp, #20
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 8007996:	2300      	movs	r3, #0
 8007998:	60bb      	str	r3, [r7, #8]

        CANmodule->CANerrorStatus = status;
    }
#else

    err = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699b      	ldr	r3, [r3, #24]
 80079a4:	f003 0307 	and.w	r3, r3, #7
 80079a8:	60bb      	str	r3, [r7, #8]
          & (CAN_ESR_BOFF | CAN_ESR_EPVF | CAN_ESR_EWGF);

    //    uint32_t esrVal = ((CAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->ESR; Debug purpose
    if (CANmodule->errOld != err) {
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d02e      	beq.n	8007a12 <CO_CANmodule_process+0x84>

        uint16_t status = CANmodule->CANerrorStatus;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	8a5b      	ldrh	r3, [r3, #18]
 80079b8:	81fb      	strh	r3, [r7, #14]

        CANmodule->errOld = err;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	68ba      	ldr	r2, [r7, #8]
 80079be:	629a      	str	r2, [r3, #40]	@ 0x28

        if (err & CAN_ESR_BOFF) {
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	f003 0304 	and.w	r3, r3, #4
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d004      	beq.n	80079d4 <CO_CANmodule_process+0x46>
            status |= CO_CAN_ERRTX_BUS_OFF;
 80079ca:	89fb      	ldrh	r3, [r7, #14]
 80079cc:	f043 0304 	orr.w	r3, r3, #4
 80079d0:	81fb      	strh	r3, [r7, #14]
 80079d2:	e01b      	b.n	8007a0c <CO_CANmodule_process+0x7e>
            // In this driver, we assume that auto bus recovery is activated ! so this error will eventually handled automatically.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 80079d4:	89fb      	ldrh	r3, [r7, #14]
 80079d6:	f423 7341 	bic.w	r3, r3, #772	@ 0x304
 80079da:	f023 0303 	bic.w	r3, r3, #3
 80079de:	81fb      	strh	r3, [r7, #14]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & CAN_ESR_EWGF) {
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	f003 0301 	and.w	r3, r3, #1
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d005      	beq.n	80079f6 <CO_CANmodule_process+0x68>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 80079ea:	89fb      	ldrh	r3, [r7, #14]
 80079ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079f0:	f043 0301 	orr.w	r3, r3, #1
 80079f4:	81fb      	strh	r3, [r7, #14]
            }

            if (err & CAN_ESR_EPVF) {
 80079f6:	68bb      	ldr	r3, [r7, #8]
 80079f8:	f003 0302 	and.w	r3, r3, #2
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d005      	beq.n	8007a0c <CO_CANmodule_process+0x7e>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 8007a00:	89fb      	ldrh	r3, [r7, #14]
 8007a02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007a06:	f043 0302 	orr.w	r3, r3, #2
 8007a0a:	81fb      	strh	r3, [r7, #14]
            }
        }

        CANmodule->CANerrorStatus = status;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	89fa      	ldrh	r2, [r7, #14]
 8007a10:	825a      	strh	r2, [r3, #18]
    }

#endif
}
 8007a12:	bf00      	nop
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr
	...

08007a20 <prv_read_can_received_msg>:
 */

static void
prv_read_can_received_msg(CAN_HandleTypeDef* hcan, uint32_t fifo, uint32_t fifo_isrs)

{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08c      	sub	sp, #48	@ 0x30
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
    CO_CANrxMsg_t rcvMsg;
    CO_CANrx_t* buffer = NULL; /* receive message buffer from CO_CANmodule_t object. */
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint16_t index;            /* index of received message */
    uint32_t rcvMsgIdent;      /* identifier of the received message */
    uint8_t messageFound = 0;
 8007a30:	2300      	movs	r3, #0
 8007a32:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29


    static CAN_RxHeaderTypeDef rx_hdr;
    /* Read received message from FIFO */
    if (HAL_CAN_GetRxMessage(hcan, fifo, &rx_hdr, rcvMsg.data) != HAL_OK) {
 8007a36:	f107 0314 	add.w	r3, r7, #20
 8007a3a:	3305      	adds	r3, #5
 8007a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8007af0 <prv_read_can_received_msg+0xd0>)
 8007a3e:	68b9      	ldr	r1, [r7, #8]
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f001 fcd7 	bl	80093f4 <HAL_CAN_GetRxMessage>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d14c      	bne.n	8007ae6 <prv_read_can_received_msg+0xc6>
        return;
    }
    /* Setup identifier (with RTR) and length */
    rcvMsg.ident = rx_hdr.StdId | (rx_hdr.RTR == CAN_RTR_REMOTE ? FLAG_RTR : 0x00);
 8007a4c:	4b28      	ldr	r3, [pc, #160]	@ (8007af0 <prv_read_can_received_msg+0xd0>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a27      	ldr	r2, [pc, #156]	@ (8007af0 <prv_read_can_received_msg+0xd0>)
 8007a52:	68d2      	ldr	r2, [r2, #12]
 8007a54:	2a02      	cmp	r2, #2
 8007a56:	d102      	bne.n	8007a5e <prv_read_can_received_msg+0x3e>
 8007a58:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8007a5c:	e000      	b.n	8007a60 <prv_read_can_received_msg+0x40>
 8007a5e:	2200      	movs	r2, #0
 8007a60:	4313      	orrs	r3, r2
 8007a62:	617b      	str	r3, [r7, #20]
    rcvMsg.dlc = rx_hdr.DLC;
 8007a64:	4b22      	ldr	r3, [pc, #136]	@ (8007af0 <prv_read_can_received_msg+0xd0>)
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	b2db      	uxtb	r3, r3
 8007a6a:	763b      	strb	r3, [r7, #24]
    rcvMsgIdent = rcvMsg.ident;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	627b      	str	r3, [r7, #36]	@ 0x24

    /*
     * Hardware filters are not used for the moment
     * \todo: Implement hardware filters...
     */
    if (CANModule_local->useCANrxFilters) {
 8007a70:	4b20      	ldr	r3, [pc, #128]	@ (8007af4 <prv_read_can_received_msg+0xd4>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	699b      	ldr	r3, [r3, #24]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <prv_read_can_received_msg+0x5e>
        __BKPT(0);
 8007a7a:	be00      	bkpt	0x0000
 8007a7c:	e01f      	b.n	8007abe <prv_read_can_received_msg+0x9e>
    } else {
        /*
         * We are not using hardware filters, hence it is necessary
         * to manually match received message ID with all buffers
         */
        buffer = CANModule_local->rxArray;
 8007a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8007af4 <prv_read_can_received_msg+0xd4>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007a86:	4b1b      	ldr	r3, [pc, #108]	@ (8007af4 <prv_read_can_received_msg+0xd4>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	891b      	ldrh	r3, [r3, #8]
 8007a8c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007a8e:	e013      	b.n	8007ab8 <prv_read_can_received_msg+0x98>
            if (((rcvMsgIdent ^ buffer->ident) & buffer->mask) == 0U) {
 8007a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	461a      	mov	r2, r3
 8007a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a98:	4053      	eors	r3, r2
 8007a9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a9c:	8852      	ldrh	r2, [r2, #2]
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d103      	bne.n	8007aac <prv_read_can_received_msg+0x8c>
                messageFound = 1;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
                break;
 8007aaa:	e008      	b.n	8007abe <prv_read_can_received_msg+0x9e>
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007aac:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007aae:	3b01      	subs	r3, #1
 8007ab0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8007ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab4:	330c      	adds	r3, #12
 8007ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007ab8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e8      	bne.n	8007a90 <prv_read_can_received_msg+0x70>
            }
        }
    }

    /* Call specific function, which will process the message */
    if (messageFound && buffer != NULL && buffer->CANrx_callback != NULL) {
 8007abe:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d010      	beq.n	8007ae8 <prv_read_can_received_msg+0xc8>
 8007ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00d      	beq.n	8007ae8 <prv_read_can_received_msg+0xc8>
 8007acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d009      	beq.n	8007ae8 <prv_read_can_received_msg+0xc8>
        buffer->CANrx_callback(buffer->object, (void*)&rcvMsg);
 8007ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ada:	6852      	ldr	r2, [r2, #4]
 8007adc:	f107 0114 	add.w	r1, r7, #20
 8007ae0:	4610      	mov	r0, r2
 8007ae2:	4798      	blx	r3
 8007ae4:	e000      	b.n	8007ae8 <prv_read_can_received_msg+0xc8>
        return;
 8007ae6:	bf00      	nop
    }
}
 8007ae8:	3730      	adds	r7, #48	@ 0x30
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	2000047c 	.word	0x2000047c
 8007af4:	20000460 	.word	0x20000460

08007af8 <HAL_CAN_RxFifo0MsgPendingCallback>:
 * \brief           Rx FIFO 0 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
    prv_read_can_received_msg(hcan, CAN_RX_FIFO0, 0);
 8007b00:	2200      	movs	r2, #0
 8007b02:	2100      	movs	r1, #0
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f7ff ff8b 	bl	8007a20 <prv_read_can_received_msg>

}
 8007b0a:	bf00      	nop
 8007b0c:	3708      	adds	r7, #8
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <HAL_CAN_RxFifo1MsgPendingCallback>:
 * \brief           Rx FIFO 1 callback.
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 */
void
HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef* hcan) {
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b082      	sub	sp, #8
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
    prv_read_can_received_msg(hcan, CAN_RX_FIFO1, 0);
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	2101      	movs	r1, #1
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f7ff ff7e 	bl	8007a20 <prv_read_can_received_msg>
}
 8007b24:	bf00      	nop
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <CO_CANinterrupt_TX>:
 * \param[in]       hcan: pointer to an CAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified CAN.
 * \param[in]       MailboxNumber: the mailbox number that has been transmitted
 */
void
CO_CANinterrupt_TX(CO_CANmodule_t* CANmodule, uint32_t MailboxNumber) {
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b086      	sub	sp, #24
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]

    CANmodule->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	621a      	str	r2, [r3, #32]
    CANmodule->bufferInhibitFlag = false;            /* Clear flag from previous message */
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	61da      	str	r2, [r3, #28]
    if (CANmodule->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d03d      	beq.n	8007bc8 <CO_CANinterrupt_TX+0x9c>
        CO_CANtx_t* buffer = &CANmodule->txArray[0]; /* Start with first buffer handle */
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007b52:	f3ef 8310 	mrs	r3, PRIMASK
 8007b56:	60fb      	str	r3, [r7, #12]
  return(result);
 8007b58:	68fa      	ldr	r2, [r7, #12]
		 * This function is always called from interrupt,
		 * however to make sure no preemption can happen, interrupts are anyway locked
		 * (unless you can guarantee no higher priority interrupt will try to access to CAN instance and send data,
		 *  then no need to lock interrupts..)
		 */
        CO_LOCK_CAN_SEND(CANmodule);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007b5e:	b672      	cpsid	i
}
 8007b60:	bf00      	nop
        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	8a1b      	ldrh	r3, [r3, #16]
 8007b66:	827b      	strh	r3, [r7, #18]
 8007b68:	e01e      	b.n	8007ba8 <CO_CANinterrupt_TX+0x7c>
            /* Try to send message */
            if (buffer->bufferFull) {
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d014      	beq.n	8007b9c <CO_CANinterrupt_TX+0x70>
                if (prv_send_can_message(CANmodule, buffer)) {
 8007b72:	6979      	ldr	r1, [r7, #20]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f7ff fe21 	bl	80077bc <prv_send_can_message>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d00d      	beq.n	8007b9c <CO_CANinterrupt_TX+0x70>
                    buffer->bufferFull = false;
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2200      	movs	r2, #0
 8007b84:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007b8a:	b29b      	uxth	r3, r3
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	b29a      	uxth	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	849a      	strh	r2, [r3, #36]	@ 0x24
                    CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	695a      	ldr	r2, [r3, #20]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	61da      	str	r2, [r3, #28]
        for (i = CANmodule->txSize; i > 0U; --i, ++buffer) {
 8007b9c:	8a7b      	ldrh	r3, [r7, #18]
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	827b      	strh	r3, [r7, #18]
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	3318      	adds	r3, #24
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	8a7b      	ldrh	r3, [r7, #18]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1dd      	bne.n	8007b6a <CO_CANinterrupt_TX+0x3e>
                }
            }
        }
        /* Clear counter if no more messages */
        if (i == 0U) {
 8007bae:	8a7b      	ldrh	r3, [r7, #18]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d102      	bne.n	8007bba <CO_CANinterrupt_TX+0x8e>
            CANmodule->CANtxCount = 0U;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	849a      	strh	r2, [r3, #36]	@ 0x24
        }
        CO_UNLOCK_CAN_SEND(CANmodule);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	f383 8810 	msr	PRIMASK, r3
}
 8007bc6:	bf00      	nop
    }
}
 8007bc8:	bf00      	nop
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <HAL_CAN_TxMailbox0CompleteCallback>:

void
HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007bd8:	4b04      	ldr	r3, [pc, #16]	@ (8007bec <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	2101      	movs	r1, #1
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7ff ffa4 	bl	8007b2c <CO_CANinterrupt_TX>
}
 8007be4:	bf00      	nop
 8007be6:	3708      	adds	r7, #8
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	20000460 	.word	0x20000460

08007bf0 <HAL_CAN_TxMailbox1CompleteCallback>:

void
HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b082      	sub	sp, #8
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007bf8:	4b04      	ldr	r3, [pc, #16]	@ (8007c0c <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	2101      	movs	r1, #1
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7ff ff94 	bl	8007b2c <CO_CANinterrupt_TX>
}
 8007c04:	bf00      	nop
 8007c06:	3708      	adds	r7, #8
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	20000460 	.word	0x20000460

08007c10 <HAL_CAN_TxMailbox2CompleteCallback>:

void
HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef* hcan) {
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b082      	sub	sp, #8
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
    CO_CANinterrupt_TX(CANModule_local, CAN_TX_MAILBOX0);
 8007c18:	4b04      	ldr	r3, [pc, #16]	@ (8007c2c <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	2101      	movs	r1, #1
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7ff ff84 	bl	8007b2c <CO_CANinterrupt_TX>
}
 8007c24:	bf00      	nop
 8007c26:	3708      	adds	r7, #8
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	20000460 	.word	0x20000460

08007c30 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
/* Timer interrupt function executes every 1 ms */
void
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim) {
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
    if (htim == canopenNodeSTM32->timerHandle) {
 8007c38:	4b05      	ldr	r3, [pc, #20]	@ (8007c50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d101      	bne.n	8007c48 <HAL_TIM_PeriodElapsedCallback+0x18>
        canopen_app_interrupt();
 8007c44:	f7ff fb14 	bl	8007270 <canopen_app_interrupt>
    }
}
 8007c48:	bf00      	nop
 8007c4a:	3708      	adds	r7, #8
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	2000044c 	.word	0x2000044c

08007c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b086      	sub	sp, #24
 8007c58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007c5a:	f000 ffeb 	bl	8008c34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007c5e:	f000 f843 	bl	8007ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007c62:	f000 fad5 	bl	8008210 <MX_GPIO_Init>
  MX_I2C1_Init();
 8007c66:	f000 f8e1 	bl	8007e2c <MX_I2C1_Init>
  MX_SPI1_Init();
 8007c6a:	f000 fa4d 	bl	8008108 <MX_SPI1_Init>
  MX_TIM14_Init();
 8007c6e:	f000 fa81 	bl	8008174 <MX_TIM14_Init>
  MX_CAN1_Init();
 8007c72:	f000 f8a5 	bl	8007dc0 <MX_CAN1_Init>
  MX_USART6_UART_Init();
 8007c76:	f000 faa1 	bl	80081bc <MX_USART6_UART_Init>
  MX_RTC_Init();
 8007c7a:	f000 f905 	bl	8007e88 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  CANopenNodeSTM32 canOpenNodeSTM32;
  canOpenNodeSTM32.CANHandle = &hcan1;
 8007c7e:	4b16      	ldr	r3, [pc, #88]	@ (8007cd8 <main+0x84>)
 8007c80:	60bb      	str	r3, [r7, #8]
  canOpenNodeSTM32.HWInitFunction = MX_CAN1_Init;
 8007c82:	4b16      	ldr	r3, [pc, #88]	@ (8007cdc <main+0x88>)
 8007c84:	60fb      	str	r3, [r7, #12]
  canOpenNodeSTM32.timerHandle = &htim14;
 8007c86:	4b16      	ldr	r3, [pc, #88]	@ (8007ce0 <main+0x8c>)
 8007c88:	607b      	str	r3, [r7, #4]
  canOpenNodeSTM32.desiredNodeID = 1;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	703b      	strb	r3, [r7, #0]
  canOpenNodeSTM32.baudrate = 100;
 8007c8e:	2364      	movs	r3, #100	@ 0x64
 8007c90:	807b      	strh	r3, [r7, #2]
  canopen_app_init(&canOpenNodeSTM32);
 8007c92:	463b      	mov	r3, r7
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff f913 	bl	8006ec0 <canopen_app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, !canOpenNodeSTM32.outStatusLEDGreen);
 8007c9a:	7c3b      	ldrb	r3, [r7, #16]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bf0c      	ite	eq
 8007ca0:	2301      	moveq	r3, #1
 8007ca2:	2300      	movne	r3, #0
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	461a      	mov	r2, r3
 8007ca8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8007cac:	480d      	ldr	r0, [pc, #52]	@ (8007ce4 <main+0x90>)
 8007cae:	f002 fb79 	bl	800a3a4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, !canOpenNodeSTM32.outStatusLEDRed);
 8007cb2:	7c7b      	ldrb	r3, [r7, #17]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	bf0c      	ite	eq
 8007cb8:	2301      	moveq	r3, #1
 8007cba:	2300      	movne	r3, #0
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007cc4:	4807      	ldr	r0, [pc, #28]	@ (8007ce4 <main+0x90>)
 8007cc6:	f002 fb6d 	bl	800a3a4 <HAL_GPIO_WritePin>
	  canopen_app_process();
 8007cca:	f7ff fa65 	bl	8007198 <canopen_app_process>
	  RTC_Monitor();
 8007cce:	f000 fc2f 	bl	8008530 <RTC_Monitor>
  {
 8007cd2:	bf00      	nop
 8007cd4:	e7e1      	b.n	8007c9a <main+0x46>
 8007cd6:	bf00      	nop
 8007cd8:	20000498 	.word	0x20000498
 8007cdc:	08007dc1 	.word	0x08007dc1
 8007ce0:	2000058c 	.word	0x2000058c
 8007ce4:	40020c00 	.word	0x40020c00

08007ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b094      	sub	sp, #80	@ 0x50
 8007cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007cee:	f107 0320 	add.w	r3, r7, #32
 8007cf2:	2230      	movs	r2, #48	@ 0x30
 8007cf4:	2100      	movs	r1, #0
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f005 fb7a 	bl	800d3f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007cfc:	f107 030c 	add.w	r3, r7, #12
 8007d00:	2200      	movs	r2, #0
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	605a      	str	r2, [r3, #4]
 8007d06:	609a      	str	r2, [r3, #8]
 8007d08:	60da      	str	r2, [r3, #12]
 8007d0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	60bb      	str	r3, [r7, #8]
 8007d10:	4b29      	ldr	r3, [pc, #164]	@ (8007db8 <SystemClock_Config+0xd0>)
 8007d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d14:	4a28      	ldr	r2, [pc, #160]	@ (8007db8 <SystemClock_Config+0xd0>)
 8007d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8007d1c:	4b26      	ldr	r3, [pc, #152]	@ (8007db8 <SystemClock_Config+0xd0>)
 8007d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d24:	60bb      	str	r3, [r7, #8]
 8007d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007d28:	2300      	movs	r3, #0
 8007d2a:	607b      	str	r3, [r7, #4]
 8007d2c:	4b23      	ldr	r3, [pc, #140]	@ (8007dbc <SystemClock_Config+0xd4>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	4a22      	ldr	r2, [pc, #136]	@ (8007dbc <SystemClock_Config+0xd4>)
 8007d32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007d36:	6013      	str	r3, [r2, #0]
 8007d38:	4b20      	ldr	r3, [pc, #128]	@ (8007dbc <SystemClock_Config+0xd4>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d40:	607b      	str	r3, [r7, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8007d44:	2309      	movs	r3, #9
 8007d46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007d48:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8007d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007d52:	2302      	movs	r3, #2
 8007d54:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007d56:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8007d5c:	2304      	movs	r3, #4
 8007d5e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007d60:	23a8      	movs	r3, #168	@ 0xa8
 8007d62:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007d64:	2302      	movs	r3, #2
 8007d66:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007d68:	2307      	movs	r3, #7
 8007d6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007d6c:	f107 0320 	add.w	r3, r7, #32
 8007d70:	4618      	mov	r0, r3
 8007d72:	f002 fc75 	bl	800a660 <HAL_RCC_OscConfig>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d001      	beq.n	8007d80 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8007d7c:	f000 fc12 	bl	80085a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007d80:	230f      	movs	r3, #15
 8007d82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007d84:	2302      	movs	r3, #2
 8007d86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007d8c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8007d90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007d92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007d98:	f107 030c 	add.w	r3, r7, #12
 8007d9c:	2105      	movs	r1, #5
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f002 fed6 	bl	800ab50 <HAL_RCC_ClockConfig>
 8007da4:	4603      	mov	r3, r0
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d001      	beq.n	8007dae <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8007daa:	f000 fbfb 	bl	80085a4 <Error_Handler>
  }
}
 8007dae:	bf00      	nop
 8007db0:	3750      	adds	r7, #80	@ 0x50
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop
 8007db8:	40023800 	.word	0x40023800
 8007dbc:	40007000 	.word	0x40007000

08007dc0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8007dc4:	4b17      	ldr	r3, [pc, #92]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dc6:	4a18      	ldr	r2, [pc, #96]	@ (8007e28 <MX_CAN1_Init+0x68>)
 8007dc8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 8007dca:	4b16      	ldr	r3, [pc, #88]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dcc:	2215      	movs	r2, #21
 8007dce:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8007dd0:	4b14      	ldr	r3, [pc, #80]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8007dd6:	4b13      	ldr	r3, [pc, #76]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dd8:	2200      	movs	r2, #0
 8007dda:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 8007ddc:	4b11      	ldr	r3, [pc, #68]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dde:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 8007de2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 8007de4:	4b0f      	ldr	r3, [pc, #60]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007de6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8007dea:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8007dec:	4b0d      	ldr	r3, [pc, #52]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dee:	2200      	movs	r2, #0
 8007df0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8007df2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8007df8:	4b0a      	ldr	r3, [pc, #40]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8007dfe:	4b09      	ldr	r3, [pc, #36]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007e00:	2200      	movs	r2, #0
 8007e02:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8007e04:	4b07      	ldr	r3, [pc, #28]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007e06:	2200      	movs	r2, #0
 8007e08:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8007e0a:	4b06      	ldr	r3, [pc, #24]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8007e10:	4804      	ldr	r0, [pc, #16]	@ (8007e24 <MX_CAN1_Init+0x64>)
 8007e12:	f000 ff81 	bl	8008d18 <HAL_CAN_Init>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d001      	beq.n	8007e20 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8007e1c:	f000 fbc2 	bl	80085a4 <Error_Handler>
//   {
// 	  Error_Handler();
//   }
  /* USER CODE END CAN1_Init 2 */

}
 8007e20:	bf00      	nop
 8007e22:	bd80      	pop	{r7, pc}
 8007e24:	20000498 	.word	0x20000498
 8007e28:	40006400 	.word	0x40006400

08007e2c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8007e30:	4b12      	ldr	r3, [pc, #72]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e32:	4a13      	ldr	r2, [pc, #76]	@ (8007e80 <MX_I2C1_Init+0x54>)
 8007e34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8007e36:	4b11      	ldr	r3, [pc, #68]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e38:	4a12      	ldr	r2, [pc, #72]	@ (8007e84 <MX_I2C1_Init+0x58>)
 8007e3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8007e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8007e42:	4b0e      	ldr	r3, [pc, #56]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007e48:	4b0c      	ldr	r3, [pc, #48]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8007e4e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007e50:	4b0a      	ldr	r3, [pc, #40]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8007e56:	4b09      	ldr	r3, [pc, #36]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007e5c:	4b07      	ldr	r3, [pc, #28]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e5e:	2200      	movs	r2, #0
 8007e60:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007e62:	4b06      	ldr	r3, [pc, #24]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e64:	2200      	movs	r2, #0
 8007e66:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8007e68:	4804      	ldr	r0, [pc, #16]	@ (8007e7c <MX_I2C1_Init+0x50>)
 8007e6a:	f002 fab5 	bl	800a3d8 <HAL_I2C_Init>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8007e74:	f000 fb96 	bl	80085a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007e78:	bf00      	nop
 8007e7a:	bd80      	pop	{r7, pc}
 8007e7c:	200004c0 	.word	0x200004c0
 8007e80:	40005400 	.word	0x40005400
 8007e84:	000186a0 	.word	0x000186a0

08007e88 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b086      	sub	sp, #24
 8007e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8007e8e:	1d3b      	adds	r3, r7, #4
 8007e90:	2200      	movs	r2, #0
 8007e92:	601a      	str	r2, [r3, #0]
 8007e94:	605a      	str	r2, [r3, #4]
 8007e96:	609a      	str	r2, [r3, #8]
 8007e98:	60da      	str	r2, [r3, #12]
 8007e9a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8007ea0:	4b92      	ldr	r3, [pc, #584]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ea2:	4a93      	ldr	r2, [pc, #588]	@ (80080f0 <MX_RTC_Init+0x268>)
 8007ea4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8007ea6:	4b91      	ldr	r3, [pc, #580]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8007eac:	4b8f      	ldr	r3, [pc, #572]	@ (80080ec <MX_RTC_Init+0x264>)
 8007eae:	227f      	movs	r2, #127	@ 0x7f
 8007eb0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8007eb2:	4b8e      	ldr	r3, [pc, #568]	@ (80080ec <MX_RTC_Init+0x264>)
 8007eb4:	22ff      	movs	r2, #255	@ 0xff
 8007eb6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007eb8:	4b8c      	ldr	r3, [pc, #560]	@ (80080ec <MX_RTC_Init+0x264>)
 8007eba:	2200      	movs	r2, #0
 8007ebc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8007ebe:	4b8b      	ldr	r3, [pc, #556]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8007ec4:	4b89      	ldr	r3, [pc, #548]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8007eca:	4888      	ldr	r0, [pc, #544]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ecc:	f003 f942 	bl	800b154 <HAL_RTC_Init>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d001      	beq.n	8007eda <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8007ed6:	f000 fb65 	bl	80085a4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8007eda:	2300      	movs	r3, #0
 8007edc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8007eee:	1d3b      	adds	r3, r7, #4
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	487d      	ldr	r0, [pc, #500]	@ (80080ec <MX_RTC_Init+0x264>)
 8007ef6:	f003 f9b0 	bl	800b25a <HAL_RTC_SetTime>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d001      	beq.n	8007f04 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8007f00:	f000 fb50 	bl	80085a4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007f04:	2301      	movs	r3, #1
 8007f06:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8007f10:	2300      	movs	r3, #0
 8007f12:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8007f14:	463b      	mov	r3, r7
 8007f16:	2200      	movs	r2, #0
 8007f18:	4619      	mov	r1, r3
 8007f1a:	4874      	ldr	r0, [pc, #464]	@ (80080ec <MX_RTC_Init+0x264>)
 8007f1c:	f003 fa95 	bl	800b44a <HAL_RTC_SetDate>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d001      	beq.n	8007f2a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8007f26:	f000 fb3d 	bl	80085a4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Parse time string */
   sTime.Hours = ((__TIME__[0] - '0') * 10) + (__TIME__[1] - '0');
 8007f2a:	2332      	movs	r3, #50	@ 0x32
 8007f2c:	3b30      	subs	r3, #48	@ 0x30
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	461a      	mov	r2, r3
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	4413      	add	r3, r2
 8007f36:	005b      	lsls	r3, r3, #1
 8007f38:	b2db      	uxtb	r3, r3
 8007f3a:	2230      	movs	r2, #48	@ 0x30
 8007f3c:	4413      	add	r3, r2
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	3b30      	subs	r3, #48	@ 0x30
 8007f42:	b2db      	uxtb	r3, r3
 8007f44:	713b      	strb	r3, [r7, #4]
   sTime.Minutes = ((__TIME__[3] - '0') * 10) + (__TIME__[4] - '0');
 8007f46:	2335      	movs	r3, #53	@ 0x35
 8007f48:	3b30      	subs	r3, #48	@ 0x30
 8007f4a:	b2db      	uxtb	r3, r3
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	0092      	lsls	r2, r2, #2
 8007f50:	4413      	add	r3, r2
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2234      	movs	r2, #52	@ 0x34
 8007f58:	4413      	add	r3, r2
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	3b30      	subs	r3, #48	@ 0x30
 8007f5e:	b2db      	uxtb	r3, r3
 8007f60:	717b      	strb	r3, [r7, #5]
   sTime.Seconds = ((__TIME__[6] - '0') * 10) + (__TIME__[7] - '0');
 8007f62:	2333      	movs	r3, #51	@ 0x33
 8007f64:	3b30      	subs	r3, #48	@ 0x30
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	461a      	mov	r2, r3
 8007f6a:	0092      	lsls	r2, r2, #2
 8007f6c:	4413      	add	r3, r2
 8007f6e:	005b      	lsls	r3, r3, #1
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2235      	movs	r2, #53	@ 0x35
 8007f74:	4413      	add	r3, r2
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	3b30      	subs	r3, #48	@ 0x30
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	71bb      	strb	r3, [r7, #6]
   /* Parse date string - Month */
   if (__DATE__[0] == 'J' && __DATE__[1] == 'a' && __DATE__[2] == 'n') sDate.Month = RTC_MONTH_JANUARY;
 8007f7e:	234d      	movs	r3, #77	@ 0x4d
 8007f80:	2b4a      	cmp	r3, #74	@ 0x4a
 8007f82:	d108      	bne.n	8007f96 <MX_RTC_Init+0x10e>
 8007f84:	2361      	movs	r3, #97	@ 0x61
 8007f86:	2b61      	cmp	r3, #97	@ 0x61
 8007f88:	d105      	bne.n	8007f96 <MX_RTC_Init+0x10e>
 8007f8a:	2379      	movs	r3, #121	@ 0x79
 8007f8c:	2b6e      	cmp	r3, #110	@ 0x6e
 8007f8e:	d102      	bne.n	8007f96 <MX_RTC_Init+0x10e>
 8007f90:	2301      	movs	r3, #1
 8007f92:	707b      	strb	r3, [r7, #1]
 8007f94:	e05e      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'F') sDate.Month = RTC_MONTH_FEBRUARY;
 8007f96:	234d      	movs	r3, #77	@ 0x4d
 8007f98:	2b46      	cmp	r3, #70	@ 0x46
 8007f9a:	d102      	bne.n	8007fa2 <MX_RTC_Init+0x11a>
 8007f9c:	2302      	movs	r3, #2
 8007f9e:	707b      	strb	r3, [r7, #1]
 8007fa0:	e058      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'M' && __DATE__[1] == 'a' && __DATE__[2] == 'r') sDate.Month = RTC_MONTH_MARCH;
 8007fa2:	234d      	movs	r3, #77	@ 0x4d
 8007fa4:	2b4d      	cmp	r3, #77	@ 0x4d
 8007fa6:	d108      	bne.n	8007fba <MX_RTC_Init+0x132>
 8007fa8:	2361      	movs	r3, #97	@ 0x61
 8007faa:	2b61      	cmp	r3, #97	@ 0x61
 8007fac:	d105      	bne.n	8007fba <MX_RTC_Init+0x132>
 8007fae:	2379      	movs	r3, #121	@ 0x79
 8007fb0:	2b72      	cmp	r3, #114	@ 0x72
 8007fb2:	d102      	bne.n	8007fba <MX_RTC_Init+0x132>
 8007fb4:	2303      	movs	r3, #3
 8007fb6:	707b      	strb	r3, [r7, #1]
 8007fb8:	e04c      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'A' && __DATE__[1] == 'p') sDate.Month = RTC_MONTH_APRIL;
 8007fba:	234d      	movs	r3, #77	@ 0x4d
 8007fbc:	2b41      	cmp	r3, #65	@ 0x41
 8007fbe:	d105      	bne.n	8007fcc <MX_RTC_Init+0x144>
 8007fc0:	2361      	movs	r3, #97	@ 0x61
 8007fc2:	2b70      	cmp	r3, #112	@ 0x70
 8007fc4:	d102      	bne.n	8007fcc <MX_RTC_Init+0x144>
 8007fc6:	2304      	movs	r3, #4
 8007fc8:	707b      	strb	r3, [r7, #1]
 8007fca:	e043      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'M' && __DATE__[1] == 'a' && __DATE__[2] == 'y') sDate.Month = RTC_MONTH_MAY;
 8007fcc:	234d      	movs	r3, #77	@ 0x4d
 8007fce:	2b4d      	cmp	r3, #77	@ 0x4d
 8007fd0:	d108      	bne.n	8007fe4 <MX_RTC_Init+0x15c>
 8007fd2:	2361      	movs	r3, #97	@ 0x61
 8007fd4:	2b61      	cmp	r3, #97	@ 0x61
 8007fd6:	d105      	bne.n	8007fe4 <MX_RTC_Init+0x15c>
 8007fd8:	2379      	movs	r3, #121	@ 0x79
 8007fda:	2b79      	cmp	r3, #121	@ 0x79
 8007fdc:	d102      	bne.n	8007fe4 <MX_RTC_Init+0x15c>
 8007fde:	2305      	movs	r3, #5
 8007fe0:	707b      	strb	r3, [r7, #1]
 8007fe2:	e037      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'J' && __DATE__[1] == 'u' && __DATE__[2] == 'n') sDate.Month = RTC_MONTH_JUNE;
 8007fe4:	234d      	movs	r3, #77	@ 0x4d
 8007fe6:	2b4a      	cmp	r3, #74	@ 0x4a
 8007fe8:	d108      	bne.n	8007ffc <MX_RTC_Init+0x174>
 8007fea:	2361      	movs	r3, #97	@ 0x61
 8007fec:	2b75      	cmp	r3, #117	@ 0x75
 8007fee:	d105      	bne.n	8007ffc <MX_RTC_Init+0x174>
 8007ff0:	2379      	movs	r3, #121	@ 0x79
 8007ff2:	2b6e      	cmp	r3, #110	@ 0x6e
 8007ff4:	d102      	bne.n	8007ffc <MX_RTC_Init+0x174>
 8007ff6:	2306      	movs	r3, #6
 8007ff8:	707b      	strb	r3, [r7, #1]
 8007ffa:	e02b      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'J' && __DATE__[1] == 'u' && __DATE__[2] == 'l') sDate.Month = RTC_MONTH_JULY;
 8007ffc:	234d      	movs	r3, #77	@ 0x4d
 8007ffe:	2b4a      	cmp	r3, #74	@ 0x4a
 8008000:	d108      	bne.n	8008014 <MX_RTC_Init+0x18c>
 8008002:	2361      	movs	r3, #97	@ 0x61
 8008004:	2b75      	cmp	r3, #117	@ 0x75
 8008006:	d105      	bne.n	8008014 <MX_RTC_Init+0x18c>
 8008008:	2379      	movs	r3, #121	@ 0x79
 800800a:	2b6c      	cmp	r3, #108	@ 0x6c
 800800c:	d102      	bne.n	8008014 <MX_RTC_Init+0x18c>
 800800e:	2307      	movs	r3, #7
 8008010:	707b      	strb	r3, [r7, #1]
 8008012:	e01f      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'A' && __DATE__[1] == 'u') sDate.Month = RTC_MONTH_AUGUST;
 8008014:	234d      	movs	r3, #77	@ 0x4d
 8008016:	2b41      	cmp	r3, #65	@ 0x41
 8008018:	d105      	bne.n	8008026 <MX_RTC_Init+0x19e>
 800801a:	2361      	movs	r3, #97	@ 0x61
 800801c:	2b75      	cmp	r3, #117	@ 0x75
 800801e:	d102      	bne.n	8008026 <MX_RTC_Init+0x19e>
 8008020:	2308      	movs	r3, #8
 8008022:	707b      	strb	r3, [r7, #1]
 8008024:	e016      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'S') sDate.Month = RTC_MONTH_SEPTEMBER;
 8008026:	234d      	movs	r3, #77	@ 0x4d
 8008028:	2b53      	cmp	r3, #83	@ 0x53
 800802a:	d102      	bne.n	8008032 <MX_RTC_Init+0x1aa>
 800802c:	2309      	movs	r3, #9
 800802e:	707b      	strb	r3, [r7, #1]
 8008030:	e010      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'O') sDate.Month = RTC_MONTH_OCTOBER;
 8008032:	234d      	movs	r3, #77	@ 0x4d
 8008034:	2b4f      	cmp	r3, #79	@ 0x4f
 8008036:	d102      	bne.n	800803e <MX_RTC_Init+0x1b6>
 8008038:	2310      	movs	r3, #16
 800803a:	707b      	strb	r3, [r7, #1]
 800803c:	e00a      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'N') sDate.Month = RTC_MONTH_NOVEMBER;
 800803e:	234d      	movs	r3, #77	@ 0x4d
 8008040:	2b4e      	cmp	r3, #78	@ 0x4e
 8008042:	d102      	bne.n	800804a <MX_RTC_Init+0x1c2>
 8008044:	2311      	movs	r3, #17
 8008046:	707b      	strb	r3, [r7, #1]
 8008048:	e004      	b.n	8008054 <MX_RTC_Init+0x1cc>
   else if (__DATE__[0] == 'D') sDate.Month = RTC_MONTH_DECEMBER;
 800804a:	234d      	movs	r3, #77	@ 0x4d
 800804c:	2b44      	cmp	r3, #68	@ 0x44
 800804e:	d101      	bne.n	8008054 <MX_RTC_Init+0x1cc>
 8008050:	2312      	movs	r3, #18
 8008052:	707b      	strb	r3, [r7, #1]
   /* Parse date string - Day */
   if (__DATE__[4] == ' ')
 8008054:	2320      	movs	r3, #32
 8008056:	2b20      	cmp	r3, #32
 8008058:	d104      	bne.n	8008064 <MX_RTC_Init+0x1dc>
     sDate.Date = __DATE__[5] - '0';
 800805a:	2332      	movs	r3, #50	@ 0x32
 800805c:	3b30      	subs	r3, #48	@ 0x30
 800805e:	b2db      	uxtb	r3, r3
 8008060:	70bb      	strb	r3, [r7, #2]
 8008062:	e00d      	b.n	8008080 <MX_RTC_Init+0x1f8>
   else
     sDate.Date = ((__DATE__[4] - '0') * 10) + (__DATE__[5] - '0');
 8008064:	2320      	movs	r3, #32
 8008066:	3b30      	subs	r3, #48	@ 0x30
 8008068:	b2db      	uxtb	r3, r3
 800806a:	461a      	mov	r2, r3
 800806c:	0092      	lsls	r2, r2, #2
 800806e:	4413      	add	r3, r2
 8008070:	005b      	lsls	r3, r3, #1
 8008072:	b2db      	uxtb	r3, r3
 8008074:	2232      	movs	r2, #50	@ 0x32
 8008076:	4413      	add	r3, r2
 8008078:	b2db      	uxtb	r3, r3
 800807a:	3b30      	subs	r3, #48	@ 0x30
 800807c:	b2db      	uxtb	r3, r3
 800807e:	70bb      	strb	r3, [r7, #2]
   /* Parse date string */
   sDate.Year = ((__DATE__[9] - '0') * 10) + (__DATE__[10] - '0');
 8008080:	2332      	movs	r3, #50	@ 0x32
 8008082:	3b30      	subs	r3, #48	@ 0x30
 8008084:	b2db      	uxtb	r3, r3
 8008086:	461a      	mov	r2, r3
 8008088:	0092      	lsls	r2, r2, #2
 800808a:	4413      	add	r3, r2
 800808c:	005b      	lsls	r3, r3, #1
 800808e:	b2db      	uxtb	r3, r3
 8008090:	2235      	movs	r2, #53	@ 0x35
 8008092:	4413      	add	r3, r2
 8008094:	b2db      	uxtb	r3, r3
 8008096:	3b30      	subs	r3, #48	@ 0x30
 8008098:	b2db      	uxtb	r3, r3
 800809a:	70fb      	strb	r3, [r7, #3]
   /* Set appropriate weekday */
   sDate.WeekDay = RTC_WEEKDAY_MONDAY; /* Placeholder, can be calculated properly if needed */
 800809c:	2301      	movs	r3, #1
 800809e:	703b      	strb	r3, [r7, #0]
   /* Set RTC time */
   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80080a0:	1d3b      	adds	r3, r7, #4
 80080a2:	2200      	movs	r2, #0
 80080a4:	4619      	mov	r1, r3
 80080a6:	4811      	ldr	r0, [pc, #68]	@ (80080ec <MX_RTC_Init+0x264>)
 80080a8:	f003 f8d7 	bl	800b25a <HAL_RTC_SetTime>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d004      	beq.n	80080bc <MX_RTC_Init+0x234>
   {
 	log_printf("RTC set time failed\r\n");
 80080b2:	4810      	ldr	r0, [pc, #64]	@ (80080f4 <MX_RTC_Init+0x26c>)
 80080b4:	f005 f8a2 	bl	800d1fc <puts>
     Error_Handler();
 80080b8:	f000 fa74 	bl	80085a4 <Error_Handler>
   }
   /* Set RTC date */
   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80080bc:	463b      	mov	r3, r7
 80080be:	2200      	movs	r2, #0
 80080c0:	4619      	mov	r1, r3
 80080c2:	480a      	ldr	r0, [pc, #40]	@ (80080ec <MX_RTC_Init+0x264>)
 80080c4:	f003 f9c1 	bl	800b44a <HAL_RTC_SetDate>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d004      	beq.n	80080d8 <MX_RTC_Init+0x250>
   {
     log_printf("RTC set date failed\r\n");
 80080ce:	480a      	ldr	r0, [pc, #40]	@ (80080f8 <MX_RTC_Init+0x270>)
 80080d0:	f005 f894 	bl	800d1fc <puts>
     Error_Handler();
 80080d4:	f000 fa66 	bl	80085a4 <Error_Handler>
   }
   log_printf("RTC initialized with build time: %s %s\r\n", __DATE__, __TIME__);
 80080d8:	4a08      	ldr	r2, [pc, #32]	@ (80080fc <MX_RTC_Init+0x274>)
 80080da:	4909      	ldr	r1, [pc, #36]	@ (8008100 <MX_RTC_Init+0x278>)
 80080dc:	4809      	ldr	r0, [pc, #36]	@ (8008104 <MX_RTC_Init+0x27c>)
 80080de:	f005 f825 	bl	800d12c <iprintf>
  /* USER CODE END RTC_Init 2 */

}
 80080e2:	bf00      	nop
 80080e4:	3718      	adds	r7, #24
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20000514 	.word	0x20000514
 80080f0:	40002800 	.word	0x40002800
 80080f4:	0800de74 	.word	0x0800de74
 80080f8:	0800de8c 	.word	0x0800de8c
 80080fc:	0800dea4 	.word	0x0800dea4
 8008100:	0800deb0 	.word	0x0800deb0
 8008104:	0800debc 	.word	0x0800debc

08008108 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800810c:	4b17      	ldr	r3, [pc, #92]	@ (800816c <MX_SPI1_Init+0x64>)
 800810e:	4a18      	ldr	r2, [pc, #96]	@ (8008170 <MX_SPI1_Init+0x68>)
 8008110:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8008112:	4b16      	ldr	r3, [pc, #88]	@ (800816c <MX_SPI1_Init+0x64>)
 8008114:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8008118:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800811a:	4b14      	ldr	r3, [pc, #80]	@ (800816c <MX_SPI1_Init+0x64>)
 800811c:	2200      	movs	r2, #0
 800811e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <MX_SPI1_Init+0x64>)
 8008122:	2200      	movs	r2, #0
 8008124:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008126:	4b11      	ldr	r3, [pc, #68]	@ (800816c <MX_SPI1_Init+0x64>)
 8008128:	2200      	movs	r2, #0
 800812a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800812c:	4b0f      	ldr	r3, [pc, #60]	@ (800816c <MX_SPI1_Init+0x64>)
 800812e:	2200      	movs	r2, #0
 8008130:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8008132:	4b0e      	ldr	r3, [pc, #56]	@ (800816c <MX_SPI1_Init+0x64>)
 8008134:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008138:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800813a:	4b0c      	ldr	r3, [pc, #48]	@ (800816c <MX_SPI1_Init+0x64>)
 800813c:	2200      	movs	r2, #0
 800813e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8008140:	4b0a      	ldr	r3, [pc, #40]	@ (800816c <MX_SPI1_Init+0x64>)
 8008142:	2200      	movs	r2, #0
 8008144:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8008146:	4b09      	ldr	r3, [pc, #36]	@ (800816c <MX_SPI1_Init+0x64>)
 8008148:	2200      	movs	r2, #0
 800814a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800814c:	4b07      	ldr	r3, [pc, #28]	@ (800816c <MX_SPI1_Init+0x64>)
 800814e:	2200      	movs	r2, #0
 8008150:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8008152:	4b06      	ldr	r3, [pc, #24]	@ (800816c <MX_SPI1_Init+0x64>)
 8008154:	220a      	movs	r2, #10
 8008156:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8008158:	4804      	ldr	r0, [pc, #16]	@ (800816c <MX_SPI1_Init+0x64>)
 800815a:	f003 fb07 	bl	800b76c <HAL_SPI_Init>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d001      	beq.n	8008168 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8008164:	f000 fa1e 	bl	80085a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8008168:	bf00      	nop
 800816a:	bd80      	pop	{r7, pc}
 800816c:	20000534 	.word	0x20000534
 8008170:	40013000 	.word	0x40013000

08008174 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8008178:	4b0e      	ldr	r3, [pc, #56]	@ (80081b4 <MX_TIM14_Init+0x40>)
 800817a:	4a0f      	ldr	r2, [pc, #60]	@ (80081b8 <MX_TIM14_Init+0x44>)
 800817c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 83;
 800817e:	4b0d      	ldr	r3, [pc, #52]	@ (80081b4 <MX_TIM14_Init+0x40>)
 8008180:	2253      	movs	r2, #83	@ 0x53
 8008182:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008184:	4b0b      	ldr	r3, [pc, #44]	@ (80081b4 <MX_TIM14_Init+0x40>)
 8008186:	2200      	movs	r2, #0
 8008188:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 800818a:	4b0a      	ldr	r3, [pc, #40]	@ (80081b4 <MX_TIM14_Init+0x40>)
 800818c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008190:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008192:	4b08      	ldr	r3, [pc, #32]	@ (80081b4 <MX_TIM14_Init+0x40>)
 8008194:	2200      	movs	r2, #0
 8008196:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008198:	4b06      	ldr	r3, [pc, #24]	@ (80081b4 <MX_TIM14_Init+0x40>)
 800819a:	2200      	movs	r2, #0
 800819c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800819e:	4805      	ldr	r0, [pc, #20]	@ (80081b4 <MX_TIM14_Init+0x40>)
 80081a0:	f003 fb6d 	bl	800b87e <HAL_TIM_Base_Init>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d001      	beq.n	80081ae <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80081aa:	f000 f9fb 	bl	80085a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80081ae:	bf00      	nop
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	2000058c 	.word	0x2000058c
 80081b8:	40002000 	.word	0x40002000

080081bc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80081c0:	4b11      	ldr	r3, [pc, #68]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081c2:	4a12      	ldr	r2, [pc, #72]	@ (800820c <MX_USART6_UART_Init+0x50>)
 80081c4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80081c6:	4b10      	ldr	r3, [pc, #64]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80081cc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80081ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081d0:	2200      	movs	r2, #0
 80081d2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80081d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80081da:	4b0b      	ldr	r3, [pc, #44]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081dc:	2200      	movs	r2, #0
 80081de:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80081e0:	4b09      	ldr	r3, [pc, #36]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081e2:	220c      	movs	r2, #12
 80081e4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80081e6:	4b08      	ldr	r3, [pc, #32]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80081ec:	4b06      	ldr	r3, [pc, #24]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081ee:	2200      	movs	r2, #0
 80081f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80081f2:	4805      	ldr	r0, [pc, #20]	@ (8008208 <MX_USART6_UART_Init+0x4c>)
 80081f4:	f003 fe0a 	bl	800be0c <HAL_UART_Init>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d001      	beq.n	8008202 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80081fe:	f000 f9d1 	bl	80085a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8008202:	bf00      	nop
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	200005d4 	.word	0x200005d4
 800820c:	40011400 	.word	0x40011400

08008210 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b08c      	sub	sp, #48	@ 0x30
 8008214:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008216:	f107 031c 	add.w	r3, r7, #28
 800821a:	2200      	movs	r2, #0
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	605a      	str	r2, [r3, #4]
 8008220:	609a      	str	r2, [r3, #8]
 8008222:	60da      	str	r2, [r3, #12]
 8008224:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008226:	2300      	movs	r3, #0
 8008228:	61bb      	str	r3, [r7, #24]
 800822a:	4b99      	ldr	r3, [pc, #612]	@ (8008490 <MX_GPIO_Init+0x280>)
 800822c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800822e:	4a98      	ldr	r2, [pc, #608]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008230:	f043 0310 	orr.w	r3, r3, #16
 8008234:	6313      	str	r3, [r2, #48]	@ 0x30
 8008236:	4b96      	ldr	r3, [pc, #600]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	61bb      	str	r3, [r7, #24]
 8008240:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008242:	2300      	movs	r3, #0
 8008244:	617b      	str	r3, [r7, #20]
 8008246:	4b92      	ldr	r3, [pc, #584]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800824a:	4a91      	ldr	r2, [pc, #580]	@ (8008490 <MX_GPIO_Init+0x280>)
 800824c:	f043 0304 	orr.w	r3, r3, #4
 8008250:	6313      	str	r3, [r2, #48]	@ 0x30
 8008252:	4b8f      	ldr	r3, [pc, #572]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008256:	f003 0304 	and.w	r3, r3, #4
 800825a:	617b      	str	r3, [r7, #20]
 800825c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800825e:	2300      	movs	r3, #0
 8008260:	613b      	str	r3, [r7, #16]
 8008262:	4b8b      	ldr	r3, [pc, #556]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008266:	4a8a      	ldr	r2, [pc, #552]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008268:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800826c:	6313      	str	r3, [r2, #48]	@ 0x30
 800826e:	4b88      	ldr	r3, [pc, #544]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008272:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008276:	613b      	str	r3, [r7, #16]
 8008278:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800827a:	2300      	movs	r3, #0
 800827c:	60fb      	str	r3, [r7, #12]
 800827e:	4b84      	ldr	r3, [pc, #528]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008282:	4a83      	ldr	r2, [pc, #524]	@ (8008490 <MX_GPIO_Init+0x280>)
 8008284:	f043 0301 	orr.w	r3, r3, #1
 8008288:	6313      	str	r3, [r2, #48]	@ 0x30
 800828a:	4b81      	ldr	r3, [pc, #516]	@ (8008490 <MX_GPIO_Init+0x280>)
 800828c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	60fb      	str	r3, [r7, #12]
 8008294:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008296:	2300      	movs	r3, #0
 8008298:	60bb      	str	r3, [r7, #8]
 800829a:	4b7d      	ldr	r3, [pc, #500]	@ (8008490 <MX_GPIO_Init+0x280>)
 800829c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800829e:	4a7c      	ldr	r2, [pc, #496]	@ (8008490 <MX_GPIO_Init+0x280>)
 80082a0:	f043 0302 	orr.w	r3, r3, #2
 80082a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80082a6:	4b7a      	ldr	r3, [pc, #488]	@ (8008490 <MX_GPIO_Init+0x280>)
 80082a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082aa:	f003 0302 	and.w	r3, r3, #2
 80082ae:	60bb      	str	r3, [r7, #8]
 80082b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80082b2:	2300      	movs	r3, #0
 80082b4:	607b      	str	r3, [r7, #4]
 80082b6:	4b76      	ldr	r3, [pc, #472]	@ (8008490 <MX_GPIO_Init+0x280>)
 80082b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082ba:	4a75      	ldr	r2, [pc, #468]	@ (8008490 <MX_GPIO_Init+0x280>)
 80082bc:	f043 0308 	orr.w	r3, r3, #8
 80082c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80082c2:	4b73      	ldr	r3, [pc, #460]	@ (8008490 <MX_GPIO_Init+0x280>)
 80082c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c6:	f003 0308 	and.w	r3, r3, #8
 80082ca:	607b      	str	r3, [r7, #4]
 80082cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80082ce:	2200      	movs	r2, #0
 80082d0:	2108      	movs	r1, #8
 80082d2:	4870      	ldr	r0, [pc, #448]	@ (8008494 <MX_GPIO_Init+0x284>)
 80082d4:	f002 f866 	bl	800a3a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80082d8:	2201      	movs	r2, #1
 80082da:	2101      	movs	r1, #1
 80082dc:	486e      	ldr	r0, [pc, #440]	@ (8008498 <MX_GPIO_Init+0x288>)
 80082de:	f002 f861 	bl	800a3a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80082e2:	2200      	movs	r2, #0
 80082e4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80082e8:	486c      	ldr	r0, [pc, #432]	@ (800849c <MX_GPIO_Init+0x28c>)
 80082ea:	f002 f85b 	bl	800a3a4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80082ee:	2308      	movs	r3, #8
 80082f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80082f2:	2301      	movs	r3, #1
 80082f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082f6:	2300      	movs	r3, #0
 80082f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80082fa:	2300      	movs	r3, #0
 80082fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80082fe:	f107 031c 	add.w	r3, r7, #28
 8008302:	4619      	mov	r1, r3
 8008304:	4863      	ldr	r0, [pc, #396]	@ (8008494 <MX_GPIO_Init+0x284>)
 8008306:	f001 fdb5 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800830a:	2301      	movs	r3, #1
 800830c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800830e:	2301      	movs	r3, #1
 8008310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008312:	2300      	movs	r3, #0
 8008314:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008316:	2300      	movs	r3, #0
 8008318:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800831a:	f107 031c 	add.w	r3, r7, #28
 800831e:	4619      	mov	r1, r3
 8008320:	485d      	ldr	r0, [pc, #372]	@ (8008498 <MX_GPIO_Init+0x288>)
 8008322:	f001 fda7 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8008326:	2308      	movs	r3, #8
 8008328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800832a:	2302      	movs	r3, #2
 800832c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800832e:	2300      	movs	r3, #0
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008332:	2300      	movs	r3, #0
 8008334:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8008336:	2305      	movs	r3, #5
 8008338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800833a:	f107 031c 	add.w	r3, r7, #28
 800833e:	4619      	mov	r1, r3
 8008340:	4855      	ldr	r0, [pc, #340]	@ (8008498 <MX_GPIO_Init+0x288>)
 8008342:	f001 fd97 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8008346:	2301      	movs	r3, #1
 8008348:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800834a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800834e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008350:	2300      	movs	r3, #0
 8008352:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8008354:	f107 031c 	add.w	r3, r7, #28
 8008358:	4619      	mov	r1, r3
 800835a:	4851      	ldr	r0, [pc, #324]	@ (80084a0 <MX_GPIO_Init+0x290>)
 800835c:	f001 fd8a 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8008360:	2310      	movs	r3, #16
 8008362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008364:	2302      	movs	r3, #2
 8008366:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008368:	2300      	movs	r3, #0
 800836a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800836c:	2300      	movs	r3, #0
 800836e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008370:	2306      	movs	r3, #6
 8008372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8008374:	f107 031c 	add.w	r3, r7, #28
 8008378:	4619      	mov	r1, r3
 800837a:	4849      	ldr	r0, [pc, #292]	@ (80084a0 <MX_GPIO_Init+0x290>)
 800837c:	f001 fd7a 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8008380:	2304      	movs	r3, #4
 8008382:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008384:	2300      	movs	r3, #0
 8008386:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008388:	2300      	movs	r3, #0
 800838a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800838c:	f107 031c 	add.w	r3, r7, #28
 8008390:	4619      	mov	r1, r3
 8008392:	4844      	ldr	r0, [pc, #272]	@ (80084a4 <MX_GPIO_Init+0x294>)
 8008394:	f001 fd6e 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8008398:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800839c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800839e:	2302      	movs	r3, #2
 80083a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083a2:	2300      	movs	r3, #0
 80083a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80083a6:	2300      	movs	r3, #0
 80083a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80083aa:	2305      	movs	r3, #5
 80083ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80083ae:	f107 031c 	add.w	r3, r7, #28
 80083b2:	4619      	mov	r1, r3
 80083b4:	483b      	ldr	r0, [pc, #236]	@ (80084a4 <MX_GPIO_Init+0x294>)
 80083b6:	f001 fd5d 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80083ba:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80083be:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80083c0:	2301      	movs	r3, #1
 80083c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083c4:	2300      	movs	r3, #0
 80083c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80083c8:	2300      	movs	r3, #0
 80083ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80083cc:	f107 031c 	add.w	r3, r7, #28
 80083d0:	4619      	mov	r1, r3
 80083d2:	4832      	ldr	r0, [pc, #200]	@ (800849c <MX_GPIO_Init+0x28c>)
 80083d4:	f001 fd4e 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80083d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80083de:	2300      	movs	r3, #0
 80083e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083e2:	2300      	movs	r3, #0
 80083e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80083e6:	f107 031c 	add.w	r3, r7, #28
 80083ea:	4619      	mov	r1, r3
 80083ec:	482c      	ldr	r0, [pc, #176]	@ (80084a0 <MX_GPIO_Init+0x290>)
 80083ee:	f001 fd41 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_ID_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin;
 80083f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80083f8:	2302      	movs	r3, #2
 80083fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083fc:	2300      	movs	r3, #0
 80083fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008400:	2300      	movs	r3, #0
 8008402:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008404:	230a      	movs	r3, #10
 8008406:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8008408:	f107 031c 	add.w	r3, r7, #28
 800840c:	4619      	mov	r1, r3
 800840e:	4824      	ldr	r0, [pc, #144]	@ (80084a0 <MX_GPIO_Init+0x290>)
 8008410:	f001 fd30 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8008414:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8008418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800841a:	2302      	movs	r3, #2
 800841c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800841e:	2300      	movs	r3, #0
 8008420:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008422:	2300      	movs	r3, #0
 8008424:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8008426:	2306      	movs	r3, #6
 8008428:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800842a:	f107 031c 	add.w	r3, r7, #28
 800842e:	4619      	mov	r1, r3
 8008430:	4819      	ldr	r0, [pc, #100]	@ (8008498 <MX_GPIO_Init+0x288>)
 8008432:	f001 fd1f 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8008436:	2320      	movs	r3, #32
 8008438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800843a:	2300      	movs	r3, #0
 800843c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800843e:	2300      	movs	r3, #0
 8008440:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8008442:	f107 031c 	add.w	r3, r7, #28
 8008446:	4619      	mov	r1, r3
 8008448:	4814      	ldr	r0, [pc, #80]	@ (800849c <MX_GPIO_Init+0x28c>)
 800844a:	f001 fd13 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800844e:	2320      	movs	r3, #32
 8008450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008452:	2302      	movs	r3, #2
 8008454:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008456:	2300      	movs	r3, #0
 8008458:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800845a:	2303      	movs	r3, #3
 800845c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800845e:	2309      	movs	r3, #9
 8008460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008462:	f107 031c 	add.w	r3, r7, #28
 8008466:	4619      	mov	r1, r3
 8008468:	480e      	ldr	r0, [pc, #56]	@ (80084a4 <MX_GPIO_Init+0x294>)
 800846a:	f001 fd03 	bl	8009e74 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800846e:	2302      	movs	r3, #2
 8008470:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008472:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8008476:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008478:	2300      	movs	r3, #0
 800847a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800847c:	f107 031c 	add.w	r3, r7, #28
 8008480:	4619      	mov	r1, r3
 8008482:	4804      	ldr	r0, [pc, #16]	@ (8008494 <MX_GPIO_Init+0x284>)
 8008484:	f001 fcf6 	bl	8009e74 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8008488:	bf00      	nop
 800848a:	3730      	adds	r7, #48	@ 0x30
 800848c:	46bd      	mov	sp, r7
 800848e:	bd80      	pop	{r7, pc}
 8008490:	40023800 	.word	0x40023800
 8008494:	40021000 	.word	0x40021000
 8008498:	40020800 	.word	0x40020800
 800849c:	40020c00 	.word	0x40020c00
 80084a0:	40020000 	.word	0x40020000
 80084a4:	40020400 	.word	0x40020400

080084a8 <My_ITM_SendChar>:

/* USER CODE BEGIN 4 */
__STATIC_INLINE uint32_t My_ITM_SendChar (uint32_t ch)
{
 80084a8:	b480      	push	{r7}
 80084aa:	b083      	sub	sp, #12
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80084b0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80084b4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80084b8:	f003 0301 	and.w	r3, r3, #1
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d013      	beq.n	80084e8 <My_ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80084c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80084c4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80084c8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00b      	beq.n	80084e8 <My_ITM_SendChar+0x40>
  {
    while (ITM->PORT[ITM_CHANNEL].u32 == 0UL)
 80084d0:	e000      	b.n	80084d4 <My_ITM_SendChar+0x2c>
    {
      __NOP();
 80084d2:	bf00      	nop
    while (ITM->PORT[ITM_CHANNEL].u32 == 0UL)
 80084d4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d0f9      	beq.n	80084d2 <My_ITM_SendChar+0x2a>
    }
    ITM->PORT[ITM_CHANNEL].u8 = (uint8_t)ch;
 80084de:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	b2d2      	uxtb	r2, r2
 80084e6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80084e8:	687b      	ldr	r3, [r7, #4]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	370c      	adds	r7, #12
 80084ee:	46bd      	mov	sp, r7
 80084f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f4:	4770      	bx	lr

080084f6 <_write>:

int _write(int file, char *ptr, int len) {
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b086      	sub	sp, #24
 80084fa:	af00      	add	r7, sp, #0
 80084fc:	60f8      	str	r0, [r7, #12]
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0; i < len; i++) {
 8008502:	2300      	movs	r3, #0
 8008504:	617b      	str	r3, [r7, #20]
 8008506:	e009      	b.n	800851c <_write+0x26>
		My_ITM_SendChar(*ptr++);
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	1c5a      	adds	r2, r3, #1
 800850c:	60ba      	str	r2, [r7, #8]
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	4618      	mov	r0, r3
 8008512:	f7ff ffc9 	bl	80084a8 <My_ITM_SendChar>
	for(i = 0; i < len; i++) {
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	3301      	adds	r3, #1
 800851a:	617b      	str	r3, [r7, #20]
 800851c:	697a      	ldr	r2, [r7, #20]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	429a      	cmp	r2, r3
 8008522:	dbf1      	blt.n	8008508 <_write+0x12>
	}
}
 8008524:	bf00      	nop
 8008526:	4618      	mov	r0, r3
 8008528:	3718      	adds	r7, #24
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}
	...

08008530 <RTC_Monitor>:

void RTC_Monitor(void)
{
 8008530:	b5b0      	push	{r4, r5, r7, lr}
 8008532:	b08c      	sub	sp, #48	@ 0x30
 8008534:	af04      	add	r7, sp, #16
  static uint32_t lastPrintTime = 0;
  uint32_t currentTime = HAL_GetTick();
 8008536:	f000 fbe3 	bl	8008d00 <HAL_GetTick>
 800853a:	61f8      	str	r0, [r7, #28]
  if (currentTime - lastPrintTime >= 1000)
 800853c:	4b16      	ldr	r3, [pc, #88]	@ (8008598 <RTC_Monitor+0x68>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	69fa      	ldr	r2, [r7, #28]
 8008542:	1ad3      	subs	r3, r2, r3
 8008544:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008548:	d321      	bcc.n	800858e <RTC_Monitor+0x5e>
  {
    lastPrintTime = currentTime;
 800854a:	4a13      	ldr	r2, [pc, #76]	@ (8008598 <RTC_Monitor+0x68>)
 800854c:	69fb      	ldr	r3, [r7, #28]
 800854e:	6013      	str	r3, [r2, #0]
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;
    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8008550:	f107 0308 	add.w	r3, r7, #8
 8008554:	2200      	movs	r2, #0
 8008556:	4619      	mov	r1, r3
 8008558:	4810      	ldr	r0, [pc, #64]	@ (800859c <RTC_Monitor+0x6c>)
 800855a:	f002 ff18 	bl	800b38e <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800855e:	1d3b      	adds	r3, r7, #4
 8008560:	2200      	movs	r2, #0
 8008562:	4619      	mov	r1, r3
 8008564:	480d      	ldr	r0, [pc, #52]	@ (800859c <RTC_Monitor+0x6c>)
 8008566:	f002 fff4 	bl	800b552 <HAL_RTC_GetDate>
    log_printf("Current time: %02d:%02d:%02d  Date: %02d-%02d-20%02d\r\n",
 800856a:	7a3b      	ldrb	r3, [r7, #8]
 800856c:	4618      	mov	r0, r3
 800856e:	7a7b      	ldrb	r3, [r7, #9]
 8008570:	461c      	mov	r4, r3
 8008572:	7abb      	ldrb	r3, [r7, #10]
 8008574:	461d      	mov	r5, r3
 8008576:	79bb      	ldrb	r3, [r7, #6]
 8008578:	797a      	ldrb	r2, [r7, #5]
 800857a:	79f9      	ldrb	r1, [r7, #7]
 800857c:	9102      	str	r1, [sp, #8]
 800857e:	9201      	str	r2, [sp, #4]
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	462b      	mov	r3, r5
 8008584:	4622      	mov	r2, r4
 8008586:	4601      	mov	r1, r0
 8008588:	4805      	ldr	r0, [pc, #20]	@ (80085a0 <RTC_Monitor+0x70>)
 800858a:	f004 fdcf 	bl	800d12c <iprintf>
              sTime.Hours, sTime.Minutes, sTime.Seconds,
              sDate.Date, sDate.Month, sDate.Year);
  }
}
 800858e:	bf00      	nop
 8008590:	3720      	adds	r7, #32
 8008592:	46bd      	mov	sp, r7
 8008594:	bdb0      	pop	{r4, r5, r7, pc}
 8008596:	bf00      	nop
 8008598:	2000061c 	.word	0x2000061c
 800859c:	20000514 	.word	0x20000514
 80085a0:	0800dee8 	.word	0x0800dee8

080085a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80085a4:	b480      	push	{r7}
 80085a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80085a8:	b672      	cpsid	i
}
 80085aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80085ac:	bf00      	nop
 80085ae:	e7fd      	b.n	80085ac <Error_Handler+0x8>

080085b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b082      	sub	sp, #8
 80085b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80085b6:	2300      	movs	r3, #0
 80085b8:	607b      	str	r3, [r7, #4]
 80085ba:	4b10      	ldr	r3, [pc, #64]	@ (80085fc <HAL_MspInit+0x4c>)
 80085bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085be:	4a0f      	ldr	r2, [pc, #60]	@ (80085fc <HAL_MspInit+0x4c>)
 80085c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80085c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80085c6:	4b0d      	ldr	r3, [pc, #52]	@ (80085fc <HAL_MspInit+0x4c>)
 80085c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80085ce:	607b      	str	r3, [r7, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80085d2:	2300      	movs	r3, #0
 80085d4:	603b      	str	r3, [r7, #0]
 80085d6:	4b09      	ldr	r3, [pc, #36]	@ (80085fc <HAL_MspInit+0x4c>)
 80085d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085da:	4a08      	ldr	r2, [pc, #32]	@ (80085fc <HAL_MspInit+0x4c>)
 80085dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80085e2:	4b06      	ldr	r3, [pc, #24]	@ (80085fc <HAL_MspInit+0x4c>)
 80085e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085ea:	603b      	str	r3, [r7, #0]
 80085ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80085ee:	2007      	movs	r0, #7
 80085f0:	f001 fb5a 	bl	8009ca8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80085f4:	bf00      	nop
 80085f6:	3708      	adds	r7, #8
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	40023800 	.word	0x40023800

08008600 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b08a      	sub	sp, #40	@ 0x28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008608:	f107 0314 	add.w	r3, r7, #20
 800860c:	2200      	movs	r2, #0
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	605a      	str	r2, [r3, #4]
 8008612:	609a      	str	r2, [r3, #8]
 8008614:	60da      	str	r2, [r3, #12]
 8008616:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a29      	ldr	r2, [pc, #164]	@ (80086c4 <HAL_CAN_MspInit+0xc4>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d14c      	bne.n	80086bc <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8008622:	2300      	movs	r3, #0
 8008624:	613b      	str	r3, [r7, #16]
 8008626:	4b28      	ldr	r3, [pc, #160]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 8008628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800862a:	4a27      	ldr	r2, [pc, #156]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 800862c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008630:	6413      	str	r3, [r2, #64]	@ 0x40
 8008632:	4b25      	ldr	r3, [pc, #148]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 8008634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800863a:	613b      	str	r3, [r7, #16]
 800863c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800863e:	2300      	movs	r3, #0
 8008640:	60fb      	str	r3, [r7, #12]
 8008642:	4b21      	ldr	r3, [pc, #132]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 8008644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008646:	4a20      	ldr	r2, [pc, #128]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 8008648:	f043 0301 	orr.w	r3, r3, #1
 800864c:	6313      	str	r3, [r2, #48]	@ 0x30
 800864e:	4b1e      	ldr	r3, [pc, #120]	@ (80086c8 <HAL_CAN_MspInit+0xc8>)
 8008650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008652:	f003 0301 	and.w	r3, r3, #1
 8008656:	60fb      	str	r3, [r7, #12]
 8008658:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800865a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800865e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008660:	2302      	movs	r3, #2
 8008662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008664:	2300      	movs	r3, #0
 8008666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008668:	2303      	movs	r3, #3
 800866a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800866c:	2309      	movs	r3, #9
 800866e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008670:	f107 0314 	add.w	r3, r7, #20
 8008674:	4619      	mov	r1, r3
 8008676:	4815      	ldr	r0, [pc, #84]	@ (80086cc <HAL_CAN_MspInit+0xcc>)
 8008678:	f001 fbfc 	bl	8009e74 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800867c:	2200      	movs	r2, #0
 800867e:	2100      	movs	r1, #0
 8008680:	2013      	movs	r0, #19
 8008682:	f001 fb1c 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8008686:	2013      	movs	r0, #19
 8008688:	f001 fb35 	bl	8009cf6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800868c:	2200      	movs	r2, #0
 800868e:	2100      	movs	r1, #0
 8008690:	2014      	movs	r0, #20
 8008692:	f001 fb14 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8008696:	2014      	movs	r0, #20
 8008698:	f001 fb2d 	bl	8009cf6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800869c:	2200      	movs	r2, #0
 800869e:	2100      	movs	r1, #0
 80086a0:	2015      	movs	r0, #21
 80086a2:	f001 fb0c 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80086a6:	2015      	movs	r0, #21
 80086a8:	f001 fb25 	bl	8009cf6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 80086ac:	2200      	movs	r2, #0
 80086ae:	2100      	movs	r1, #0
 80086b0:	2016      	movs	r0, #22
 80086b2:	f001 fb04 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 80086b6:	2016      	movs	r0, #22
 80086b8:	f001 fb1d 	bl	8009cf6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80086bc:	bf00      	nop
 80086be:	3728      	adds	r7, #40	@ 0x28
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	40006400 	.word	0x40006400
 80086c8:	40023800 	.word	0x40023800
 80086cc:	40020000 	.word	0x40020000

080086d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b08a      	sub	sp, #40	@ 0x28
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80086d8:	f107 0314 	add.w	r3, r7, #20
 80086dc:	2200      	movs	r2, #0
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	605a      	str	r2, [r3, #4]
 80086e2:	609a      	str	r2, [r3, #8]
 80086e4:	60da      	str	r2, [r3, #12]
 80086e6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a19      	ldr	r2, [pc, #100]	@ (8008754 <HAL_I2C_MspInit+0x84>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d12c      	bne.n	800874c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80086f2:	2300      	movs	r3, #0
 80086f4:	613b      	str	r3, [r7, #16]
 80086f6:	4b18      	ldr	r3, [pc, #96]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 80086f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086fa:	4a17      	ldr	r2, [pc, #92]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 80086fc:	f043 0302 	orr.w	r3, r3, #2
 8008700:	6313      	str	r3, [r2, #48]	@ 0x30
 8008702:	4b15      	ldr	r3, [pc, #84]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 8008704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008706:	f003 0302 	and.w	r3, r3, #2
 800870a:	613b      	str	r3, [r7, #16]
 800870c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800870e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8008712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008714:	2312      	movs	r3, #18
 8008716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008718:	2301      	movs	r3, #1
 800871a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800871c:	2300      	movs	r3, #0
 800871e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8008720:	2304      	movs	r3, #4
 8008722:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008724:	f107 0314 	add.w	r3, r7, #20
 8008728:	4619      	mov	r1, r3
 800872a:	480c      	ldr	r0, [pc, #48]	@ (800875c <HAL_I2C_MspInit+0x8c>)
 800872c:	f001 fba2 	bl	8009e74 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008730:	2300      	movs	r3, #0
 8008732:	60fb      	str	r3, [r7, #12]
 8008734:	4b08      	ldr	r3, [pc, #32]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 8008736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008738:	4a07      	ldr	r2, [pc, #28]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 800873a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800873e:	6413      	str	r3, [r2, #64]	@ 0x40
 8008740:	4b05      	ldr	r3, [pc, #20]	@ (8008758 <HAL_I2C_MspInit+0x88>)
 8008742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008744:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008748:	60fb      	str	r3, [r7, #12]
 800874a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800874c:	bf00      	nop
 800874e:	3728      	adds	r7, #40	@ 0x28
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}
 8008754:	40005400 	.word	0x40005400
 8008758:	40023800 	.word	0x40023800
 800875c:	40020400 	.word	0x40020400

08008760 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008768:	f107 0308 	add.w	r3, r7, #8
 800876c:	2200      	movs	r2, #0
 800876e:	601a      	str	r2, [r3, #0]
 8008770:	605a      	str	r2, [r3, #4]
 8008772:	609a      	str	r2, [r3, #8]
 8008774:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a0c      	ldr	r2, [pc, #48]	@ (80087ac <HAL_RTC_MspInit+0x4c>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d111      	bne.n	80087a4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8008780:	2302      	movs	r3, #2
 8008782:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8008784:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008788:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800878a:	f107 0308 	add.w	r3, r7, #8
 800878e:	4618      	mov	r0, r3
 8008790:	f002 fbfe 	bl	800af90 <HAL_RCCEx_PeriphCLKConfig>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800879a:	f7ff ff03 	bl	80085a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800879e:	4b04      	ldr	r3, [pc, #16]	@ (80087b0 <HAL_RTC_MspInit+0x50>)
 80087a0:	2201      	movs	r2, #1
 80087a2:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80087a4:	bf00      	nop
 80087a6:	3718      	adds	r7, #24
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	40002800 	.word	0x40002800
 80087b0:	42470e3c 	.word	0x42470e3c

080087b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b08a      	sub	sp, #40	@ 0x28
 80087b8:	af00      	add	r7, sp, #0
 80087ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087bc:	f107 0314 	add.w	r3, r7, #20
 80087c0:	2200      	movs	r2, #0
 80087c2:	601a      	str	r2, [r3, #0]
 80087c4:	605a      	str	r2, [r3, #4]
 80087c6:	609a      	str	r2, [r3, #8]
 80087c8:	60da      	str	r2, [r3, #12]
 80087ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a19      	ldr	r2, [pc, #100]	@ (8008838 <HAL_SPI_MspInit+0x84>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d12b      	bne.n	800882e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80087d6:	2300      	movs	r3, #0
 80087d8:	613b      	str	r3, [r7, #16]
 80087da:	4b18      	ldr	r3, [pc, #96]	@ (800883c <HAL_SPI_MspInit+0x88>)
 80087dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087de:	4a17      	ldr	r2, [pc, #92]	@ (800883c <HAL_SPI_MspInit+0x88>)
 80087e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80087e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80087e6:	4b15      	ldr	r3, [pc, #84]	@ (800883c <HAL_SPI_MspInit+0x88>)
 80087e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80087ee:	613b      	str	r3, [r7, #16]
 80087f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087f2:	2300      	movs	r3, #0
 80087f4:	60fb      	str	r3, [r7, #12]
 80087f6:	4b11      	ldr	r3, [pc, #68]	@ (800883c <HAL_SPI_MspInit+0x88>)
 80087f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087fa:	4a10      	ldr	r2, [pc, #64]	@ (800883c <HAL_SPI_MspInit+0x88>)
 80087fc:	f043 0301 	orr.w	r3, r3, #1
 8008800:	6313      	str	r3, [r2, #48]	@ 0x30
 8008802:	4b0e      	ldr	r3, [pc, #56]	@ (800883c <HAL_SPI_MspInit+0x88>)
 8008804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	60fb      	str	r3, [r7, #12]
 800880c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800880e:	23e0      	movs	r3, #224	@ 0xe0
 8008810:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008812:	2302      	movs	r3, #2
 8008814:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008816:	2300      	movs	r3, #0
 8008818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800881a:	2300      	movs	r3, #0
 800881c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800881e:	2305      	movs	r3, #5
 8008820:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008822:	f107 0314 	add.w	r3, r7, #20
 8008826:	4619      	mov	r1, r3
 8008828:	4805      	ldr	r0, [pc, #20]	@ (8008840 <HAL_SPI_MspInit+0x8c>)
 800882a:	f001 fb23 	bl	8009e74 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800882e:	bf00      	nop
 8008830:	3728      	adds	r7, #40	@ 0x28
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	40013000 	.word	0x40013000
 800883c:	40023800 	.word	0x40023800
 8008840:	40020000 	.word	0x40020000

08008844 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	b084      	sub	sp, #16
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a0e      	ldr	r2, [pc, #56]	@ (800888c <HAL_TIM_Base_MspInit+0x48>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d115      	bne.n	8008882 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8008856:	2300      	movs	r3, #0
 8008858:	60fb      	str	r3, [r7, #12]
 800885a:	4b0d      	ldr	r3, [pc, #52]	@ (8008890 <HAL_TIM_Base_MspInit+0x4c>)
 800885c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800885e:	4a0c      	ldr	r2, [pc, #48]	@ (8008890 <HAL_TIM_Base_MspInit+0x4c>)
 8008860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008864:	6413      	str	r3, [r2, #64]	@ 0x40
 8008866:	4b0a      	ldr	r3, [pc, #40]	@ (8008890 <HAL_TIM_Base_MspInit+0x4c>)
 8008868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800886a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800886e:	60fb      	str	r3, [r7, #12]
 8008870:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8008872:	2200      	movs	r2, #0
 8008874:	2100      	movs	r1, #0
 8008876:	202d      	movs	r0, #45	@ 0x2d
 8008878:	f001 fa21 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800887c:	202d      	movs	r0, #45	@ 0x2d
 800887e:	f001 fa3a 	bl	8009cf6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM14_MspInit 1 */

  }

}
 8008882:	bf00      	nop
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	40002000 	.word	0x40002000
 8008890:	40023800 	.word	0x40023800

08008894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	@ 0x28
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800889c:	f107 0314 	add.w	r3, r7, #20
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	605a      	str	r2, [r3, #4]
 80088a6:	609a      	str	r2, [r3, #8]
 80088a8:	60da      	str	r2, [r3, #12]
 80088aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008928 <HAL_UART_MspInit+0x94>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d133      	bne.n	800891e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80088b6:	2300      	movs	r3, #0
 80088b8:	613b      	str	r3, [r7, #16]
 80088ba:	4b1c      	ldr	r3, [pc, #112]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088be:	4a1b      	ldr	r2, [pc, #108]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088c0:	f043 0320 	orr.w	r3, r3, #32
 80088c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80088c6:	4b19      	ldr	r3, [pc, #100]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088ca:	f003 0320 	and.w	r3, r3, #32
 80088ce:	613b      	str	r3, [r7, #16]
 80088d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80088d2:	2300      	movs	r3, #0
 80088d4:	60fb      	str	r3, [r7, #12]
 80088d6:	4b15      	ldr	r3, [pc, #84]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088da:	4a14      	ldr	r2, [pc, #80]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088dc:	f043 0304 	orr.w	r3, r3, #4
 80088e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80088e2:	4b12      	ldr	r3, [pc, #72]	@ (800892c <HAL_UART_MspInit+0x98>)
 80088e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e6:	f003 0304 	and.w	r3, r3, #4
 80088ea:	60fb      	str	r3, [r7, #12]
 80088ec:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80088ee:	23c0      	movs	r3, #192	@ 0xc0
 80088f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088f2:	2302      	movs	r3, #2
 80088f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088fa:	2303      	movs	r3, #3
 80088fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80088fe:	2308      	movs	r3, #8
 8008900:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008902:	f107 0314 	add.w	r3, r7, #20
 8008906:	4619      	mov	r1, r3
 8008908:	4809      	ldr	r0, [pc, #36]	@ (8008930 <HAL_UART_MspInit+0x9c>)
 800890a:	f001 fab3 	bl	8009e74 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800890e:	2200      	movs	r2, #0
 8008910:	2100      	movs	r1, #0
 8008912:	2047      	movs	r0, #71	@ 0x47
 8008914:	f001 f9d3 	bl	8009cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8008918:	2047      	movs	r0, #71	@ 0x47
 800891a:	f001 f9ec 	bl	8009cf6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART6_MspInit 1 */

  }

}
 800891e:	bf00      	nop
 8008920:	3728      	adds	r7, #40	@ 0x28
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
 8008926:	bf00      	nop
 8008928:	40011400 	.word	0x40011400
 800892c:	40023800 	.word	0x40023800
 8008930:	40020800 	.word	0x40020800

08008934 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART6)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a09      	ldr	r2, [pc, #36]	@ (8008968 <HAL_UART_MspDeInit+0x34>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d10c      	bne.n	8008960 <HAL_UART_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN USART6_MspDeInit 0 */

  /* USER CODE END USART6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART6_CLK_DISABLE();
 8008946:	4b09      	ldr	r3, [pc, #36]	@ (800896c <HAL_UART_MspDeInit+0x38>)
 8008948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800894a:	4a08      	ldr	r2, [pc, #32]	@ (800896c <HAL_UART_MspDeInit+0x38>)
 800894c:	f023 0320 	bic.w	r3, r3, #32
 8008950:	6453      	str	r3, [r2, #68]	@ 0x44

    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 8008952:	21c0      	movs	r1, #192	@ 0xc0
 8008954:	4806      	ldr	r0, [pc, #24]	@ (8008970 <HAL_UART_MspDeInit+0x3c>)
 8008956:	f001 fc29 	bl	800a1ac <HAL_GPIO_DeInit>

    /* USART6 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 800895a:	2047      	movs	r0, #71	@ 0x47
 800895c:	f001 f9d9 	bl	8009d12 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }

}
 8008960:	bf00      	nop
 8008962:	3708      	adds	r7, #8
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}
 8008968:	40011400 	.word	0x40011400
 800896c:	40023800 	.word	0x40023800
 8008970:	40020800 	.word	0x40020800

08008974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008974:	b480      	push	{r7}
 8008976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008978:	bf00      	nop
 800897a:	e7fd      	b.n	8008978 <NMI_Handler+0x4>

0800897c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800897c:	b480      	push	{r7}
 800897e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008980:	bf00      	nop
 8008982:	e7fd      	b.n	8008980 <HardFault_Handler+0x4>

08008984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008984:	b480      	push	{r7}
 8008986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008988:	bf00      	nop
 800898a:	e7fd      	b.n	8008988 <MemManage_Handler+0x4>

0800898c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800898c:	b480      	push	{r7}
 800898e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008990:	bf00      	nop
 8008992:	e7fd      	b.n	8008990 <BusFault_Handler+0x4>

08008994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008994:	b480      	push	{r7}
 8008996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008998:	bf00      	nop
 800899a:	e7fd      	b.n	8008998 <UsageFault_Handler+0x4>

0800899c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800899c:	b480      	push	{r7}
 800899e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80089a0:	bf00      	nop
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80089aa:	b480      	push	{r7}
 80089ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80089ae:	bf00      	nop
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80089b8:	b480      	push	{r7}
 80089ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80089bc:	bf00      	nop
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80089ca:	f000 f985 	bl	8008cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80089ce:	bf00      	nop
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80089d8:	4802      	ldr	r0, [pc, #8]	@ (80089e4 <CAN1_TX_IRQHandler+0x10>)
 80089da:	f000 fe53 	bl	8009684 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80089de:	bf00      	nop
 80089e0:	bd80      	pop	{r7, pc}
 80089e2:	bf00      	nop
 80089e4:	20000498 	.word	0x20000498

080089e8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80089ec:	4802      	ldr	r0, [pc, #8]	@ (80089f8 <CAN1_RX0_IRQHandler+0x10>)
 80089ee:	f000 fe49 	bl	8009684 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80089f2:	bf00      	nop
 80089f4:	bd80      	pop	{r7, pc}
 80089f6:	bf00      	nop
 80089f8:	20000498 	.word	0x20000498

080089fc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008a00:	4802      	ldr	r0, [pc, #8]	@ (8008a0c <CAN1_RX1_IRQHandler+0x10>)
 8008a02:	f000 fe3f 	bl	8009684 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8008a06:	bf00      	nop
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20000498 	.word	0x20000498

08008a10 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8008a14:	4802      	ldr	r0, [pc, #8]	@ (8008a20 <CAN1_SCE_IRQHandler+0x10>)
 8008a16:	f000 fe35 	bl	8009684 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8008a1a:	bf00      	nop
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	bf00      	nop
 8008a20:	20000498 	.word	0x20000498

08008a24 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8008a28:	4802      	ldr	r0, [pc, #8]	@ (8008a34 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8008a2a:	f003 f816 	bl	800ba5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8008a2e:	bf00      	nop
 8008a30:	bd80      	pop	{r7, pc}
 8008a32:	bf00      	nop
 8008a34:	2000058c 	.word	0x2000058c

08008a38 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8008a3c:	4802      	ldr	r0, [pc, #8]	@ (8008a48 <USART6_IRQHandler+0x10>)
 8008a3e:	f003 fa67 	bl	800bf10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8008a42:	bf00      	nop
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	200005d4 	.word	0x200005d4

08008a4c <HAL_UART_TxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6){
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a05      	ldr	r2, [pc, #20]	@ (8008a70 <HAL_UART_TxCpltCallback+0x24>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d102      	bne.n	8008a64 <HAL_UART_TxCpltCallback+0x18>
		uart_tx_busy = 0;
 8008a5e:	4b05      	ldr	r3, [pc, #20]	@ (8008a74 <HAL_UART_TxCpltCallback+0x28>)
 8008a60:	2200      	movs	r2, #0
 8008a62:	701a      	strb	r2, [r3, #0]
	}
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr
 8008a70:	40011400 	.word	0x40011400
 8008a74:	20000620 	.word	0x20000620

08008a78 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6) {
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a07      	ldr	r2, [pc, #28]	@ (8008aa4 <HAL_UART_ErrorCallback+0x2c>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d108      	bne.n	8008a9c <HAL_UART_ErrorCallback+0x24>
		uart_tx_busy = 0;
 8008a8a:	4b07      	ldr	r3, [pc, #28]	@ (8008aa8 <HAL_UART_ErrorCallback+0x30>)
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	701a      	strb	r2, [r3, #0]
		HAL_UART_DeInit(huart);
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f003 fa0b 	bl	800beac <HAL_UART_DeInit>
		HAL_UART_Init(huart);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f003 f9b8 	bl	800be0c <HAL_UART_Init>
	}
}
 8008a9c:	bf00      	nop
 8008a9e:	3708      	adds	r7, #8
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	40011400 	.word	0x40011400
 8008aa8:	20000620 	.word	0x20000620

08008aac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b086      	sub	sp, #24
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	60f8      	str	r0, [r7, #12]
 8008ab4:	60b9      	str	r1, [r7, #8]
 8008ab6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ab8:	2300      	movs	r3, #0
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	e00a      	b.n	8008ad4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8008abe:	f3af 8000 	nop.w
 8008ac2:	4601      	mov	r1, r0
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	1c5a      	adds	r2, r3, #1
 8008ac8:	60ba      	str	r2, [r7, #8]
 8008aca:	b2ca      	uxtb	r2, r1
 8008acc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	617b      	str	r3, [r7, #20]
 8008ad4:	697a      	ldr	r2, [r7, #20]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	dbf0      	blt.n	8008abe <_read+0x12>
	}

return len;
 8008adc:	687b      	ldr	r3, [r7, #4]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3718      	adds	r7, #24
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <_close>:
	}
	return len;
}

int _close(int file)
{
 8008ae6:	b480      	push	{r7}
 8008ae8:	b083      	sub	sp, #12
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
	return -1;
 8008aee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	370c      	adds	r7, #12
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008afe:	b480      	push	{r7}
 8008b00:	b083      	sub	sp, #12
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
 8008b06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8008b0e:	605a      	str	r2, [r3, #4]
	return 0;
 8008b10:	2300      	movs	r3, #0
}
 8008b12:	4618      	mov	r0, r3
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <_isatty>:

int _isatty(int file)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
	return 1;
 8008b26:	2301      	movs	r3, #1
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	607a      	str	r2, [r7, #4]
	return 0;
 8008b40:	2300      	movs	r3, #0
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
	...

08008b50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008b58:	4a14      	ldr	r2, [pc, #80]	@ (8008bac <_sbrk+0x5c>)
 8008b5a:	4b15      	ldr	r3, [pc, #84]	@ (8008bb0 <_sbrk+0x60>)
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008b64:	4b13      	ldr	r3, [pc, #76]	@ (8008bb4 <_sbrk+0x64>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d102      	bne.n	8008b72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008b6c:	4b11      	ldr	r3, [pc, #68]	@ (8008bb4 <_sbrk+0x64>)
 8008b6e:	4a12      	ldr	r2, [pc, #72]	@ (8008bb8 <_sbrk+0x68>)
 8008b70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008b72:	4b10      	ldr	r3, [pc, #64]	@ (8008bb4 <_sbrk+0x64>)
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	4413      	add	r3, r2
 8008b7a:	693a      	ldr	r2, [r7, #16]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d207      	bcs.n	8008b90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008b80:	f004 fc94 	bl	800d4ac <__errno>
 8008b84:	4603      	mov	r3, r0
 8008b86:	220c      	movs	r2, #12
 8008b88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008b8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b8e:	e009      	b.n	8008ba4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008b90:	4b08      	ldr	r3, [pc, #32]	@ (8008bb4 <_sbrk+0x64>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008b96:	4b07      	ldr	r3, [pc, #28]	@ (8008bb4 <_sbrk+0x64>)
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	4a05      	ldr	r2, [pc, #20]	@ (8008bb4 <_sbrk+0x64>)
 8008ba0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
}
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	3718      	adds	r7, #24
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	bd80      	pop	{r7, pc}
 8008bac:	20020000 	.word	0x20020000
 8008bb0:	00000400 	.word	0x00000400
 8008bb4:	20000624 	.word	0x20000624
 8008bb8:	20000778 	.word	0x20000778

08008bbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008bc0:	4b06      	ldr	r3, [pc, #24]	@ (8008bdc <SystemInit+0x20>)
 8008bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bc6:	4a05      	ldr	r2, [pc, #20]	@ (8008bdc <SystemInit+0x20>)
 8008bc8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008bcc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8008bd0:	bf00      	nop
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	e000ed00 	.word	0xe000ed00

08008be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008be0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008c18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008be4:	480d      	ldr	r0, [pc, #52]	@ (8008c1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8008be6:	490e      	ldr	r1, [pc, #56]	@ (8008c20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8008be8:	4a0e      	ldr	r2, [pc, #56]	@ (8008c24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8008bea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008bec:	e002      	b.n	8008bf4 <LoopCopyDataInit>

08008bee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008bee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008bf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008bf2:	3304      	adds	r3, #4

08008bf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008bf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008bf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008bf8:	d3f9      	bcc.n	8008bee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008bfa:	4a0b      	ldr	r2, [pc, #44]	@ (8008c28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8008bfc:	4c0b      	ldr	r4, [pc, #44]	@ (8008c2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8008bfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008c00:	e001      	b.n	8008c06 <LoopFillZerobss>

08008c02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008c02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008c04:	3204      	adds	r2, #4

08008c06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008c06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008c08:	d3fb      	bcc.n	8008c02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8008c0a:	f7ff ffd7 	bl	8008bbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008c0e:	f004 fc53 	bl	800d4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008c12:	f7ff f81f 	bl	8007c54 <main>
  bx  lr    
 8008c16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008c18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008c1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008c20:	20000430 	.word	0x20000430
  ldr r2, =_sidata
 8008c24:	0800e654 	.word	0x0800e654
  ldr r2, =_sbss
 8008c28:	20000430 	.word	0x20000430
  ldr r4, =_ebss
 8008c2c:	20000778 	.word	0x20000778

08008c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008c30:	e7fe      	b.n	8008c30 <ADC_IRQHandler>
	...

08008c34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008c38:	4b0e      	ldr	r3, [pc, #56]	@ (8008c74 <HAL_Init+0x40>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a0d      	ldr	r2, [pc, #52]	@ (8008c74 <HAL_Init+0x40>)
 8008c3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008c42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008c44:	4b0b      	ldr	r3, [pc, #44]	@ (8008c74 <HAL_Init+0x40>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a0a      	ldr	r2, [pc, #40]	@ (8008c74 <HAL_Init+0x40>)
 8008c4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008c4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008c50:	4b08      	ldr	r3, [pc, #32]	@ (8008c74 <HAL_Init+0x40>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a07      	ldr	r2, [pc, #28]	@ (8008c74 <HAL_Init+0x40>)
 8008c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008c5c:	2003      	movs	r0, #3
 8008c5e:	f001 f823 	bl	8009ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008c62:	2000      	movs	r0, #0
 8008c64:	f000 f808 	bl	8008c78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008c68:	f7ff fca2 	bl	80085b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008c6c:	2300      	movs	r3, #0
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	40023c00 	.word	0x40023c00

08008c78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008c80:	4b12      	ldr	r3, [pc, #72]	@ (8008ccc <HAL_InitTick+0x54>)
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	4b12      	ldr	r3, [pc, #72]	@ (8008cd0 <HAL_InitTick+0x58>)
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c96:	4618      	mov	r0, r3
 8008c98:	f001 f84d 	bl	8009d36 <HAL_SYSTICK_Config>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d001      	beq.n	8008ca6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e00e      	b.n	8008cc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2b0f      	cmp	r3, #15
 8008caa:	d80a      	bhi.n	8008cc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008cac:	2200      	movs	r2, #0
 8008cae:	6879      	ldr	r1, [r7, #4]
 8008cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cb4:	f001 f803 	bl	8009cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008cb8:	4a06      	ldr	r2, [pc, #24]	@ (8008cd4 <HAL_InitTick+0x5c>)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	e000      	b.n	8008cc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008cc2:	2301      	movs	r3, #1
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3708      	adds	r7, #8
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}
 8008ccc:	200003c8 	.word	0x200003c8
 8008cd0:	200003d0 	.word	0x200003d0
 8008cd4:	200003cc 	.word	0x200003cc

08008cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008cd8:	b480      	push	{r7}
 8008cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008cdc:	4b06      	ldr	r3, [pc, #24]	@ (8008cf8 <HAL_IncTick+0x20>)
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	4b06      	ldr	r3, [pc, #24]	@ (8008cfc <HAL_IncTick+0x24>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	4a04      	ldr	r2, [pc, #16]	@ (8008cfc <HAL_IncTick+0x24>)
 8008cea:	6013      	str	r3, [r2, #0]
}
 8008cec:	bf00      	nop
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf4:	4770      	bx	lr
 8008cf6:	bf00      	nop
 8008cf8:	200003d0 	.word	0x200003d0
 8008cfc:	20000628 	.word	0x20000628

08008d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008d00:	b480      	push	{r7}
 8008d02:	af00      	add	r7, sp, #0
  return uwTick;
 8008d04:	4b03      	ldr	r3, [pc, #12]	@ (8008d14 <HAL_GetTick+0x14>)
 8008d06:	681b      	ldr	r3, [r3, #0]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr
 8008d12:	bf00      	nop
 8008d14:	20000628 	.word	0x20000628

08008d18 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d101      	bne.n	8008d2a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8008d26:	2301      	movs	r3, #1
 8008d28:	e0ed      	b.n	8008f06 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d102      	bne.n	8008d3c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f7ff fc62 	bl	8008600 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f042 0201 	orr.w	r2, r2, #1
 8008d4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008d4c:	f7ff ffd8 	bl	8008d00 <HAL_GetTick>
 8008d50:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008d52:	e012      	b.n	8008d7a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008d54:	f7ff ffd4 	bl	8008d00 <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b0a      	cmp	r3, #10
 8008d60:	d90b      	bls.n	8008d7a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d66:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2205      	movs	r2, #5
 8008d72:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008d76:	2301      	movs	r3, #1
 8008d78:	e0c5      	b.n	8008f06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f003 0301 	and.w	r3, r3, #1
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d0e5      	beq.n	8008d54 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681a      	ldr	r2, [r3, #0]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f022 0202 	bic.w	r2, r2, #2
 8008d96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008d98:	f7ff ffb2 	bl	8008d00 <HAL_GetTick>
 8008d9c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008d9e:	e012      	b.n	8008dc6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8008da0:	f7ff ffae 	bl	8008d00 <HAL_GetTick>
 8008da4:	4602      	mov	r2, r0
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	2b0a      	cmp	r3, #10
 8008dac:	d90b      	bls.n	8008dc6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2205      	movs	r2, #5
 8008dbe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e09f      	b.n	8008f06 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	f003 0302 	and.w	r3, r3, #2
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d1e5      	bne.n	8008da0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	7e1b      	ldrb	r3, [r3, #24]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d108      	bne.n	8008dee <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8008dea:	601a      	str	r2, [r3, #0]
 8008dec:	e007      	b.n	8008dfe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	681a      	ldr	r2, [r3, #0]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008dfc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	7e5b      	ldrb	r3, [r3, #25]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d108      	bne.n	8008e18 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e14:	601a      	str	r2, [r3, #0]
 8008e16:	e007      	b.n	8008e28 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e26:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	7e9b      	ldrb	r3, [r3, #26]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d108      	bne.n	8008e42 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f042 0220 	orr.w	r2, r2, #32
 8008e3e:	601a      	str	r2, [r3, #0]
 8008e40:	e007      	b.n	8008e52 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f022 0220 	bic.w	r2, r2, #32
 8008e50:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	7edb      	ldrb	r3, [r3, #27]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d108      	bne.n	8008e6c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0210 	bic.w	r2, r2, #16
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	e007      	b.n	8008e7c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f042 0210 	orr.w	r2, r2, #16
 8008e7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	7f1b      	ldrb	r3, [r3, #28]
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d108      	bne.n	8008e96 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f042 0208 	orr.w	r2, r2, #8
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	e007      	b.n	8008ea6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f022 0208 	bic.w	r2, r2, #8
 8008ea4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	7f5b      	ldrb	r3, [r3, #29]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d108      	bne.n	8008ec0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f042 0204 	orr.w	r2, r2, #4
 8008ebc:	601a      	str	r2, [r3, #0]
 8008ebe:	e007      	b.n	8008ed0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0204 	bic.w	r2, r2, #4
 8008ece:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	689a      	ldr	r2, [r3, #8]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	431a      	orrs	r2, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	695b      	ldr	r3, [r3, #20]
 8008ee4:	ea42 0103 	orr.w	r1, r2, r3
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	1e5a      	subs	r2, r3, #1
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	430a      	orrs	r2, r1
 8008ef4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
	...

08008f10 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b087      	sub	sp, #28
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008f26:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8008f28:	7cfb      	ldrb	r3, [r7, #19]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d003      	beq.n	8008f36 <HAL_CAN_ConfigFilter+0x26>
 8008f2e:	7cfb      	ldrb	r3, [r7, #19]
 8008f30:	2b02      	cmp	r3, #2
 8008f32:	f040 80be 	bne.w	80090b2 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8008f36:	4b65      	ldr	r3, [pc, #404]	@ (80090cc <HAL_CAN_ConfigFilter+0x1bc>)
 8008f38:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8008f40:	f043 0201 	orr.w	r2, r3, #1
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8008f50:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f64:	021b      	lsls	r3, r3, #8
 8008f66:	431a      	orrs	r2, r3
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	695b      	ldr	r3, [r3, #20]
 8008f72:	f003 031f 	and.w	r3, r3, #31
 8008f76:	2201      	movs	r2, #1
 8008f78:	fa02 f303 	lsl.w	r3, r2, r3
 8008f7c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	43db      	mvns	r3, r3
 8008f88:	401a      	ands	r2, r3
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	69db      	ldr	r3, [r3, #28]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d123      	bne.n	8008fe0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	43db      	mvns	r3, r3
 8008fa2:	401a      	ands	r2, r3
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	68db      	ldr	r3, [r3, #12]
 8008fae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8008fba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	3248      	adds	r2, #72	@ 0x48
 8008fc0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8008fd4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8008fd6:	6979      	ldr	r1, [r7, #20]
 8008fd8:	3348      	adds	r3, #72	@ 0x48
 8008fda:	00db      	lsls	r3, r3, #3
 8008fdc:	440b      	add	r3, r1
 8008fde:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	69db      	ldr	r3, [r3, #28]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d122      	bne.n	800902e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8008fe8:	697b      	ldr	r3, [r7, #20]
 8008fea:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	431a      	orrs	r2, r3
 8008ff2:	697b      	ldr	r3, [r7, #20]
 8008ff4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	685b      	ldr	r3, [r3, #4]
 8009002:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009004:	683a      	ldr	r2, [r7, #0]
 8009006:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8009008:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	3248      	adds	r2, #72	@ 0x48
 800900e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009012:	683b      	ldr	r3, [r7, #0]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009022:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009024:	6979      	ldr	r1, [r7, #20]
 8009026:	3348      	adds	r3, #72	@ 0x48
 8009028:	00db      	lsls	r3, r3, #3
 800902a:	440b      	add	r3, r1
 800902c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	699b      	ldr	r3, [r3, #24]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d109      	bne.n	800904a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	43db      	mvns	r3, r3
 8009040:	401a      	ands	r2, r3
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8009048:	e007      	b.n	800905a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	431a      	orrs	r2, r3
 8009054:	697b      	ldr	r3, [r7, #20]
 8009056:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d109      	bne.n	8009076 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	43db      	mvns	r3, r3
 800906c:	401a      	ands	r2, r3
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8009074:	e007      	b.n	8009086 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	431a      	orrs	r2, r3
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	2b01      	cmp	r3, #1
 800908c:	d107      	bne.n	800909e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	431a      	orrs	r2, r3
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80090a4:	f023 0201 	bic.w	r2, r3, #1
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80090ae:	2300      	movs	r3, #0
 80090b0:	e006      	b.n	80090c0 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090b6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
  }
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	371c      	adds	r7, #28
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	40006400 	.word	0x40006400

080090d0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d12e      	bne.n	8009142 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2202      	movs	r2, #2
 80090e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f022 0201 	bic.w	r2, r2, #1
 80090fa:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80090fc:	f7ff fe00 	bl	8008d00 <HAL_GetTick>
 8009100:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009102:	e012      	b.n	800912a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009104:	f7ff fdfc 	bl	8008d00 <HAL_GetTick>
 8009108:	4602      	mov	r2, r0
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	1ad3      	subs	r3, r2, r3
 800910e:	2b0a      	cmp	r3, #10
 8009110:	d90b      	bls.n	800912a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009116:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2205      	movs	r2, #5
 8009122:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	e012      	b.n	8009150 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	685b      	ldr	r3, [r3, #4]
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1e5      	bne.n	8009104 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800913e:	2300      	movs	r3, #0
 8009140:	e006      	b.n	8009150 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009146:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800914e:	2301      	movs	r3, #1
  }
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009166:	b2db      	uxtb	r3, r3
 8009168:	2b02      	cmp	r3, #2
 800916a:	d133      	bne.n	80091d4 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	681a      	ldr	r2, [r3, #0]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f042 0201 	orr.w	r2, r2, #1
 800917a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800917c:	f7ff fdc0 	bl	8008d00 <HAL_GetTick>
 8009180:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8009182:	e012      	b.n	80091aa <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009184:	f7ff fdbc 	bl	8008d00 <HAL_GetTick>
 8009188:	4602      	mov	r2, r0
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	1ad3      	subs	r3, r2, r3
 800918e:	2b0a      	cmp	r3, #10
 8009190:	d90b      	bls.n	80091aa <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009196:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2205      	movs	r2, #5
 80091a2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e01b      	b.n	80091e2 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	f003 0301 	and.w	r3, r3, #1
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d0e5      	beq.n	8009184 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f022 0202 	bic.w	r2, r2, #2
 80091c6:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2201      	movs	r2, #1
 80091cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 80091d0:	2300      	movs	r3, #0
 80091d2:	e006      	b.n	80091e2 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
  }
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80091ea:	b480      	push	{r7}
 80091ec:	b089      	sub	sp, #36	@ 0x24
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	60b9      	str	r1, [r7, #8]
 80091f4:	607a      	str	r2, [r7, #4]
 80091f6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80091fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8009208:	7ffb      	ldrb	r3, [r7, #31]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d003      	beq.n	8009216 <HAL_CAN_AddTxMessage+0x2c>
 800920e:	7ffb      	ldrb	r3, [r7, #31]
 8009210:	2b02      	cmp	r3, #2
 8009212:	f040 80ad 	bne.w	8009370 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009216:	69bb      	ldr	r3, [r7, #24]
 8009218:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10a      	bne.n	8009236 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8009226:	2b00      	cmp	r3, #0
 8009228:	d105      	bne.n	8009236 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800922a:	69bb      	ldr	r3, [r7, #24]
 800922c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8009230:	2b00      	cmp	r3, #0
 8009232:	f000 8095 	beq.w	8009360 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	0e1b      	lsrs	r3, r3, #24
 800923a:	f003 0303 	and.w	r3, r3, #3
 800923e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8009240:	2201      	movs	r2, #1
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	409a      	lsls	r2, r3
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d10d      	bne.n	800926e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800925c:	68f9      	ldr	r1, [r7, #12]
 800925e:	6809      	ldr	r1, [r1, #0]
 8009260:	431a      	orrs	r2, r3
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	3318      	adds	r3, #24
 8009266:	011b      	lsls	r3, r3, #4
 8009268:	440b      	add	r3, r1
 800926a:	601a      	str	r2, [r3, #0]
 800926c:	e00f      	b.n	800928e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009278:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800927e:	68f9      	ldr	r1, [r7, #12]
 8009280:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8009282:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	3318      	adds	r3, #24
 8009288:	011b      	lsls	r3, r3, #4
 800928a:	440b      	add	r3, r1
 800928c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	6819      	ldr	r1, [r3, #0]
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	691a      	ldr	r2, [r3, #16]
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	3318      	adds	r3, #24
 800929a:	011b      	lsls	r3, r3, #4
 800929c:	440b      	add	r3, r1
 800929e:	3304      	adds	r3, #4
 80092a0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	7d1b      	ldrb	r3, [r3, #20]
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d111      	bne.n	80092ce <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	3318      	adds	r3, #24
 80092b2:	011b      	lsls	r3, r3, #4
 80092b4:	4413      	add	r3, r2
 80092b6:	3304      	adds	r3, #4
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	6811      	ldr	r1, [r2, #0]
 80092be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	3318      	adds	r3, #24
 80092c6:	011b      	lsls	r3, r3, #4
 80092c8:	440b      	add	r3, r1
 80092ca:	3304      	adds	r3, #4
 80092cc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	3307      	adds	r3, #7
 80092d2:	781b      	ldrb	r3, [r3, #0]
 80092d4:	061a      	lsls	r2, r3, #24
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	3306      	adds	r3, #6
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	041b      	lsls	r3, r3, #16
 80092de:	431a      	orrs	r2, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	3305      	adds	r3, #5
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	021b      	lsls	r3, r3, #8
 80092e8:	4313      	orrs	r3, r2
 80092ea:	687a      	ldr	r2, [r7, #4]
 80092ec:	3204      	adds	r2, #4
 80092ee:	7812      	ldrb	r2, [r2, #0]
 80092f0:	4610      	mov	r0, r2
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	6811      	ldr	r1, [r2, #0]
 80092f6:	ea43 0200 	orr.w	r2, r3, r0
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	011b      	lsls	r3, r3, #4
 80092fe:	440b      	add	r3, r1
 8009300:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8009304:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	3303      	adds	r3, #3
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	061a      	lsls	r2, r3, #24
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	3302      	adds	r3, #2
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	041b      	lsls	r3, r3, #16
 8009316:	431a      	orrs	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	3301      	adds	r3, #1
 800931c:	781b      	ldrb	r3, [r3, #0]
 800931e:	021b      	lsls	r3, r3, #8
 8009320:	4313      	orrs	r3, r2
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	7812      	ldrb	r2, [r2, #0]
 8009326:	4610      	mov	r0, r2
 8009328:	68fa      	ldr	r2, [r7, #12]
 800932a:	6811      	ldr	r1, [r2, #0]
 800932c:	ea43 0200 	orr.w	r2, r3, r0
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	011b      	lsls	r3, r3, #4
 8009334:	440b      	add	r3, r1
 8009336:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800933a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	3318      	adds	r3, #24
 8009344:	011b      	lsls	r3, r3, #4
 8009346:	4413      	add	r3, r2
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	68fa      	ldr	r2, [r7, #12]
 800934c:	6811      	ldr	r1, [r2, #0]
 800934e:	f043 0201 	orr.w	r2, r3, #1
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	3318      	adds	r3, #24
 8009356:	011b      	lsls	r3, r3, #4
 8009358:	440b      	add	r3, r1
 800935a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800935c:	2300      	movs	r3, #0
 800935e:	e00e      	b.n	800937e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009364:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800936c:	2301      	movs	r3, #1
 800936e:	e006      	b.n	800937e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009374:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800937c:	2301      	movs	r3, #1
  }
}
 800937e:	4618      	mov	r0, r3
 8009380:	3724      	adds	r7, #36	@ 0x24
 8009382:	46bd      	mov	sp, r7
 8009384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009388:	4770      	bx	lr

0800938a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800938a:	b480      	push	{r7}
 800938c:	b085      	sub	sp, #20
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8009392:	2300      	movs	r3, #0
 8009394:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f893 3020 	ldrb.w	r3, [r3, #32]
 800939c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800939e:	7afb      	ldrb	r3, [r7, #11]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d002      	beq.n	80093aa <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80093a4:	7afb      	ldrb	r3, [r7, #11]
 80093a6:	2b02      	cmp	r3, #2
 80093a8:	d11d      	bne.n	80093e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	3301      	adds	r3, #1
 80093bc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d002      	beq.n	80093d2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	3301      	adds	r3, #1
 80093d0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d002      	beq.n	80093e6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	3301      	adds	r3, #1
 80093e4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80093e6:	68fb      	ldr	r3, [r7, #12]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3714      	adds	r7, #20
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80093f4:	b480      	push	{r7}
 80093f6:	b087      	sub	sp, #28
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	60f8      	str	r0, [r7, #12]
 80093fc:	60b9      	str	r1, [r7, #8]
 80093fe:	607a      	str	r2, [r7, #4]
 8009400:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009408:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800940a:	7dfb      	ldrb	r3, [r7, #23]
 800940c:	2b01      	cmp	r3, #1
 800940e:	d003      	beq.n	8009418 <HAL_CAN_GetRxMessage+0x24>
 8009410:	7dfb      	ldrb	r3, [r7, #23]
 8009412:	2b02      	cmp	r3, #2
 8009414:	f040 8103 	bne.w	800961e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d10e      	bne.n	800943c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	68db      	ldr	r3, [r3, #12]
 8009424:	f003 0303 	and.w	r3, r3, #3
 8009428:	2b00      	cmp	r3, #0
 800942a:	d116      	bne.n	800945a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009430:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8009438:	2301      	movs	r3, #1
 800943a:	e0f7      	b.n	800962c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	691b      	ldr	r3, [r3, #16]
 8009442:	f003 0303 	and.w	r3, r3, #3
 8009446:	2b00      	cmp	r3, #0
 8009448:	d107      	bne.n	800945a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800944e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e0e8      	b.n	800962c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681a      	ldr	r2, [r3, #0]
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	331b      	adds	r3, #27
 8009462:	011b      	lsls	r3, r3, #4
 8009464:	4413      	add	r3, r2
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f003 0204 	and.w	r2, r3, #4
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d10c      	bne.n	8009492 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	331b      	adds	r3, #27
 8009480:	011b      	lsls	r3, r3, #4
 8009482:	4413      	add	r3, r2
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	0d5b      	lsrs	r3, r3, #21
 8009488:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	601a      	str	r2, [r3, #0]
 8009490:	e00b      	b.n	80094aa <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681a      	ldr	r2, [r3, #0]
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	331b      	adds	r3, #27
 800949a:	011b      	lsls	r3, r3, #4
 800949c:	4413      	add	r3, r2
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	08db      	lsrs	r3, r3, #3
 80094a2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	331b      	adds	r3, #27
 80094b2:	011b      	lsls	r3, r3, #4
 80094b4:	4413      	add	r3, r2
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f003 0202 	and.w	r2, r3, #2
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	331b      	adds	r3, #27
 80094c8:	011b      	lsls	r3, r3, #4
 80094ca:	4413      	add	r3, r2
 80094cc:	3304      	adds	r3, #4
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f003 0308 	and.w	r3, r3, #8
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d003      	beq.n	80094e0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2208      	movs	r2, #8
 80094dc:	611a      	str	r2, [r3, #16]
 80094de:	e00b      	b.n	80094f8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681a      	ldr	r2, [r3, #0]
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	331b      	adds	r3, #27
 80094e8:	011b      	lsls	r3, r3, #4
 80094ea:	4413      	add	r3, r2
 80094ec:	3304      	adds	r3, #4
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 020f 	and.w	r2, r3, #15
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	331b      	adds	r3, #27
 8009500:	011b      	lsls	r3, r3, #4
 8009502:	4413      	add	r3, r2
 8009504:	3304      	adds	r3, #4
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	0a1b      	lsrs	r3, r3, #8
 800950a:	b2da      	uxtb	r2, r3
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681a      	ldr	r2, [r3, #0]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	331b      	adds	r3, #27
 8009518:	011b      	lsls	r3, r3, #4
 800951a:	4413      	add	r3, r2
 800951c:	3304      	adds	r3, #4
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	0c1b      	lsrs	r3, r3, #16
 8009522:	b29a      	uxth	r2, r3
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	011b      	lsls	r3, r3, #4
 8009530:	4413      	add	r3, r2
 8009532:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	b2da      	uxtb	r2, r3
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	011b      	lsls	r3, r3, #4
 8009546:	4413      	add	r3, r2
 8009548:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	0a1a      	lsrs	r2, r3, #8
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	3301      	adds	r3, #1
 8009554:	b2d2      	uxtb	r2, r2
 8009556:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	011b      	lsls	r3, r3, #4
 8009560:	4413      	add	r3, r2
 8009562:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	0c1a      	lsrs	r2, r3, #16
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	3302      	adds	r3, #2
 800956e:	b2d2      	uxtb	r2, r2
 8009570:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	011b      	lsls	r3, r3, #4
 800957a:	4413      	add	r3, r2
 800957c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	0e1a      	lsrs	r2, r3, #24
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	3303      	adds	r3, #3
 8009588:	b2d2      	uxtb	r2, r2
 800958a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	011b      	lsls	r3, r3, #4
 8009594:	4413      	add	r3, r2
 8009596:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	3304      	adds	r3, #4
 80095a0:	b2d2      	uxtb	r2, r2
 80095a2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	011b      	lsls	r3, r3, #4
 80095ac:	4413      	add	r3, r2
 80095ae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	0a1a      	lsrs	r2, r3, #8
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	3305      	adds	r3, #5
 80095ba:	b2d2      	uxtb	r2, r2
 80095bc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681a      	ldr	r2, [r3, #0]
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	011b      	lsls	r3, r3, #4
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	0c1a      	lsrs	r2, r3, #16
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	3306      	adds	r3, #6
 80095d4:	b2d2      	uxtb	r2, r2
 80095d6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	011b      	lsls	r3, r3, #4
 80095e0:	4413      	add	r3, r2
 80095e2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	0e1a      	lsrs	r2, r3, #24
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	3307      	adds	r3, #7
 80095ee:	b2d2      	uxtb	r2, r2
 80095f0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d108      	bne.n	800960a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	68da      	ldr	r2, [r3, #12]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f042 0220 	orr.w	r2, r2, #32
 8009606:	60da      	str	r2, [r3, #12]
 8009608:	e007      	b.n	800961a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	691a      	ldr	r2, [r3, #16]
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f042 0220 	orr.w	r2, r2, #32
 8009618:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800961a:	2300      	movs	r3, #0
 800961c:	e006      	b.n	800962c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009622:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800962a:	2301      	movs	r3, #1
  }
}
 800962c:	4618      	mov	r0, r3
 800962e:	371c      	adds	r7, #28
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009648:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800964a:	7bfb      	ldrb	r3, [r7, #15]
 800964c:	2b01      	cmp	r3, #1
 800964e:	d002      	beq.n	8009656 <HAL_CAN_ActivateNotification+0x1e>
 8009650:	7bfb      	ldrb	r3, [r7, #15]
 8009652:	2b02      	cmp	r3, #2
 8009654:	d109      	bne.n	800966a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6959      	ldr	r1, [r3, #20]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	683a      	ldr	r2, [r7, #0]
 8009662:	430a      	orrs	r2, r1
 8009664:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009666:	2300      	movs	r3, #0
 8009668:	e006      	b.n	8009678 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800966e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8009676:	2301      	movs	r3, #1
  }
}
 8009678:	4618      	mov	r0, r3
 800967a:	3714      	adds	r7, #20
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b08a      	sub	sp, #40	@ 0x28
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800968c:	2300      	movs	r3, #0
 800968e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	695b      	ldr	r3, [r3, #20]
 8009696:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	691b      	ldr	r3, [r3, #16]
 80096b6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	699b      	ldr	r3, [r3, #24]
 80096be:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d07c      	beq.n	80097c4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	f003 0301 	and.w	r3, r3, #1
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d023      	beq.n	800971c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2201      	movs	r2, #1
 80096da:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80096dc:	69bb      	ldr	r3, [r7, #24]
 80096de:	f003 0302 	and.w	r3, r3, #2
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d003      	beq.n	80096ee <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f7fe fa72 	bl	8007bd0 <HAL_CAN_TxMailbox0CompleteCallback>
 80096ec:	e016      	b.n	800971c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	f003 0304 	and.w	r3, r3, #4
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d004      	beq.n	8009702 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80096f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096fa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80096fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8009700:	e00c      	b.n	800971c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	f003 0308 	and.w	r3, r3, #8
 8009708:	2b00      	cmp	r3, #0
 800970a:	d004      	beq.n	8009716 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800970c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009712:	627b      	str	r3, [r7, #36]	@ 0x24
 8009714:	e002      	b.n	800971c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f000 f96b 	bl	80099f2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009722:	2b00      	cmp	r3, #0
 8009724:	d024      	beq.n	8009770 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800972e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009730:	69bb      	ldr	r3, [r7, #24]
 8009732:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009736:	2b00      	cmp	r3, #0
 8009738:	d003      	beq.n	8009742 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f7fe fa58 	bl	8007bf0 <HAL_CAN_TxMailbox1CompleteCallback>
 8009740:	e016      	b.n	8009770 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009748:	2b00      	cmp	r3, #0
 800974a:	d004      	beq.n	8009756 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800974c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8009752:	627b      	str	r3, [r7, #36]	@ 0x24
 8009754:	e00c      	b.n	8009770 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009756:	69bb      	ldr	r3, [r7, #24]
 8009758:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800975c:	2b00      	cmp	r3, #0
 800975e:	d004      	beq.n	800976a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009762:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009766:	627b      	str	r3, [r7, #36]	@ 0x24
 8009768:	e002      	b.n	8009770 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 f94b 	bl	8009a06 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009770:	69bb      	ldr	r3, [r7, #24]
 8009772:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009776:	2b00      	cmp	r3, #0
 8009778:	d024      	beq.n	80097c4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8009782:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009784:	69bb      	ldr	r3, [r7, #24]
 8009786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800978a:	2b00      	cmp	r3, #0
 800978c:	d003      	beq.n	8009796 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f7fe fa3e 	bl	8007c10 <HAL_CAN_TxMailbox2CompleteCallback>
 8009794:	e016      	b.n	80097c4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800979c:	2b00      	cmp	r3, #0
 800979e:	d004      	beq.n	80097aa <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80097a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80097a8:	e00c      	b.n	80097c4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d004      	beq.n	80097be <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80097b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80097ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80097bc:	e002      	b.n	80097c4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 f92b 	bl	8009a1a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80097c4:	6a3b      	ldr	r3, [r7, #32]
 80097c6:	f003 0308 	and.w	r3, r3, #8
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00c      	beq.n	80097e8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	f003 0310 	and.w	r3, r3, #16
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d007      	beq.n	80097e8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80097d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80097de:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	2210      	movs	r2, #16
 80097e6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80097e8:	6a3b      	ldr	r3, [r7, #32]
 80097ea:	f003 0304 	and.w	r3, r3, #4
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d00b      	beq.n	800980a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	f003 0308 	and.w	r3, r3, #8
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d006      	beq.n	800980a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2208      	movs	r2, #8
 8009802:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 f912 	bl	8009a2e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800980a:	6a3b      	ldr	r3, [r7, #32]
 800980c:	f003 0302 	and.w	r3, r3, #2
 8009810:	2b00      	cmp	r3, #0
 8009812:	d009      	beq.n	8009828 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	68db      	ldr	r3, [r3, #12]
 800981a:	f003 0303 	and.w	r3, r3, #3
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f7fe f968 	bl	8007af8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009828:	6a3b      	ldr	r3, [r7, #32]
 800982a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800982e:	2b00      	cmp	r3, #0
 8009830:	d00c      	beq.n	800984c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009832:	693b      	ldr	r3, [r7, #16]
 8009834:	f003 0310 	and.w	r3, r3, #16
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800983c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800983e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009842:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	2210      	movs	r2, #16
 800984a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800984c:	6a3b      	ldr	r3, [r7, #32]
 800984e:	f003 0320 	and.w	r3, r3, #32
 8009852:	2b00      	cmp	r3, #0
 8009854:	d00b      	beq.n	800986e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009856:	693b      	ldr	r3, [r7, #16]
 8009858:	f003 0308 	and.w	r3, r3, #8
 800985c:	2b00      	cmp	r3, #0
 800985e:	d006      	beq.n	800986e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2208      	movs	r2, #8
 8009866:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 f8ea 	bl	8009a42 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800986e:	6a3b      	ldr	r3, [r7, #32]
 8009870:	f003 0310 	and.w	r3, r3, #16
 8009874:	2b00      	cmp	r3, #0
 8009876:	d009      	beq.n	800988c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	691b      	ldr	r3, [r3, #16]
 800987e:	f003 0303 	and.w	r3, r3, #3
 8009882:	2b00      	cmp	r3, #0
 8009884:	d002      	beq.n	800988c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f7fe f943 	bl	8007b12 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800988c:	6a3b      	ldr	r3, [r7, #32]
 800988e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00b      	beq.n	80098ae <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009896:	69fb      	ldr	r3, [r7, #28]
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b00      	cmp	r3, #0
 800989e:	d006      	beq.n	80098ae <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2210      	movs	r2, #16
 80098a6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80098a8:	6878      	ldr	r0, [r7, #4]
 80098aa:	f000 f8d4 	bl	8009a56 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80098ae:	6a3b      	ldr	r3, [r7, #32]
 80098b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d00b      	beq.n	80098d0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	f003 0308 	and.w	r3, r3, #8
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d006      	beq.n	80098d0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2208      	movs	r2, #8
 80098c8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 f8cd 	bl	8009a6a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80098d0:	6a3b      	ldr	r3, [r7, #32]
 80098d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d07b      	beq.n	80099d2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80098da:	69fb      	ldr	r3, [r7, #28]
 80098dc:	f003 0304 	and.w	r3, r3, #4
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d072      	beq.n	80099ca <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80098e4:	6a3b      	ldr	r3, [r7, #32]
 80098e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d008      	beq.n	8009900 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d003      	beq.n	8009900 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80098f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fa:	f043 0301 	orr.w	r3, r3, #1
 80098fe:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009900:	6a3b      	ldr	r3, [r7, #32]
 8009902:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009906:	2b00      	cmp	r3, #0
 8009908:	d008      	beq.n	800991c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009910:	2b00      	cmp	r3, #0
 8009912:	d003      	beq.n	800991c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009916:	f043 0302 	orr.w	r3, r3, #2
 800991a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800991c:	6a3b      	ldr	r3, [r7, #32]
 800991e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009922:	2b00      	cmp	r3, #0
 8009924:	d008      	beq.n	8009938 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800992c:	2b00      	cmp	r3, #0
 800992e:	d003      	beq.n	8009938 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009932:	f043 0304 	orr.w	r3, r3, #4
 8009936:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009938:	6a3b      	ldr	r3, [r7, #32]
 800993a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800993e:	2b00      	cmp	r3, #0
 8009940:	d043      	beq.n	80099ca <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009948:	2b00      	cmp	r3, #0
 800994a:	d03e      	beq.n	80099ca <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009952:	2b60      	cmp	r3, #96	@ 0x60
 8009954:	d02b      	beq.n	80099ae <HAL_CAN_IRQHandler+0x32a>
 8009956:	2b60      	cmp	r3, #96	@ 0x60
 8009958:	d82e      	bhi.n	80099b8 <HAL_CAN_IRQHandler+0x334>
 800995a:	2b50      	cmp	r3, #80	@ 0x50
 800995c:	d022      	beq.n	80099a4 <HAL_CAN_IRQHandler+0x320>
 800995e:	2b50      	cmp	r3, #80	@ 0x50
 8009960:	d82a      	bhi.n	80099b8 <HAL_CAN_IRQHandler+0x334>
 8009962:	2b40      	cmp	r3, #64	@ 0x40
 8009964:	d019      	beq.n	800999a <HAL_CAN_IRQHandler+0x316>
 8009966:	2b40      	cmp	r3, #64	@ 0x40
 8009968:	d826      	bhi.n	80099b8 <HAL_CAN_IRQHandler+0x334>
 800996a:	2b30      	cmp	r3, #48	@ 0x30
 800996c:	d010      	beq.n	8009990 <HAL_CAN_IRQHandler+0x30c>
 800996e:	2b30      	cmp	r3, #48	@ 0x30
 8009970:	d822      	bhi.n	80099b8 <HAL_CAN_IRQHandler+0x334>
 8009972:	2b10      	cmp	r3, #16
 8009974:	d002      	beq.n	800997c <HAL_CAN_IRQHandler+0x2f8>
 8009976:	2b20      	cmp	r3, #32
 8009978:	d005      	beq.n	8009986 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800997a:	e01d      	b.n	80099b8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800997c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997e:	f043 0308 	orr.w	r3, r3, #8
 8009982:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8009984:	e019      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8009986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009988:	f043 0310 	orr.w	r3, r3, #16
 800998c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800998e:	e014      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8009990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009992:	f043 0320 	orr.w	r3, r3, #32
 8009996:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8009998:	e00f      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800999a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80099a2:	e00a      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80099a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80099ac:	e005      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80099ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80099b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80099b6:	e000      	b.n	80099ba <HAL_CAN_IRQHandler+0x336>
            break;
 80099b8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	699a      	ldr	r2, [r3, #24]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80099c8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2204      	movs	r2, #4
 80099d0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80099d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d008      	beq.n	80099ea <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80099dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099de:	431a      	orrs	r2, r3
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f84a 	bl	8009a7e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80099ea:	bf00      	nop
 80099ec:	3728      	adds	r7, #40	@ 0x28
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}

080099f2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80099f2:	b480      	push	{r7}
 80099f4:	b083      	sub	sp, #12
 80099f6:	af00      	add	r7, sp, #0
 80099f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80099fa:	bf00      	nop
 80099fc:	370c      	adds	r7, #12
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr

08009a06 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009a06:	b480      	push	{r7}
 8009a08:	b083      	sub	sp, #12
 8009a0a:	af00      	add	r7, sp, #0
 8009a0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8009a0e:	bf00      	nop
 8009a10:	370c      	adds	r7, #12
 8009a12:	46bd      	mov	sp, r7
 8009a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a18:	4770      	bx	lr

08009a1a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8009a1a:	b480      	push	{r7}
 8009a1c:	b083      	sub	sp, #12
 8009a1e:	af00      	add	r7, sp, #0
 8009a20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8009a22:	bf00      	nop
 8009a24:	370c      	adds	r7, #12
 8009a26:	46bd      	mov	sp, r7
 8009a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2c:	4770      	bx	lr

08009a2e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8009a2e:	b480      	push	{r7}
 8009a30:	b083      	sub	sp, #12
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8009a36:	bf00      	nop
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b083      	sub	sp, #12
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8009a4a:	bf00      	nop
 8009a4c:	370c      	adds	r7, #12
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a54:	4770      	bx	lr

08009a56 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8009a56:	b480      	push	{r7}
 8009a58:	b083      	sub	sp, #12
 8009a5a:	af00      	add	r7, sp, #0
 8009a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8009a5e:	bf00      	nop
 8009a60:	370c      	adds	r7, #12
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr

08009a6a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8009a6a:	b480      	push	{r7}
 8009a6c:	b083      	sub	sp, #12
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8009a72:	bf00      	nop
 8009a74:	370c      	adds	r7, #12
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8009a7e:	b480      	push	{r7}
 8009a80:	b083      	sub	sp, #12
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8009a86:	bf00      	nop
 8009a88:	370c      	adds	r7, #12
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
	...

08009a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b085      	sub	sp, #20
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f003 0307 	and.w	r3, r3, #7
 8009aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009abc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009ac6:	4a04      	ldr	r2, [pc, #16]	@ (8009ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	60d3      	str	r3, [r2, #12]
}
 8009acc:	bf00      	nop
 8009ace:	3714      	adds	r7, #20
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad6:	4770      	bx	lr
 8009ad8:	e000ed00 	.word	0xe000ed00

08009adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009adc:	b480      	push	{r7}
 8009ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009ae0:	4b04      	ldr	r3, [pc, #16]	@ (8009af4 <__NVIC_GetPriorityGrouping+0x18>)
 8009ae2:	68db      	ldr	r3, [r3, #12]
 8009ae4:	0a1b      	lsrs	r3, r3, #8
 8009ae6:	f003 0307 	and.w	r3, r3, #7
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	46bd      	mov	sp, r7
 8009aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af2:	4770      	bx	lr
 8009af4:	e000ed00 	.word	0xe000ed00

08009af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	4603      	mov	r3, r0
 8009b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	db0b      	blt.n	8009b22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009b0a:	79fb      	ldrb	r3, [r7, #7]
 8009b0c:	f003 021f 	and.w	r2, r3, #31
 8009b10:	4907      	ldr	r1, [pc, #28]	@ (8009b30 <__NVIC_EnableIRQ+0x38>)
 8009b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b16:	095b      	lsrs	r3, r3, #5
 8009b18:	2001      	movs	r0, #1
 8009b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8009b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009b22:	bf00      	nop
 8009b24:	370c      	adds	r7, #12
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	e000e100 	.word	0xe000e100

08009b34 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009b34:	b480      	push	{r7}
 8009b36:	b083      	sub	sp, #12
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	db12      	blt.n	8009b6c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009b46:	79fb      	ldrb	r3, [r7, #7]
 8009b48:	f003 021f 	and.w	r2, r3, #31
 8009b4c:	490a      	ldr	r1, [pc, #40]	@ (8009b78 <__NVIC_DisableIRQ+0x44>)
 8009b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b52:	095b      	lsrs	r3, r3, #5
 8009b54:	2001      	movs	r0, #1
 8009b56:	fa00 f202 	lsl.w	r2, r0, r2
 8009b5a:	3320      	adds	r3, #32
 8009b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009b60:	f3bf 8f4f 	dsb	sy
}
 8009b64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009b66:	f3bf 8f6f 	isb	sy
}
 8009b6a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8009b6c:	bf00      	nop
 8009b6e:	370c      	adds	r7, #12
 8009b70:	46bd      	mov	sp, r7
 8009b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b76:	4770      	bx	lr
 8009b78:	e000e100 	.word	0xe000e100

08009b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b083      	sub	sp, #12
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	4603      	mov	r3, r0
 8009b84:	6039      	str	r1, [r7, #0]
 8009b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	db0a      	blt.n	8009ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	b2da      	uxtb	r2, r3
 8009b94:	490c      	ldr	r1, [pc, #48]	@ (8009bc8 <__NVIC_SetPriority+0x4c>)
 8009b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b9a:	0112      	lsls	r2, r2, #4
 8009b9c:	b2d2      	uxtb	r2, r2
 8009b9e:	440b      	add	r3, r1
 8009ba0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009ba4:	e00a      	b.n	8009bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	b2da      	uxtb	r2, r3
 8009baa:	4908      	ldr	r1, [pc, #32]	@ (8009bcc <__NVIC_SetPriority+0x50>)
 8009bac:	79fb      	ldrb	r3, [r7, #7]
 8009bae:	f003 030f 	and.w	r3, r3, #15
 8009bb2:	3b04      	subs	r3, #4
 8009bb4:	0112      	lsls	r2, r2, #4
 8009bb6:	b2d2      	uxtb	r2, r2
 8009bb8:	440b      	add	r3, r1
 8009bba:	761a      	strb	r2, [r3, #24]
}
 8009bbc:	bf00      	nop
 8009bbe:	370c      	adds	r7, #12
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc6:	4770      	bx	lr
 8009bc8:	e000e100 	.word	0xe000e100
 8009bcc:	e000ed00 	.word	0xe000ed00

08009bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009bd0:	b480      	push	{r7}
 8009bd2:	b089      	sub	sp, #36	@ 0x24
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f003 0307 	and.w	r3, r3, #7
 8009be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009be4:	69fb      	ldr	r3, [r7, #28]
 8009be6:	f1c3 0307 	rsb	r3, r3, #7
 8009bea:	2b04      	cmp	r3, #4
 8009bec:	bf28      	it	cs
 8009bee:	2304      	movcs	r3, #4
 8009bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009bf2:	69fb      	ldr	r3, [r7, #28]
 8009bf4:	3304      	adds	r3, #4
 8009bf6:	2b06      	cmp	r3, #6
 8009bf8:	d902      	bls.n	8009c00 <NVIC_EncodePriority+0x30>
 8009bfa:	69fb      	ldr	r3, [r7, #28]
 8009bfc:	3b03      	subs	r3, #3
 8009bfe:	e000      	b.n	8009c02 <NVIC_EncodePriority+0x32>
 8009c00:	2300      	movs	r3, #0
 8009c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009c08:	69bb      	ldr	r3, [r7, #24]
 8009c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009c0e:	43da      	mvns	r2, r3
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	401a      	ands	r2, r3
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009c18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009c1c:	697b      	ldr	r3, [r7, #20]
 8009c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8009c22:	43d9      	mvns	r1, r3
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c28:	4313      	orrs	r3, r2
         );
}
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	3724      	adds	r7, #36	@ 0x24
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
	...

08009c38 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8009c3c:	f3bf 8f4f 	dsb	sy
}
 8009c40:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009c42:	4b06      	ldr	r3, [pc, #24]	@ (8009c5c <__NVIC_SystemReset+0x24>)
 8009c44:	68db      	ldr	r3, [r3, #12]
 8009c46:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009c4a:	4904      	ldr	r1, [pc, #16]	@ (8009c5c <__NVIC_SystemReset+0x24>)
 8009c4c:	4b04      	ldr	r3, [pc, #16]	@ (8009c60 <__NVIC_SystemReset+0x28>)
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009c52:	f3bf 8f4f 	dsb	sy
}
 8009c56:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8009c58:	bf00      	nop
 8009c5a:	e7fd      	b.n	8009c58 <__NVIC_SystemReset+0x20>
 8009c5c:	e000ed00 	.word	0xe000ed00
 8009c60:	05fa0004 	.word	0x05fa0004

08009c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b082      	sub	sp, #8
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009c74:	d301      	bcc.n	8009c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009c76:	2301      	movs	r3, #1
 8009c78:	e00f      	b.n	8009c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8009ca4 <SysTick_Config+0x40>)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009c82:	210f      	movs	r1, #15
 8009c84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c88:	f7ff ff78 	bl	8009b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009c8c:	4b05      	ldr	r3, [pc, #20]	@ (8009ca4 <SysTick_Config+0x40>)
 8009c8e:	2200      	movs	r2, #0
 8009c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009c92:	4b04      	ldr	r3, [pc, #16]	@ (8009ca4 <SysTick_Config+0x40>)
 8009c94:	2207      	movs	r2, #7
 8009c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009c98:	2300      	movs	r3, #0
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3708      	adds	r7, #8
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	e000e010 	.word	0xe000e010

08009ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f7ff feef 	bl	8009a94 <__NVIC_SetPriorityGrouping>
}
 8009cb6:	bf00      	nop
 8009cb8:	3708      	adds	r7, #8
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b086      	sub	sp, #24
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	60b9      	str	r1, [r7, #8]
 8009cc8:	607a      	str	r2, [r7, #4]
 8009cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009cd0:	f7ff ff04 	bl	8009adc <__NVIC_GetPriorityGrouping>
 8009cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	68b9      	ldr	r1, [r7, #8]
 8009cda:	6978      	ldr	r0, [r7, #20]
 8009cdc:	f7ff ff78 	bl	8009bd0 <NVIC_EncodePriority>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ce6:	4611      	mov	r1, r2
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f7ff ff47 	bl	8009b7c <__NVIC_SetPriority>
}
 8009cee:	bf00      	nop
 8009cf0:	3718      	adds	r7, #24
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bd80      	pop	{r7, pc}

08009cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009cf6:	b580      	push	{r7, lr}
 8009cf8:	b082      	sub	sp, #8
 8009cfa:	af00      	add	r7, sp, #0
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d04:	4618      	mov	r0, r3
 8009d06:	f7ff fef7 	bl	8009af8 <__NVIC_EnableIRQ>
}
 8009d0a:	bf00      	nop
 8009d0c:	3708      	adds	r7, #8
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}

08009d12 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009d12:	b580      	push	{r7, lr}
 8009d14:	b082      	sub	sp, #8
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	4603      	mov	r3, r0
 8009d1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009d20:	4618      	mov	r0, r3
 8009d22:	f7ff ff07 	bl	8009b34 <__NVIC_DisableIRQ>
}
 8009d26:	bf00      	nop
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8009d32:	f7ff ff81 	bl	8009c38 <__NVIC_SystemReset>

08009d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b082      	sub	sp, #8
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7ff ff90 	bl	8009c64 <SysTick_Config>
 8009d44:	4603      	mov	r3, r0
}
 8009d46:	4618      	mov	r0, r3
 8009d48:	3708      	adds	r7, #8
 8009d4a:	46bd      	mov	sp, r7
 8009d4c:	bd80      	pop	{r7, pc}

08009d4e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d5a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009d5c:	f7fe ffd0 	bl	8008d00 <HAL_GetTick>
 8009d60:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	d008      	beq.n	8009d80 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	2280      	movs	r2, #128	@ 0x80
 8009d72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2200      	movs	r2, #0
 8009d78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	e052      	b.n	8009e26 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f022 0216 	bic.w	r2, r2, #22
 8009d8e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	695a      	ldr	r2, [r3, #20]
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009d9e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d103      	bne.n	8009db0 <HAL_DMA_Abort+0x62>
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d007      	beq.n	8009dc0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681a      	ldr	r2, [r3, #0]
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f022 0208 	bic.w	r2, r2, #8
 8009dbe:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681a      	ldr	r2, [r3, #0]
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	f022 0201 	bic.w	r2, r2, #1
 8009dce:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009dd0:	e013      	b.n	8009dfa <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009dd2:	f7fe ff95 	bl	8008d00 <HAL_GetTick>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	1ad3      	subs	r3, r2, r3
 8009ddc:	2b05      	cmp	r3, #5
 8009dde:	d90c      	bls.n	8009dfa <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2220      	movs	r2, #32
 8009de4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2203      	movs	r2, #3
 8009dea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e015      	b.n	8009e26 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	f003 0301 	and.w	r3, r3, #1
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e4      	bne.n	8009dd2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009e0c:	223f      	movs	r2, #63	@ 0x3f
 8009e0e:	409a      	lsls	r2, r3
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2201      	movs	r2, #1
 8009e18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8009e24:	2300      	movs	r3, #0
}
 8009e26:	4618      	mov	r0, r3
 8009e28:	3710      	adds	r7, #16
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}

08009e2e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009e2e:	b480      	push	{r7}
 8009e30:	b083      	sub	sp, #12
 8009e32:	af00      	add	r7, sp, #0
 8009e34:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009e3c:	b2db      	uxtb	r3, r3
 8009e3e:	2b02      	cmp	r3, #2
 8009e40:	d004      	beq.n	8009e4c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2280      	movs	r2, #128	@ 0x80
 8009e46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e00c      	b.n	8009e66 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2205      	movs	r2, #5
 8009e50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	681a      	ldr	r2, [r3, #0]
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	f022 0201 	bic.w	r2, r2, #1
 8009e62:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	370c      	adds	r7, #12
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr
	...

08009e74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b089      	sub	sp, #36	@ 0x24
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	6078      	str	r0, [r7, #4]
 8009e7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009e82:	2300      	movs	r3, #0
 8009e84:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009e86:	2300      	movs	r3, #0
 8009e88:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	61fb      	str	r3, [r7, #28]
 8009e8e:	e16b      	b.n	800a168 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009e90:	2201      	movs	r2, #1
 8009e92:	69fb      	ldr	r3, [r7, #28]
 8009e94:	fa02 f303 	lsl.w	r3, r2, r3
 8009e98:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	697a      	ldr	r2, [r7, #20]
 8009ea0:	4013      	ands	r3, r2
 8009ea2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009ea4:	693a      	ldr	r2, [r7, #16]
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	429a      	cmp	r2, r3
 8009eaa:	f040 815a 	bne.w	800a162 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f003 0303 	and.w	r3, r3, #3
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	d005      	beq.n	8009ec6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009ec2:	2b02      	cmp	r3, #2
 8009ec4:	d130      	bne.n	8009f28 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009ecc:	69fb      	ldr	r3, [r7, #28]
 8009ece:	005b      	lsls	r3, r3, #1
 8009ed0:	2203      	movs	r2, #3
 8009ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ed6:	43db      	mvns	r3, r3
 8009ed8:	69ba      	ldr	r2, [r7, #24]
 8009eda:	4013      	ands	r3, r2
 8009edc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	68da      	ldr	r2, [r3, #12]
 8009ee2:	69fb      	ldr	r3, [r7, #28]
 8009ee4:	005b      	lsls	r3, r3, #1
 8009ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8009eea:	69ba      	ldr	r2, [r7, #24]
 8009eec:	4313      	orrs	r3, r2
 8009eee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	69ba      	ldr	r2, [r7, #24]
 8009ef4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	685b      	ldr	r3, [r3, #4]
 8009efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009efc:	2201      	movs	r2, #1
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	fa02 f303 	lsl.w	r3, r2, r3
 8009f04:	43db      	mvns	r3, r3
 8009f06:	69ba      	ldr	r2, [r7, #24]
 8009f08:	4013      	ands	r3, r2
 8009f0a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	685b      	ldr	r3, [r3, #4]
 8009f10:	091b      	lsrs	r3, r3, #4
 8009f12:	f003 0201 	and.w	r2, r3, #1
 8009f16:	69fb      	ldr	r3, [r7, #28]
 8009f18:	fa02 f303 	lsl.w	r3, r2, r3
 8009f1c:	69ba      	ldr	r2, [r7, #24]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	69ba      	ldr	r2, [r7, #24]
 8009f26:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	685b      	ldr	r3, [r3, #4]
 8009f2c:	f003 0303 	and.w	r3, r3, #3
 8009f30:	2b03      	cmp	r3, #3
 8009f32:	d017      	beq.n	8009f64 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009f3a:	69fb      	ldr	r3, [r7, #28]
 8009f3c:	005b      	lsls	r3, r3, #1
 8009f3e:	2203      	movs	r2, #3
 8009f40:	fa02 f303 	lsl.w	r3, r2, r3
 8009f44:	43db      	mvns	r3, r3
 8009f46:	69ba      	ldr	r2, [r7, #24]
 8009f48:	4013      	ands	r3, r2
 8009f4a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	689a      	ldr	r2, [r3, #8]
 8009f50:	69fb      	ldr	r3, [r7, #28]
 8009f52:	005b      	lsls	r3, r3, #1
 8009f54:	fa02 f303 	lsl.w	r3, r2, r3
 8009f58:	69ba      	ldr	r2, [r7, #24]
 8009f5a:	4313      	orrs	r3, r2
 8009f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	69ba      	ldr	r2, [r7, #24]
 8009f62:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	f003 0303 	and.w	r3, r3, #3
 8009f6c:	2b02      	cmp	r3, #2
 8009f6e:	d123      	bne.n	8009fb8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009f70:	69fb      	ldr	r3, [r7, #28]
 8009f72:	08da      	lsrs	r2, r3, #3
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	3208      	adds	r2, #8
 8009f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009f7e:	69fb      	ldr	r3, [r7, #28]
 8009f80:	f003 0307 	and.w	r3, r3, #7
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	220f      	movs	r2, #15
 8009f88:	fa02 f303 	lsl.w	r3, r2, r3
 8009f8c:	43db      	mvns	r3, r3
 8009f8e:	69ba      	ldr	r2, [r7, #24]
 8009f90:	4013      	ands	r3, r2
 8009f92:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	691a      	ldr	r2, [r3, #16]
 8009f98:	69fb      	ldr	r3, [r7, #28]
 8009f9a:	f003 0307 	and.w	r3, r3, #7
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fa4:	69ba      	ldr	r2, [r7, #24]
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009faa:	69fb      	ldr	r3, [r7, #28]
 8009fac:	08da      	lsrs	r2, r3, #3
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	3208      	adds	r2, #8
 8009fb2:	69b9      	ldr	r1, [r7, #24]
 8009fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	005b      	lsls	r3, r3, #1
 8009fc2:	2203      	movs	r2, #3
 8009fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8009fc8:	43db      	mvns	r3, r3
 8009fca:	69ba      	ldr	r2, [r7, #24]
 8009fcc:	4013      	ands	r3, r2
 8009fce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	f003 0203 	and.w	r2, r3, #3
 8009fd8:	69fb      	ldr	r3, [r7, #28]
 8009fda:	005b      	lsls	r3, r3, #1
 8009fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8009fe0:	69ba      	ldr	r2, [r7, #24]
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	69ba      	ldr	r2, [r7, #24]
 8009fea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009fec:	683b      	ldr	r3, [r7, #0]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 80b4 	beq.w	800a162 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	60fb      	str	r3, [r7, #12]
 8009ffe:	4b60      	ldr	r3, [pc, #384]	@ (800a180 <HAL_GPIO_Init+0x30c>)
 800a000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a002:	4a5f      	ldr	r2, [pc, #380]	@ (800a180 <HAL_GPIO_Init+0x30c>)
 800a004:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a008:	6453      	str	r3, [r2, #68]	@ 0x44
 800a00a:	4b5d      	ldr	r3, [pc, #372]	@ (800a180 <HAL_GPIO_Init+0x30c>)
 800a00c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a00e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a012:	60fb      	str	r3, [r7, #12]
 800a014:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a016:	4a5b      	ldr	r2, [pc, #364]	@ (800a184 <HAL_GPIO_Init+0x310>)
 800a018:	69fb      	ldr	r3, [r7, #28]
 800a01a:	089b      	lsrs	r3, r3, #2
 800a01c:	3302      	adds	r3, #2
 800a01e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a022:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a024:	69fb      	ldr	r3, [r7, #28]
 800a026:	f003 0303 	and.w	r3, r3, #3
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	220f      	movs	r2, #15
 800a02e:	fa02 f303 	lsl.w	r3, r2, r3
 800a032:	43db      	mvns	r3, r3
 800a034:	69ba      	ldr	r2, [r7, #24]
 800a036:	4013      	ands	r3, r2
 800a038:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a52      	ldr	r2, [pc, #328]	@ (800a188 <HAL_GPIO_Init+0x314>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d02b      	beq.n	800a09a <HAL_GPIO_Init+0x226>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a51      	ldr	r2, [pc, #324]	@ (800a18c <HAL_GPIO_Init+0x318>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d025      	beq.n	800a096 <HAL_GPIO_Init+0x222>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a50      	ldr	r2, [pc, #320]	@ (800a190 <HAL_GPIO_Init+0x31c>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d01f      	beq.n	800a092 <HAL_GPIO_Init+0x21e>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a4f      	ldr	r2, [pc, #316]	@ (800a194 <HAL_GPIO_Init+0x320>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d019      	beq.n	800a08e <HAL_GPIO_Init+0x21a>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a4e      	ldr	r2, [pc, #312]	@ (800a198 <HAL_GPIO_Init+0x324>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d013      	beq.n	800a08a <HAL_GPIO_Init+0x216>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a4d      	ldr	r2, [pc, #308]	@ (800a19c <HAL_GPIO_Init+0x328>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d00d      	beq.n	800a086 <HAL_GPIO_Init+0x212>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a4c      	ldr	r2, [pc, #304]	@ (800a1a0 <HAL_GPIO_Init+0x32c>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d007      	beq.n	800a082 <HAL_GPIO_Init+0x20e>
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	4a4b      	ldr	r2, [pc, #300]	@ (800a1a4 <HAL_GPIO_Init+0x330>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d101      	bne.n	800a07e <HAL_GPIO_Init+0x20a>
 800a07a:	2307      	movs	r3, #7
 800a07c:	e00e      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a07e:	2308      	movs	r3, #8
 800a080:	e00c      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a082:	2306      	movs	r3, #6
 800a084:	e00a      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a086:	2305      	movs	r3, #5
 800a088:	e008      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a08a:	2304      	movs	r3, #4
 800a08c:	e006      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a08e:	2303      	movs	r3, #3
 800a090:	e004      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a092:	2302      	movs	r3, #2
 800a094:	e002      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a096:	2301      	movs	r3, #1
 800a098:	e000      	b.n	800a09c <HAL_GPIO_Init+0x228>
 800a09a:	2300      	movs	r3, #0
 800a09c:	69fa      	ldr	r2, [r7, #28]
 800a09e:	f002 0203 	and.w	r2, r2, #3
 800a0a2:	0092      	lsls	r2, r2, #2
 800a0a4:	4093      	lsls	r3, r2
 800a0a6:	69ba      	ldr	r2, [r7, #24]
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a0ac:	4935      	ldr	r1, [pc, #212]	@ (800a184 <HAL_GPIO_Init+0x310>)
 800a0ae:	69fb      	ldr	r3, [r7, #28]
 800a0b0:	089b      	lsrs	r3, r3, #2
 800a0b2:	3302      	adds	r3, #2
 800a0b4:	69ba      	ldr	r2, [r7, #24]
 800a0b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a0ba:	4b3b      	ldr	r3, [pc, #236]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a0bc:	689b      	ldr	r3, [r3, #8]
 800a0be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	43db      	mvns	r3, r3
 800a0c4:	69ba      	ldr	r2, [r7, #24]
 800a0c6:	4013      	ands	r3, r2
 800a0c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d003      	beq.n	800a0de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a0d6:	69ba      	ldr	r2, [r7, #24]
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	4313      	orrs	r3, r2
 800a0dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a0de:	4a32      	ldr	r2, [pc, #200]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a0e4:	4b30      	ldr	r3, [pc, #192]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a0e6:	68db      	ldr	r3, [r3, #12]
 800a0e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	43db      	mvns	r3, r3
 800a0ee:	69ba      	ldr	r2, [r7, #24]
 800a0f0:	4013      	ands	r3, r2
 800a0f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	685b      	ldr	r3, [r3, #4]
 800a0f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d003      	beq.n	800a108 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a100:	69ba      	ldr	r2, [r7, #24]
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	4313      	orrs	r3, r2
 800a106:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a108:	4a27      	ldr	r2, [pc, #156]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800a10e:	4b26      	ldr	r3, [pc, #152]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a110:	685b      	ldr	r3, [r3, #4]
 800a112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	43db      	mvns	r3, r3
 800a118:	69ba      	ldr	r2, [r7, #24]
 800a11a:	4013      	ands	r3, r2
 800a11c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	685b      	ldr	r3, [r3, #4]
 800a122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a126:	2b00      	cmp	r3, #0
 800a128:	d003      	beq.n	800a132 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	4313      	orrs	r3, r2
 800a130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a132:	4a1d      	ldr	r2, [pc, #116]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a138:	4b1b      	ldr	r3, [pc, #108]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	43db      	mvns	r3, r3
 800a142:	69ba      	ldr	r2, [r7, #24]
 800a144:	4013      	ands	r3, r2
 800a146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	685b      	ldr	r3, [r3, #4]
 800a14c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a150:	2b00      	cmp	r3, #0
 800a152:	d003      	beq.n	800a15c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a154:	69ba      	ldr	r2, [r7, #24]
 800a156:	693b      	ldr	r3, [r7, #16]
 800a158:	4313      	orrs	r3, r2
 800a15a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a15c:	4a12      	ldr	r2, [pc, #72]	@ (800a1a8 <HAL_GPIO_Init+0x334>)
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	3301      	adds	r3, #1
 800a166:	61fb      	str	r3, [r7, #28]
 800a168:	69fb      	ldr	r3, [r7, #28]
 800a16a:	2b0f      	cmp	r3, #15
 800a16c:	f67f ae90 	bls.w	8009e90 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	3724      	adds	r7, #36	@ 0x24
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr
 800a17e:	bf00      	nop
 800a180:	40023800 	.word	0x40023800
 800a184:	40013800 	.word	0x40013800
 800a188:	40020000 	.word	0x40020000
 800a18c:	40020400 	.word	0x40020400
 800a190:	40020800 	.word	0x40020800
 800a194:	40020c00 	.word	0x40020c00
 800a198:	40021000 	.word	0x40021000
 800a19c:	40021400 	.word	0x40021400
 800a1a0:	40021800 	.word	0x40021800
 800a1a4:	40021c00 	.word	0x40021c00
 800a1a8:	40013c00 	.word	0x40013c00

0800a1ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a1b6:	2300      	movs	r3, #0
 800a1b8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	617b      	str	r3, [r7, #20]
 800a1c6:	e0cd      	b.n	800a364 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a1d0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800a1d2:	683a      	ldr	r2, [r7, #0]
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	4013      	ands	r3, r2
 800a1d8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800a1da:	68fa      	ldr	r2, [r7, #12]
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	429a      	cmp	r2, r3
 800a1e0:	f040 80bd 	bne.w	800a35e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800a1e4:	4a65      	ldr	r2, [pc, #404]	@ (800a37c <HAL_GPIO_DeInit+0x1d0>)
 800a1e6:	697b      	ldr	r3, [r7, #20]
 800a1e8:	089b      	lsrs	r3, r3, #2
 800a1ea:	3302      	adds	r3, #2
 800a1ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a1f0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f003 0303 	and.w	r3, r3, #3
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	220f      	movs	r2, #15
 800a1fc:	fa02 f303 	lsl.w	r3, r2, r3
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	4013      	ands	r3, r2
 800a204:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	4a5d      	ldr	r2, [pc, #372]	@ (800a380 <HAL_GPIO_DeInit+0x1d4>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d02b      	beq.n	800a266 <HAL_GPIO_DeInit+0xba>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	4a5c      	ldr	r2, [pc, #368]	@ (800a384 <HAL_GPIO_DeInit+0x1d8>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d025      	beq.n	800a262 <HAL_GPIO_DeInit+0xb6>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a5b      	ldr	r2, [pc, #364]	@ (800a388 <HAL_GPIO_DeInit+0x1dc>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d01f      	beq.n	800a25e <HAL_GPIO_DeInit+0xb2>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a5a      	ldr	r2, [pc, #360]	@ (800a38c <HAL_GPIO_DeInit+0x1e0>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d019      	beq.n	800a25a <HAL_GPIO_DeInit+0xae>
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	4a59      	ldr	r2, [pc, #356]	@ (800a390 <HAL_GPIO_DeInit+0x1e4>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d013      	beq.n	800a256 <HAL_GPIO_DeInit+0xaa>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a58      	ldr	r2, [pc, #352]	@ (800a394 <HAL_GPIO_DeInit+0x1e8>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d00d      	beq.n	800a252 <HAL_GPIO_DeInit+0xa6>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a57      	ldr	r2, [pc, #348]	@ (800a398 <HAL_GPIO_DeInit+0x1ec>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d007      	beq.n	800a24e <HAL_GPIO_DeInit+0xa2>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	4a56      	ldr	r2, [pc, #344]	@ (800a39c <HAL_GPIO_DeInit+0x1f0>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d101      	bne.n	800a24a <HAL_GPIO_DeInit+0x9e>
 800a246:	2307      	movs	r3, #7
 800a248:	e00e      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a24a:	2308      	movs	r3, #8
 800a24c:	e00c      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a24e:	2306      	movs	r3, #6
 800a250:	e00a      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a252:	2305      	movs	r3, #5
 800a254:	e008      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a256:	2304      	movs	r3, #4
 800a258:	e006      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a25a:	2303      	movs	r3, #3
 800a25c:	e004      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a25e:	2302      	movs	r3, #2
 800a260:	e002      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a262:	2301      	movs	r3, #1
 800a264:	e000      	b.n	800a268 <HAL_GPIO_DeInit+0xbc>
 800a266:	2300      	movs	r3, #0
 800a268:	697a      	ldr	r2, [r7, #20]
 800a26a:	f002 0203 	and.w	r2, r2, #3
 800a26e:	0092      	lsls	r2, r2, #2
 800a270:	4093      	lsls	r3, r2
 800a272:	68ba      	ldr	r2, [r7, #8]
 800a274:	429a      	cmp	r2, r3
 800a276:	d132      	bne.n	800a2de <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800a278:	4b49      	ldr	r3, [pc, #292]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	43db      	mvns	r3, r3
 800a280:	4947      	ldr	r1, [pc, #284]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a282:	4013      	ands	r3, r2
 800a284:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800a286:	4b46      	ldr	r3, [pc, #280]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a288:	685a      	ldr	r2, [r3, #4]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	43db      	mvns	r3, r3
 800a28e:	4944      	ldr	r1, [pc, #272]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a290:	4013      	ands	r3, r2
 800a292:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800a294:	4b42      	ldr	r3, [pc, #264]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a296:	68da      	ldr	r2, [r3, #12]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	43db      	mvns	r3, r3
 800a29c:	4940      	ldr	r1, [pc, #256]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a29e:	4013      	ands	r3, r2
 800a2a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800a2a2:	4b3f      	ldr	r3, [pc, #252]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a2a4:	689a      	ldr	r2, [r3, #8]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	43db      	mvns	r3, r3
 800a2aa:	493d      	ldr	r1, [pc, #244]	@ (800a3a0 <HAL_GPIO_DeInit+0x1f4>)
 800a2ac:	4013      	ands	r3, r2
 800a2ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	f003 0303 	and.w	r3, r3, #3
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	220f      	movs	r2, #15
 800a2ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a2be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800a2c0:	4a2e      	ldr	r2, [pc, #184]	@ (800a37c <HAL_GPIO_DeInit+0x1d0>)
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	089b      	lsrs	r3, r3, #2
 800a2c6:	3302      	adds	r3, #2
 800a2c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	43da      	mvns	r2, r3
 800a2d0:	482a      	ldr	r0, [pc, #168]	@ (800a37c <HAL_GPIO_DeInit+0x1d0>)
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	089b      	lsrs	r3, r3, #2
 800a2d6:	400a      	ands	r2, r1
 800a2d8:	3302      	adds	r3, #2
 800a2da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681a      	ldr	r2, [r3, #0]
 800a2e2:	697b      	ldr	r3, [r7, #20]
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	2103      	movs	r1, #3
 800a2e8:	fa01 f303 	lsl.w	r3, r1, r3
 800a2ec:	43db      	mvns	r3, r3
 800a2ee:	401a      	ands	r2, r3
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	08da      	lsrs	r2, r3, #3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	3208      	adds	r2, #8
 800a2fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	f003 0307 	and.w	r3, r3, #7
 800a306:	009b      	lsls	r3, r3, #2
 800a308:	220f      	movs	r2, #15
 800a30a:	fa02 f303 	lsl.w	r3, r2, r3
 800a30e:	43db      	mvns	r3, r3
 800a310:	697a      	ldr	r2, [r7, #20]
 800a312:	08d2      	lsrs	r2, r2, #3
 800a314:	4019      	ands	r1, r3
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	3208      	adds	r2, #8
 800a31a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	68da      	ldr	r2, [r3, #12]
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	005b      	lsls	r3, r3, #1
 800a326:	2103      	movs	r1, #3
 800a328:	fa01 f303 	lsl.w	r3, r1, r3
 800a32c:	43db      	mvns	r3, r3
 800a32e:	401a      	ands	r2, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	685a      	ldr	r2, [r3, #4]
 800a338:	2101      	movs	r1, #1
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	fa01 f303 	lsl.w	r3, r1, r3
 800a340:	43db      	mvns	r3, r3
 800a342:	401a      	ands	r2, r3
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	689a      	ldr	r2, [r3, #8]
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	005b      	lsls	r3, r3, #1
 800a350:	2103      	movs	r1, #3
 800a352:	fa01 f303 	lsl.w	r3, r1, r3
 800a356:	43db      	mvns	r3, r3
 800a358:	401a      	ands	r2, r3
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	3301      	adds	r3, #1
 800a362:	617b      	str	r3, [r7, #20]
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	2b0f      	cmp	r3, #15
 800a368:	f67f af2e 	bls.w	800a1c8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800a36c:	bf00      	nop
 800a36e:	bf00      	nop
 800a370:	371c      	adds	r7, #28
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	40013800 	.word	0x40013800
 800a380:	40020000 	.word	0x40020000
 800a384:	40020400 	.word	0x40020400
 800a388:	40020800 	.word	0x40020800
 800a38c:	40020c00 	.word	0x40020c00
 800a390:	40021000 	.word	0x40021000
 800a394:	40021400 	.word	0x40021400
 800a398:	40021800 	.word	0x40021800
 800a39c:	40021c00 	.word	0x40021c00
 800a3a0:	40013c00 	.word	0x40013c00

0800a3a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	460b      	mov	r3, r1
 800a3ae:	807b      	strh	r3, [r7, #2]
 800a3b0:	4613      	mov	r3, r2
 800a3b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a3b4:	787b      	ldrb	r3, [r7, #1]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d003      	beq.n	800a3c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a3ba:	887a      	ldrh	r2, [r7, #2]
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a3c0:	e003      	b.n	800a3ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a3c2:	887b      	ldrh	r3, [r7, #2]
 800a3c4:	041a      	lsls	r2, r3, #16
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	619a      	str	r2, [r3, #24]
}
 800a3ca:	bf00      	nop
 800a3cc:	370c      	adds	r7, #12
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
	...

0800a3d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d101      	bne.n	800a3ea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e12b      	b.n	800a642 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d106      	bne.n	800a404 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f7fe f966 	bl	80086d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2224      	movs	r2, #36	@ 0x24
 800a408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f022 0201 	bic.w	r2, r2, #1
 800a41a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681a      	ldr	r2, [r3, #0]
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a42a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a43a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800a43c:	f000 fd80 	bl	800af40 <HAL_RCC_GetPCLK1Freq>
 800a440:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	685b      	ldr	r3, [r3, #4]
 800a446:	4a81      	ldr	r2, [pc, #516]	@ (800a64c <HAL_I2C_Init+0x274>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d807      	bhi.n	800a45c <HAL_I2C_Init+0x84>
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4a80      	ldr	r2, [pc, #512]	@ (800a650 <HAL_I2C_Init+0x278>)
 800a450:	4293      	cmp	r3, r2
 800a452:	bf94      	ite	ls
 800a454:	2301      	movls	r3, #1
 800a456:	2300      	movhi	r3, #0
 800a458:	b2db      	uxtb	r3, r3
 800a45a:	e006      	b.n	800a46a <HAL_I2C_Init+0x92>
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	4a7d      	ldr	r2, [pc, #500]	@ (800a654 <HAL_I2C_Init+0x27c>)
 800a460:	4293      	cmp	r3, r2
 800a462:	bf94      	ite	ls
 800a464:	2301      	movls	r3, #1
 800a466:	2300      	movhi	r3, #0
 800a468:	b2db      	uxtb	r3, r3
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d001      	beq.n	800a472 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800a46e:	2301      	movs	r3, #1
 800a470:	e0e7      	b.n	800a642 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	4a78      	ldr	r2, [pc, #480]	@ (800a658 <HAL_I2C_Init+0x280>)
 800a476:	fba2 2303 	umull	r2, r3, r2, r3
 800a47a:	0c9b      	lsrs	r3, r3, #18
 800a47c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	430a      	orrs	r2, r1
 800a490:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	6a1b      	ldr	r3, [r3, #32]
 800a498:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	4a6a      	ldr	r2, [pc, #424]	@ (800a64c <HAL_I2C_Init+0x274>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d802      	bhi.n	800a4ac <HAL_I2C_Init+0xd4>
 800a4a6:	68bb      	ldr	r3, [r7, #8]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	e009      	b.n	800a4c0 <HAL_I2C_Init+0xe8>
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800a4b2:	fb02 f303 	mul.w	r3, r2, r3
 800a4b6:	4a69      	ldr	r2, [pc, #420]	@ (800a65c <HAL_I2C_Init+0x284>)
 800a4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4bc:	099b      	lsrs	r3, r3, #6
 800a4be:	3301      	adds	r3, #1
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	6812      	ldr	r2, [r2, #0]
 800a4c4:	430b      	orrs	r3, r1
 800a4c6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	69db      	ldr	r3, [r3, #28]
 800a4ce:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800a4d2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	685b      	ldr	r3, [r3, #4]
 800a4da:	495c      	ldr	r1, [pc, #368]	@ (800a64c <HAL_I2C_Init+0x274>)
 800a4dc:	428b      	cmp	r3, r1
 800a4de:	d819      	bhi.n	800a514 <HAL_I2C_Init+0x13c>
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	1e59      	subs	r1, r3, #1
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	005b      	lsls	r3, r3, #1
 800a4ea:	fbb1 f3f3 	udiv	r3, r1, r3
 800a4ee:	1c59      	adds	r1, r3, #1
 800a4f0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800a4f4:	400b      	ands	r3, r1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d00a      	beq.n	800a510 <HAL_I2C_Init+0x138>
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	1e59      	subs	r1, r3, #1
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	685b      	ldr	r3, [r3, #4]
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	fbb1 f3f3 	udiv	r3, r1, r3
 800a508:	3301      	adds	r3, #1
 800a50a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a50e:	e051      	b.n	800a5b4 <HAL_I2C_Init+0x1dc>
 800a510:	2304      	movs	r3, #4
 800a512:	e04f      	b.n	800a5b4 <HAL_I2C_Init+0x1dc>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	689b      	ldr	r3, [r3, #8]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d111      	bne.n	800a540 <HAL_I2C_Init+0x168>
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	1e58      	subs	r0, r3, #1
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6859      	ldr	r1, [r3, #4]
 800a524:	460b      	mov	r3, r1
 800a526:	005b      	lsls	r3, r3, #1
 800a528:	440b      	add	r3, r1
 800a52a:	fbb0 f3f3 	udiv	r3, r0, r3
 800a52e:	3301      	adds	r3, #1
 800a530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a534:	2b00      	cmp	r3, #0
 800a536:	bf0c      	ite	eq
 800a538:	2301      	moveq	r3, #1
 800a53a:	2300      	movne	r3, #0
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	e012      	b.n	800a566 <HAL_I2C_Init+0x18e>
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	1e58      	subs	r0, r3, #1
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	6859      	ldr	r1, [r3, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	440b      	add	r3, r1
 800a54e:	0099      	lsls	r1, r3, #2
 800a550:	440b      	add	r3, r1
 800a552:	fbb0 f3f3 	udiv	r3, r0, r3
 800a556:	3301      	adds	r3, #1
 800a558:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	bf0c      	ite	eq
 800a560:	2301      	moveq	r3, #1
 800a562:	2300      	movne	r3, #0
 800a564:	b2db      	uxtb	r3, r3
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <HAL_I2C_Init+0x196>
 800a56a:	2301      	movs	r3, #1
 800a56c:	e022      	b.n	800a5b4 <HAL_I2C_Init+0x1dc>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d10e      	bne.n	800a594 <HAL_I2C_Init+0x1bc>
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	1e58      	subs	r0, r3, #1
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	6859      	ldr	r1, [r3, #4]
 800a57e:	460b      	mov	r3, r1
 800a580:	005b      	lsls	r3, r3, #1
 800a582:	440b      	add	r3, r1
 800a584:	fbb0 f3f3 	udiv	r3, r0, r3
 800a588:	3301      	adds	r3, #1
 800a58a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a58e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a592:	e00f      	b.n	800a5b4 <HAL_I2C_Init+0x1dc>
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	1e58      	subs	r0, r3, #1
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6859      	ldr	r1, [r3, #4]
 800a59c:	460b      	mov	r3, r1
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	440b      	add	r3, r1
 800a5a2:	0099      	lsls	r1, r3, #2
 800a5a4:	440b      	add	r3, r1
 800a5a6:	fbb0 f3f3 	udiv	r3, r0, r3
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a5b4:	6879      	ldr	r1, [r7, #4]
 800a5b6:	6809      	ldr	r1, [r1, #0]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	69da      	ldr	r2, [r3, #28]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6a1b      	ldr	r3, [r3, #32]
 800a5ce:	431a      	orrs	r2, r3
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	430a      	orrs	r2, r1
 800a5d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	689b      	ldr	r3, [r3, #8]
 800a5de:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800a5e2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800a5e6:	687a      	ldr	r2, [r7, #4]
 800a5e8:	6911      	ldr	r1, [r2, #16]
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	68d2      	ldr	r2, [r2, #12]
 800a5ee:	4311      	orrs	r1, r2
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	6812      	ldr	r2, [r2, #0]
 800a5f4:	430b      	orrs	r3, r1
 800a5f6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	68db      	ldr	r3, [r3, #12]
 800a5fe:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	695a      	ldr	r2, [r3, #20]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	699b      	ldr	r3, [r3, #24]
 800a60a:	431a      	orrs	r2, r3
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	430a      	orrs	r2, r1
 800a612:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	681a      	ldr	r2, [r3, #0]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f042 0201 	orr.w	r2, r2, #1
 800a622:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2200      	movs	r2, #0
 800a628:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2220      	movs	r2, #32
 800a62e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	2200      	movs	r2, #0
 800a636:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2200      	movs	r2, #0
 800a63c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800a640:	2300      	movs	r3, #0
}
 800a642:	4618      	mov	r0, r3
 800a644:	3710      	adds	r7, #16
 800a646:	46bd      	mov	sp, r7
 800a648:	bd80      	pop	{r7, pc}
 800a64a:	bf00      	nop
 800a64c:	000186a0 	.word	0x000186a0
 800a650:	001e847f 	.word	0x001e847f
 800a654:	003d08ff 	.word	0x003d08ff
 800a658:	431bde83 	.word	0x431bde83
 800a65c:	10624dd3 	.word	0x10624dd3

0800a660 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b086      	sub	sp, #24
 800a664:	af00      	add	r7, sp, #0
 800a666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d101      	bne.n	800a672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a66e:	2301      	movs	r3, #1
 800a670:	e267      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f003 0301 	and.w	r3, r3, #1
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d075      	beq.n	800a76a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a67e:	4b88      	ldr	r3, [pc, #544]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	f003 030c 	and.w	r3, r3, #12
 800a686:	2b04      	cmp	r3, #4
 800a688:	d00c      	beq.n	800a6a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a68a:	4b85      	ldr	r3, [pc, #532]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a68c:	689b      	ldr	r3, [r3, #8]
 800a68e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800a692:	2b08      	cmp	r3, #8
 800a694:	d112      	bne.n	800a6bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a696:	4b82      	ldr	r3, [pc, #520]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a69e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a6a2:	d10b      	bne.n	800a6bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6a4:	4b7e      	ldr	r3, [pc, #504]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d05b      	beq.n	800a768 <HAL_RCC_OscConfig+0x108>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	685b      	ldr	r3, [r3, #4]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d157      	bne.n	800a768 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	e242      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6c4:	d106      	bne.n	800a6d4 <HAL_RCC_OscConfig+0x74>
 800a6c6:	4b76      	ldr	r3, [pc, #472]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4a75      	ldr	r2, [pc, #468]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6d0:	6013      	str	r3, [r2, #0]
 800a6d2:	e01d      	b.n	800a710 <HAL_RCC_OscConfig+0xb0>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6dc:	d10c      	bne.n	800a6f8 <HAL_RCC_OscConfig+0x98>
 800a6de:	4b70      	ldr	r3, [pc, #448]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4a6f      	ldr	r2, [pc, #444]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a6e8:	6013      	str	r3, [r2, #0]
 800a6ea:	4b6d      	ldr	r3, [pc, #436]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a6c      	ldr	r2, [pc, #432]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6f4:	6013      	str	r3, [r2, #0]
 800a6f6:	e00b      	b.n	800a710 <HAL_RCC_OscConfig+0xb0>
 800a6f8:	4b69      	ldr	r3, [pc, #420]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a68      	ldr	r2, [pc, #416]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a6fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a702:	6013      	str	r3, [r2, #0]
 800a704:	4b66      	ldr	r3, [pc, #408]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a65      	ldr	r2, [pc, #404]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a70a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a70e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d013      	beq.n	800a740 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a718:	f7fe faf2 	bl	8008d00 <HAL_GetTick>
 800a71c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a71e:	e008      	b.n	800a732 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a720:	f7fe faee 	bl	8008d00 <HAL_GetTick>
 800a724:	4602      	mov	r2, r0
 800a726:	693b      	ldr	r3, [r7, #16]
 800a728:	1ad3      	subs	r3, r2, r3
 800a72a:	2b64      	cmp	r3, #100	@ 0x64
 800a72c:	d901      	bls.n	800a732 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a72e:	2303      	movs	r3, #3
 800a730:	e207      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a732:	4b5b      	ldr	r3, [pc, #364]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d0f0      	beq.n	800a720 <HAL_RCC_OscConfig+0xc0>
 800a73e:	e014      	b.n	800a76a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a740:	f7fe fade 	bl	8008d00 <HAL_GetTick>
 800a744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a746:	e008      	b.n	800a75a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a748:	f7fe fada 	bl	8008d00 <HAL_GetTick>
 800a74c:	4602      	mov	r2, r0
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	2b64      	cmp	r3, #100	@ 0x64
 800a754:	d901      	bls.n	800a75a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a756:	2303      	movs	r3, #3
 800a758:	e1f3      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a75a:	4b51      	ldr	r3, [pc, #324]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a762:	2b00      	cmp	r3, #0
 800a764:	d1f0      	bne.n	800a748 <HAL_RCC_OscConfig+0xe8>
 800a766:	e000      	b.n	800a76a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a768:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	f003 0302 	and.w	r3, r3, #2
 800a772:	2b00      	cmp	r3, #0
 800a774:	d063      	beq.n	800a83e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a776:	4b4a      	ldr	r3, [pc, #296]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	f003 030c 	and.w	r3, r3, #12
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00b      	beq.n	800a79a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a782:	4b47      	ldr	r3, [pc, #284]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800a78a:	2b08      	cmp	r3, #8
 800a78c:	d11c      	bne.n	800a7c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a78e:	4b44      	ldr	r3, [pc, #272]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a796:	2b00      	cmp	r3, #0
 800a798:	d116      	bne.n	800a7c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a79a:	4b41      	ldr	r3, [pc, #260]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f003 0302 	and.w	r3, r3, #2
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d005      	beq.n	800a7b2 <HAL_RCC_OscConfig+0x152>
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d001      	beq.n	800a7b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	e1c7      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7b2:	4b3b      	ldr	r3, [pc, #236]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	691b      	ldr	r3, [r3, #16]
 800a7be:	00db      	lsls	r3, r3, #3
 800a7c0:	4937      	ldr	r1, [pc, #220]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a7c6:	e03a      	b.n	800a83e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	68db      	ldr	r3, [r3, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d020      	beq.n	800a812 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a7d0:	4b34      	ldr	r3, [pc, #208]	@ (800a8a4 <HAL_RCC_OscConfig+0x244>)
 800a7d2:	2201      	movs	r2, #1
 800a7d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7d6:	f7fe fa93 	bl	8008d00 <HAL_GetTick>
 800a7da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7dc:	e008      	b.n	800a7f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a7de:	f7fe fa8f 	bl	8008d00 <HAL_GetTick>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	1ad3      	subs	r3, r2, r3
 800a7e8:	2b02      	cmp	r3, #2
 800a7ea:	d901      	bls.n	800a7f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a7ec:	2303      	movs	r3, #3
 800a7ee:	e1a8      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a7f0:	4b2b      	ldr	r3, [pc, #172]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 0302 	and.w	r3, r3, #2
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d0f0      	beq.n	800a7de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7fc:	4b28      	ldr	r3, [pc, #160]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	691b      	ldr	r3, [r3, #16]
 800a808:	00db      	lsls	r3, r3, #3
 800a80a:	4925      	ldr	r1, [pc, #148]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a80c:	4313      	orrs	r3, r2
 800a80e:	600b      	str	r3, [r1, #0]
 800a810:	e015      	b.n	800a83e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a812:	4b24      	ldr	r3, [pc, #144]	@ (800a8a4 <HAL_RCC_OscConfig+0x244>)
 800a814:	2200      	movs	r2, #0
 800a816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a818:	f7fe fa72 	bl	8008d00 <HAL_GetTick>
 800a81c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a81e:	e008      	b.n	800a832 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a820:	f7fe fa6e 	bl	8008d00 <HAL_GetTick>
 800a824:	4602      	mov	r2, r0
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	2b02      	cmp	r3, #2
 800a82c:	d901      	bls.n	800a832 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	e187      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a832:	4b1b      	ldr	r3, [pc, #108]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 0302 	and.w	r3, r3, #2
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1f0      	bne.n	800a820 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 0308 	and.w	r3, r3, #8
 800a846:	2b00      	cmp	r3, #0
 800a848:	d036      	beq.n	800a8b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	695b      	ldr	r3, [r3, #20]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d016      	beq.n	800a880 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a852:	4b15      	ldr	r3, [pc, #84]	@ (800a8a8 <HAL_RCC_OscConfig+0x248>)
 800a854:	2201      	movs	r2, #1
 800a856:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a858:	f7fe fa52 	bl	8008d00 <HAL_GetTick>
 800a85c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a85e:	e008      	b.n	800a872 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a860:	f7fe fa4e 	bl	8008d00 <HAL_GetTick>
 800a864:	4602      	mov	r2, r0
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	1ad3      	subs	r3, r2, r3
 800a86a:	2b02      	cmp	r3, #2
 800a86c:	d901      	bls.n	800a872 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e167      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a872:	4b0b      	ldr	r3, [pc, #44]	@ (800a8a0 <HAL_RCC_OscConfig+0x240>)
 800a874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a876:	f003 0302 	and.w	r3, r3, #2
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d0f0      	beq.n	800a860 <HAL_RCC_OscConfig+0x200>
 800a87e:	e01b      	b.n	800a8b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a880:	4b09      	ldr	r3, [pc, #36]	@ (800a8a8 <HAL_RCC_OscConfig+0x248>)
 800a882:	2200      	movs	r2, #0
 800a884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a886:	f7fe fa3b 	bl	8008d00 <HAL_GetTick>
 800a88a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a88c:	e00e      	b.n	800a8ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a88e:	f7fe fa37 	bl	8008d00 <HAL_GetTick>
 800a892:	4602      	mov	r2, r0
 800a894:	693b      	ldr	r3, [r7, #16]
 800a896:	1ad3      	subs	r3, r2, r3
 800a898:	2b02      	cmp	r3, #2
 800a89a:	d907      	bls.n	800a8ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e150      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
 800a8a0:	40023800 	.word	0x40023800
 800a8a4:	42470000 	.word	0x42470000
 800a8a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a8ac:	4b88      	ldr	r3, [pc, #544]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a8ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a8b0:	f003 0302 	and.w	r3, r3, #2
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d1ea      	bne.n	800a88e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f003 0304 	and.w	r3, r3, #4
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f000 8097 	beq.w	800a9f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a8ca:	4b81      	ldr	r3, [pc, #516]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a8cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d10f      	bne.n	800a8f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	60bb      	str	r3, [r7, #8]
 800a8da:	4b7d      	ldr	r3, [pc, #500]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a8dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8de:	4a7c      	ldr	r2, [pc, #496]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a8e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a8e4:	6413      	str	r3, [r2, #64]	@ 0x40
 800a8e6:	4b7a      	ldr	r3, [pc, #488]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a8e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a8ee:	60bb      	str	r3, [r7, #8]
 800a8f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a8f6:	4b77      	ldr	r3, [pc, #476]	@ (800aad4 <HAL_RCC_OscConfig+0x474>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d118      	bne.n	800a934 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a902:	4b74      	ldr	r3, [pc, #464]	@ (800aad4 <HAL_RCC_OscConfig+0x474>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4a73      	ldr	r2, [pc, #460]	@ (800aad4 <HAL_RCC_OscConfig+0x474>)
 800a908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a90c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a90e:	f7fe f9f7 	bl	8008d00 <HAL_GetTick>
 800a912:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a914:	e008      	b.n	800a928 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a916:	f7fe f9f3 	bl	8008d00 <HAL_GetTick>
 800a91a:	4602      	mov	r2, r0
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	1ad3      	subs	r3, r2, r3
 800a920:	2b02      	cmp	r3, #2
 800a922:	d901      	bls.n	800a928 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a924:	2303      	movs	r3, #3
 800a926:	e10c      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a928:	4b6a      	ldr	r3, [pc, #424]	@ (800aad4 <HAL_RCC_OscConfig+0x474>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a930:	2b00      	cmp	r3, #0
 800a932:	d0f0      	beq.n	800a916 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	689b      	ldr	r3, [r3, #8]
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d106      	bne.n	800a94a <HAL_RCC_OscConfig+0x2ea>
 800a93c:	4b64      	ldr	r3, [pc, #400]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a93e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a940:	4a63      	ldr	r2, [pc, #396]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a942:	f043 0301 	orr.w	r3, r3, #1
 800a946:	6713      	str	r3, [r2, #112]	@ 0x70
 800a948:	e01c      	b.n	800a984 <HAL_RCC_OscConfig+0x324>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	689b      	ldr	r3, [r3, #8]
 800a94e:	2b05      	cmp	r3, #5
 800a950:	d10c      	bne.n	800a96c <HAL_RCC_OscConfig+0x30c>
 800a952:	4b5f      	ldr	r3, [pc, #380]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a956:	4a5e      	ldr	r2, [pc, #376]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a958:	f043 0304 	orr.w	r3, r3, #4
 800a95c:	6713      	str	r3, [r2, #112]	@ 0x70
 800a95e:	4b5c      	ldr	r3, [pc, #368]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a962:	4a5b      	ldr	r2, [pc, #364]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a964:	f043 0301 	orr.w	r3, r3, #1
 800a968:	6713      	str	r3, [r2, #112]	@ 0x70
 800a96a:	e00b      	b.n	800a984 <HAL_RCC_OscConfig+0x324>
 800a96c:	4b58      	ldr	r3, [pc, #352]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a96e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a970:	4a57      	ldr	r2, [pc, #348]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a972:	f023 0301 	bic.w	r3, r3, #1
 800a976:	6713      	str	r3, [r2, #112]	@ 0x70
 800a978:	4b55      	ldr	r3, [pc, #340]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a97a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a97c:	4a54      	ldr	r2, [pc, #336]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a97e:	f023 0304 	bic.w	r3, r3, #4
 800a982:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	689b      	ldr	r3, [r3, #8]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d015      	beq.n	800a9b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a98c:	f7fe f9b8 	bl	8008d00 <HAL_GetTick>
 800a990:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a992:	e00a      	b.n	800a9aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a994:	f7fe f9b4 	bl	8008d00 <HAL_GetTick>
 800a998:	4602      	mov	r2, r0
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	1ad3      	subs	r3, r2, r3
 800a99e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d901      	bls.n	800a9aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a9a6:	2303      	movs	r3, #3
 800a9a8:	e0cb      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9aa:	4b49      	ldr	r3, [pc, #292]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a9ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9ae:	f003 0302 	and.w	r3, r3, #2
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d0ee      	beq.n	800a994 <HAL_RCC_OscConfig+0x334>
 800a9b6:	e014      	b.n	800a9e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a9b8:	f7fe f9a2 	bl	8008d00 <HAL_GetTick>
 800a9bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a9be:	e00a      	b.n	800a9d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a9c0:	f7fe f99e 	bl	8008d00 <HAL_GetTick>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	1ad3      	subs	r3, r2, r3
 800a9ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d901      	bls.n	800a9d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a9d2:	2303      	movs	r3, #3
 800a9d4:	e0b5      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a9d6:	4b3e      	ldr	r3, [pc, #248]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a9d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a9da:	f003 0302 	and.w	r3, r3, #2
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d1ee      	bne.n	800a9c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a9e2:	7dfb      	ldrb	r3, [r7, #23]
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d105      	bne.n	800a9f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a9e8:	4b39      	ldr	r3, [pc, #228]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a9ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9ec:	4a38      	ldr	r2, [pc, #224]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800a9ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a9f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	699b      	ldr	r3, [r3, #24]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 80a1 	beq.w	800ab40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a9fe:	4b34      	ldr	r3, [pc, #208]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	f003 030c 	and.w	r3, r3, #12
 800aa06:	2b08      	cmp	r3, #8
 800aa08:	d05c      	beq.n	800aac4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	699b      	ldr	r3, [r3, #24]
 800aa0e:	2b02      	cmp	r3, #2
 800aa10:	d141      	bne.n	800aa96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa12:	4b31      	ldr	r3, [pc, #196]	@ (800aad8 <HAL_RCC_OscConfig+0x478>)
 800aa14:	2200      	movs	r2, #0
 800aa16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa18:	f7fe f972 	bl	8008d00 <HAL_GetTick>
 800aa1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa1e:	e008      	b.n	800aa32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa20:	f7fe f96e 	bl	8008d00 <HAL_GetTick>
 800aa24:	4602      	mov	r2, r0
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	1ad3      	subs	r3, r2, r3
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d901      	bls.n	800aa32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e087      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa32:	4b27      	ldr	r3, [pc, #156]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1f0      	bne.n	800aa20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	69da      	ldr	r2, [r3, #28]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a1b      	ldr	r3, [r3, #32]
 800aa46:	431a      	orrs	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa4c:	019b      	lsls	r3, r3, #6
 800aa4e:	431a      	orrs	r2, r3
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa54:	085b      	lsrs	r3, r3, #1
 800aa56:	3b01      	subs	r3, #1
 800aa58:	041b      	lsls	r3, r3, #16
 800aa5a:	431a      	orrs	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa60:	061b      	lsls	r3, r3, #24
 800aa62:	491b      	ldr	r1, [pc, #108]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800aa64:	4313      	orrs	r3, r2
 800aa66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa68:	4b1b      	ldr	r3, [pc, #108]	@ (800aad8 <HAL_RCC_OscConfig+0x478>)
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa6e:	f7fe f947 	bl	8008d00 <HAL_GetTick>
 800aa72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa74:	e008      	b.n	800aa88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aa76:	f7fe f943 	bl	8008d00 <HAL_GetTick>
 800aa7a:	4602      	mov	r2, r0
 800aa7c:	693b      	ldr	r3, [r7, #16]
 800aa7e:	1ad3      	subs	r3, r2, r3
 800aa80:	2b02      	cmp	r3, #2
 800aa82:	d901      	bls.n	800aa88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800aa84:	2303      	movs	r3, #3
 800aa86:	e05c      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa88:	4b11      	ldr	r3, [pc, #68]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d0f0      	beq.n	800aa76 <HAL_RCC_OscConfig+0x416>
 800aa94:	e054      	b.n	800ab40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa96:	4b10      	ldr	r3, [pc, #64]	@ (800aad8 <HAL_RCC_OscConfig+0x478>)
 800aa98:	2200      	movs	r2, #0
 800aa9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa9c:	f7fe f930 	bl	8008d00 <HAL_GetTick>
 800aaa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aaa2:	e008      	b.n	800aab6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aaa4:	f7fe f92c 	bl	8008d00 <HAL_GetTick>
 800aaa8:	4602      	mov	r2, r0
 800aaaa:	693b      	ldr	r3, [r7, #16]
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	d901      	bls.n	800aab6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800aab2:	2303      	movs	r3, #3
 800aab4:	e045      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aab6:	4b06      	ldr	r3, [pc, #24]	@ (800aad0 <HAL_RCC_OscConfig+0x470>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d1f0      	bne.n	800aaa4 <HAL_RCC_OscConfig+0x444>
 800aac2:	e03d      	b.n	800ab40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	699b      	ldr	r3, [r3, #24]
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	d107      	bne.n	800aadc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800aacc:	2301      	movs	r3, #1
 800aace:	e038      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
 800aad0:	40023800 	.word	0x40023800
 800aad4:	40007000 	.word	0x40007000
 800aad8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800aadc:	4b1b      	ldr	r3, [pc, #108]	@ (800ab4c <HAL_RCC_OscConfig+0x4ec>)
 800aade:	685b      	ldr	r3, [r3, #4]
 800aae0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	699b      	ldr	r3, [r3, #24]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d028      	beq.n	800ab3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aaf4:	429a      	cmp	r2, r3
 800aaf6:	d121      	bne.n	800ab3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d11a      	bne.n	800ab3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ab06:	68fa      	ldr	r2, [r7, #12]
 800ab08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ab12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d111      	bne.n	800ab3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab22:	085b      	lsrs	r3, r3, #1
 800ab24:	3b01      	subs	r3, #1
 800ab26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d107      	bne.n	800ab3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d001      	beq.n	800ab40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	e000      	b.n	800ab42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800ab40:	2300      	movs	r3, #0
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3718      	adds	r7, #24
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	40023800 	.word	0x40023800

0800ab50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	6078      	str	r0, [r7, #4]
 800ab58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d101      	bne.n	800ab64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab60:	2301      	movs	r3, #1
 800ab62:	e0cc      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ab64:	4b68      	ldr	r3, [pc, #416]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	f003 0307 	and.w	r3, r3, #7
 800ab6c:	683a      	ldr	r2, [r7, #0]
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d90c      	bls.n	800ab8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab72:	4b65      	ldr	r3, [pc, #404]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ab74:	683a      	ldr	r2, [r7, #0]
 800ab76:	b2d2      	uxtb	r2, r2
 800ab78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab7a:	4b63      	ldr	r3, [pc, #396]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f003 0307 	and.w	r3, r3, #7
 800ab82:	683a      	ldr	r2, [r7, #0]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d001      	beq.n	800ab8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	e0b8      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0302 	and.w	r3, r3, #2
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d020      	beq.n	800abda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f003 0304 	and.w	r3, r3, #4
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d005      	beq.n	800abb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800aba4:	4b59      	ldr	r3, [pc, #356]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800aba6:	689b      	ldr	r3, [r3, #8]
 800aba8:	4a58      	ldr	r2, [pc, #352]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abaa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800abae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f003 0308 	and.w	r3, r3, #8
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d005      	beq.n	800abc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800abbc:	4b53      	ldr	r3, [pc, #332]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abbe:	689b      	ldr	r3, [r3, #8]
 800abc0:	4a52      	ldr	r2, [pc, #328]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800abc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abc8:	4b50      	ldr	r3, [pc, #320]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abca:	689b      	ldr	r3, [r3, #8]
 800abcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	689b      	ldr	r3, [r3, #8]
 800abd4:	494d      	ldr	r1, [pc, #308]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abd6:	4313      	orrs	r3, r2
 800abd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	f003 0301 	and.w	r3, r3, #1
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d044      	beq.n	800ac70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	685b      	ldr	r3, [r3, #4]
 800abea:	2b01      	cmp	r3, #1
 800abec:	d107      	bne.n	800abfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800abee:	4b47      	ldr	r3, [pc, #284]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d119      	bne.n	800ac2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800abfa:	2301      	movs	r3, #1
 800abfc:	e07f      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	685b      	ldr	r3, [r3, #4]
 800ac02:	2b02      	cmp	r3, #2
 800ac04:	d003      	beq.n	800ac0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac0a:	2b03      	cmp	r3, #3
 800ac0c:	d107      	bne.n	800ac1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac0e:	4b3f      	ldr	r3, [pc, #252]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d109      	bne.n	800ac2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	e06f      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ac1e:	4b3b      	ldr	r3, [pc, #236]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	f003 0302 	and.w	r3, r3, #2
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e067      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ac2e:	4b37      	ldr	r3, [pc, #220]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	f023 0203 	bic.w	r2, r3, #3
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	4934      	ldr	r1, [pc, #208]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ac40:	f7fe f85e 	bl	8008d00 <HAL_GetTick>
 800ac44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac46:	e00a      	b.n	800ac5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac48:	f7fe f85a 	bl	8008d00 <HAL_GetTick>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	1ad3      	subs	r3, r2, r3
 800ac52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d901      	bls.n	800ac5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e04f      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac5e:	4b2b      	ldr	r3, [pc, #172]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800ac60:	689b      	ldr	r3, [r3, #8]
 800ac62:	f003 020c 	and.w	r2, r3, #12
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d1eb      	bne.n	800ac48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800ac70:	4b25      	ldr	r3, [pc, #148]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	f003 0307 	and.w	r3, r3, #7
 800ac78:	683a      	ldr	r2, [r7, #0]
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d20c      	bcs.n	800ac98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac7e:	4b22      	ldr	r3, [pc, #136]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ac80:	683a      	ldr	r2, [r7, #0]
 800ac82:	b2d2      	uxtb	r2, r2
 800ac84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac86:	4b20      	ldr	r3, [pc, #128]	@ (800ad08 <HAL_RCC_ClockConfig+0x1b8>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f003 0307 	and.w	r3, r3, #7
 800ac8e:	683a      	ldr	r2, [r7, #0]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d001      	beq.n	800ac98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e032      	b.n	800acfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f003 0304 	and.w	r3, r3, #4
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d008      	beq.n	800acb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aca4:	4b19      	ldr	r3, [pc, #100]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	4916      	ldr	r1, [pc, #88]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800acb2:	4313      	orrs	r3, r2
 800acb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	f003 0308 	and.w	r3, r3, #8
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d009      	beq.n	800acd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800acc2:	4b12      	ldr	r3, [pc, #72]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	691b      	ldr	r3, [r3, #16]
 800acce:	00db      	lsls	r3, r3, #3
 800acd0:	490e      	ldr	r1, [pc, #56]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800acd2:	4313      	orrs	r3, r2
 800acd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800acd6:	f000 f821 	bl	800ad1c <HAL_RCC_GetSysClockFreq>
 800acda:	4602      	mov	r2, r0
 800acdc:	4b0b      	ldr	r3, [pc, #44]	@ (800ad0c <HAL_RCC_ClockConfig+0x1bc>)
 800acde:	689b      	ldr	r3, [r3, #8]
 800ace0:	091b      	lsrs	r3, r3, #4
 800ace2:	f003 030f 	and.w	r3, r3, #15
 800ace6:	490a      	ldr	r1, [pc, #40]	@ (800ad10 <HAL_RCC_ClockConfig+0x1c0>)
 800ace8:	5ccb      	ldrb	r3, [r1, r3]
 800acea:	fa22 f303 	lsr.w	r3, r2, r3
 800acee:	4a09      	ldr	r2, [pc, #36]	@ (800ad14 <HAL_RCC_ClockConfig+0x1c4>)
 800acf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800acf2:	4b09      	ldr	r3, [pc, #36]	@ (800ad18 <HAL_RCC_ClockConfig+0x1c8>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7fd ffbe 	bl	8008c78 <HAL_InitTick>

  return HAL_OK;
 800acfc:	2300      	movs	r3, #0
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3710      	adds	r7, #16
 800ad02:	46bd      	mov	sp, r7
 800ad04:	bd80      	pop	{r7, pc}
 800ad06:	bf00      	nop
 800ad08:	40023c00 	.word	0x40023c00
 800ad0c:	40023800 	.word	0x40023800
 800ad10:	0800e5f8 	.word	0x0800e5f8
 800ad14:	200003c8 	.word	0x200003c8
 800ad18:	200003cc 	.word	0x200003cc

0800ad1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad20:	b094      	sub	sp, #80	@ 0x50
 800ad22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800ad24:	2300      	movs	r3, #0
 800ad26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800ad28:	2300      	movs	r3, #0
 800ad2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800ad30:	2300      	movs	r3, #0
 800ad32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ad34:	4b79      	ldr	r3, [pc, #484]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800ad36:	689b      	ldr	r3, [r3, #8]
 800ad38:	f003 030c 	and.w	r3, r3, #12
 800ad3c:	2b08      	cmp	r3, #8
 800ad3e:	d00d      	beq.n	800ad5c <HAL_RCC_GetSysClockFreq+0x40>
 800ad40:	2b08      	cmp	r3, #8
 800ad42:	f200 80e1 	bhi.w	800af08 <HAL_RCC_GetSysClockFreq+0x1ec>
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d002      	beq.n	800ad50 <HAL_RCC_GetSysClockFreq+0x34>
 800ad4a:	2b04      	cmp	r3, #4
 800ad4c:	d003      	beq.n	800ad56 <HAL_RCC_GetSysClockFreq+0x3a>
 800ad4e:	e0db      	b.n	800af08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ad50:	4b73      	ldr	r3, [pc, #460]	@ (800af20 <HAL_RCC_GetSysClockFreq+0x204>)
 800ad52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ad54:	e0db      	b.n	800af0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ad56:	4b73      	ldr	r3, [pc, #460]	@ (800af24 <HAL_RCC_GetSysClockFreq+0x208>)
 800ad58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800ad5a:	e0d8      	b.n	800af0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ad5c:	4b6f      	ldr	r3, [pc, #444]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800ad5e:	685b      	ldr	r3, [r3, #4]
 800ad60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ad64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ad66:	4b6d      	ldr	r3, [pc, #436]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d063      	beq.n	800ae3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ad72:	4b6a      	ldr	r3, [pc, #424]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	099b      	lsrs	r3, r3, #6
 800ad78:	2200      	movs	r2, #0
 800ad7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800ad7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad84:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad86:	2300      	movs	r3, #0
 800ad88:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800ad8e:	4622      	mov	r2, r4
 800ad90:	462b      	mov	r3, r5
 800ad92:	f04f 0000 	mov.w	r0, #0
 800ad96:	f04f 0100 	mov.w	r1, #0
 800ad9a:	0159      	lsls	r1, r3, #5
 800ad9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ada0:	0150      	lsls	r0, r2, #5
 800ada2:	4602      	mov	r2, r0
 800ada4:	460b      	mov	r3, r1
 800ada6:	4621      	mov	r1, r4
 800ada8:	1a51      	subs	r1, r2, r1
 800adaa:	6139      	str	r1, [r7, #16]
 800adac:	4629      	mov	r1, r5
 800adae:	eb63 0301 	sbc.w	r3, r3, r1
 800adb2:	617b      	str	r3, [r7, #20]
 800adb4:	f04f 0200 	mov.w	r2, #0
 800adb8:	f04f 0300 	mov.w	r3, #0
 800adbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800adc0:	4659      	mov	r1, fp
 800adc2:	018b      	lsls	r3, r1, #6
 800adc4:	4651      	mov	r1, sl
 800adc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800adca:	4651      	mov	r1, sl
 800adcc:	018a      	lsls	r2, r1, #6
 800adce:	4651      	mov	r1, sl
 800add0:	ebb2 0801 	subs.w	r8, r2, r1
 800add4:	4659      	mov	r1, fp
 800add6:	eb63 0901 	sbc.w	r9, r3, r1
 800adda:	f04f 0200 	mov.w	r2, #0
 800adde:	f04f 0300 	mov.w	r3, #0
 800ade2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ade6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800adea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800adee:	4690      	mov	r8, r2
 800adf0:	4699      	mov	r9, r3
 800adf2:	4623      	mov	r3, r4
 800adf4:	eb18 0303 	adds.w	r3, r8, r3
 800adf8:	60bb      	str	r3, [r7, #8]
 800adfa:	462b      	mov	r3, r5
 800adfc:	eb49 0303 	adc.w	r3, r9, r3
 800ae00:	60fb      	str	r3, [r7, #12]
 800ae02:	f04f 0200 	mov.w	r2, #0
 800ae06:	f04f 0300 	mov.w	r3, #0
 800ae0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800ae0e:	4629      	mov	r1, r5
 800ae10:	024b      	lsls	r3, r1, #9
 800ae12:	4621      	mov	r1, r4
 800ae14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800ae18:	4621      	mov	r1, r4
 800ae1a:	024a      	lsls	r2, r1, #9
 800ae1c:	4610      	mov	r0, r2
 800ae1e:	4619      	mov	r1, r3
 800ae20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae22:	2200      	movs	r2, #0
 800ae24:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ae26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ae2c:	f7f5 fa28 	bl	8000280 <__aeabi_uldivmod>
 800ae30:	4602      	mov	r2, r0
 800ae32:	460b      	mov	r3, r1
 800ae34:	4613      	mov	r3, r2
 800ae36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ae38:	e058      	b.n	800aeec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ae3a:	4b38      	ldr	r3, [pc, #224]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	099b      	lsrs	r3, r3, #6
 800ae40:	2200      	movs	r2, #0
 800ae42:	4618      	mov	r0, r3
 800ae44:	4611      	mov	r1, r2
 800ae46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800ae4a:	623b      	str	r3, [r7, #32]
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ae50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800ae54:	4642      	mov	r2, r8
 800ae56:	464b      	mov	r3, r9
 800ae58:	f04f 0000 	mov.w	r0, #0
 800ae5c:	f04f 0100 	mov.w	r1, #0
 800ae60:	0159      	lsls	r1, r3, #5
 800ae62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800ae66:	0150      	lsls	r0, r2, #5
 800ae68:	4602      	mov	r2, r0
 800ae6a:	460b      	mov	r3, r1
 800ae6c:	4641      	mov	r1, r8
 800ae6e:	ebb2 0a01 	subs.w	sl, r2, r1
 800ae72:	4649      	mov	r1, r9
 800ae74:	eb63 0b01 	sbc.w	fp, r3, r1
 800ae78:	f04f 0200 	mov.w	r2, #0
 800ae7c:	f04f 0300 	mov.w	r3, #0
 800ae80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800ae84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800ae88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800ae8c:	ebb2 040a 	subs.w	r4, r2, sl
 800ae90:	eb63 050b 	sbc.w	r5, r3, fp
 800ae94:	f04f 0200 	mov.w	r2, #0
 800ae98:	f04f 0300 	mov.w	r3, #0
 800ae9c:	00eb      	lsls	r3, r5, #3
 800ae9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aea2:	00e2      	lsls	r2, r4, #3
 800aea4:	4614      	mov	r4, r2
 800aea6:	461d      	mov	r5, r3
 800aea8:	4643      	mov	r3, r8
 800aeaa:	18e3      	adds	r3, r4, r3
 800aeac:	603b      	str	r3, [r7, #0]
 800aeae:	464b      	mov	r3, r9
 800aeb0:	eb45 0303 	adc.w	r3, r5, r3
 800aeb4:	607b      	str	r3, [r7, #4]
 800aeb6:	f04f 0200 	mov.w	r2, #0
 800aeba:	f04f 0300 	mov.w	r3, #0
 800aebe:	e9d7 4500 	ldrd	r4, r5, [r7]
 800aec2:	4629      	mov	r1, r5
 800aec4:	028b      	lsls	r3, r1, #10
 800aec6:	4621      	mov	r1, r4
 800aec8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800aecc:	4621      	mov	r1, r4
 800aece:	028a      	lsls	r2, r1, #10
 800aed0:	4610      	mov	r0, r2
 800aed2:	4619      	mov	r1, r3
 800aed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aed6:	2200      	movs	r2, #0
 800aed8:	61bb      	str	r3, [r7, #24]
 800aeda:	61fa      	str	r2, [r7, #28]
 800aedc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aee0:	f7f5 f9ce 	bl	8000280 <__aeabi_uldivmod>
 800aee4:	4602      	mov	r2, r0
 800aee6:	460b      	mov	r3, r1
 800aee8:	4613      	mov	r3, r2
 800aeea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800aeec:	4b0b      	ldr	r3, [pc, #44]	@ (800af1c <HAL_RCC_GetSysClockFreq+0x200>)
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	0c1b      	lsrs	r3, r3, #16
 800aef2:	f003 0303 	and.w	r3, r3, #3
 800aef6:	3301      	adds	r3, #1
 800aef8:	005b      	lsls	r3, r3, #1
 800aefa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800aefc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800aefe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800af00:	fbb2 f3f3 	udiv	r3, r2, r3
 800af04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800af06:	e002      	b.n	800af0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800af08:	4b05      	ldr	r3, [pc, #20]	@ (800af20 <HAL_RCC_GetSysClockFreq+0x204>)
 800af0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800af0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800af0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800af10:	4618      	mov	r0, r3
 800af12:	3750      	adds	r7, #80	@ 0x50
 800af14:	46bd      	mov	sp, r7
 800af16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af1a:	bf00      	nop
 800af1c:	40023800 	.word	0x40023800
 800af20:	00f42400 	.word	0x00f42400
 800af24:	007a1200 	.word	0x007a1200

0800af28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800af28:	b480      	push	{r7}
 800af2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800af2c:	4b03      	ldr	r3, [pc, #12]	@ (800af3c <HAL_RCC_GetHCLKFreq+0x14>)
 800af2e:	681b      	ldr	r3, [r3, #0]
}
 800af30:	4618      	mov	r0, r3
 800af32:	46bd      	mov	sp, r7
 800af34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af38:	4770      	bx	lr
 800af3a:	bf00      	nop
 800af3c:	200003c8 	.word	0x200003c8

0800af40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800af44:	f7ff fff0 	bl	800af28 <HAL_RCC_GetHCLKFreq>
 800af48:	4602      	mov	r2, r0
 800af4a:	4b05      	ldr	r3, [pc, #20]	@ (800af60 <HAL_RCC_GetPCLK1Freq+0x20>)
 800af4c:	689b      	ldr	r3, [r3, #8]
 800af4e:	0a9b      	lsrs	r3, r3, #10
 800af50:	f003 0307 	and.w	r3, r3, #7
 800af54:	4903      	ldr	r1, [pc, #12]	@ (800af64 <HAL_RCC_GetPCLK1Freq+0x24>)
 800af56:	5ccb      	ldrb	r3, [r1, r3]
 800af58:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	bd80      	pop	{r7, pc}
 800af60:	40023800 	.word	0x40023800
 800af64:	0800e608 	.word	0x0800e608

0800af68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800af6c:	f7ff ffdc 	bl	800af28 <HAL_RCC_GetHCLKFreq>
 800af70:	4602      	mov	r2, r0
 800af72:	4b05      	ldr	r3, [pc, #20]	@ (800af88 <HAL_RCC_GetPCLK2Freq+0x20>)
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	0b5b      	lsrs	r3, r3, #13
 800af78:	f003 0307 	and.w	r3, r3, #7
 800af7c:	4903      	ldr	r1, [pc, #12]	@ (800af8c <HAL_RCC_GetPCLK2Freq+0x24>)
 800af7e:	5ccb      	ldrb	r3, [r1, r3]
 800af80:	fa22 f303 	lsr.w	r3, r2, r3
}
 800af84:	4618      	mov	r0, r3
 800af86:	bd80      	pop	{r7, pc}
 800af88:	40023800 	.word	0x40023800
 800af8c:	0800e608 	.word	0x0800e608

0800af90 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b086      	sub	sp, #24
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800af98:	2300      	movs	r3, #0
 800af9a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800af9c:	2300      	movs	r3, #0
 800af9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	f003 0301 	and.w	r3, r3, #1
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d105      	bne.n	800afb8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d035      	beq.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800afb8:	4b62      	ldr	r3, [pc, #392]	@ (800b144 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800afbe:	f7fd fe9f 	bl	8008d00 <HAL_GetTick>
 800afc2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800afc4:	e008      	b.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800afc6:	f7fd fe9b 	bl	8008d00 <HAL_GetTick>
 800afca:	4602      	mov	r2, r0
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	1ad3      	subs	r3, r2, r3
 800afd0:	2b02      	cmp	r3, #2
 800afd2:	d901      	bls.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800afd4:	2303      	movs	r3, #3
 800afd6:	e0b0      	b.n	800b13a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800afd8:	4b5b      	ldr	r3, [pc, #364]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d1f0      	bne.n	800afc6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	019a      	lsls	r2, r3, #6
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	071b      	lsls	r3, r3, #28
 800aff0:	4955      	ldr	r1, [pc, #340]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aff2:	4313      	orrs	r3, r2
 800aff4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800aff8:	4b52      	ldr	r3, [pc, #328]	@ (800b144 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800affa:	2201      	movs	r2, #1
 800affc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800affe:	f7fd fe7f 	bl	8008d00 <HAL_GetTick>
 800b002:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b004:	e008      	b.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800b006:	f7fd fe7b 	bl	8008d00 <HAL_GetTick>
 800b00a:	4602      	mov	r2, r0
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	1ad3      	subs	r3, r2, r3
 800b010:	2b02      	cmp	r3, #2
 800b012:	d901      	bls.n	800b018 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b014:	2303      	movs	r3, #3
 800b016:	e090      	b.n	800b13a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b018:	4b4b      	ldr	r3, [pc, #300]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b020:	2b00      	cmp	r3, #0
 800b022:	d0f0      	beq.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f003 0302 	and.w	r3, r3, #2
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	f000 8083 	beq.w	800b138 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b032:	2300      	movs	r3, #0
 800b034:	60fb      	str	r3, [r7, #12]
 800b036:	4b44      	ldr	r3, [pc, #272]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b03a:	4a43      	ldr	r2, [pc, #268]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b03c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b040:	6413      	str	r3, [r2, #64]	@ 0x40
 800b042:	4b41      	ldr	r3, [pc, #260]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b04a:	60fb      	str	r3, [r7, #12]
 800b04c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b04e:	4b3f      	ldr	r3, [pc, #252]	@ (800b14c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a3e      	ldr	r2, [pc, #248]	@ (800b14c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b054:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b058:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b05a:	f7fd fe51 	bl	8008d00 <HAL_GetTick>
 800b05e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b060:	e008      	b.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b062:	f7fd fe4d 	bl	8008d00 <HAL_GetTick>
 800b066:	4602      	mov	r2, r0
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	1ad3      	subs	r3, r2, r3
 800b06c:	2b02      	cmp	r3, #2
 800b06e:	d901      	bls.n	800b074 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b070:	2303      	movs	r3, #3
 800b072:	e062      	b.n	800b13a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800b074:	4b35      	ldr	r3, [pc, #212]	@ (800b14c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d0f0      	beq.n	800b062 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b080:	4b31      	ldr	r3, [pc, #196]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b084:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b088:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d02f      	beq.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	68db      	ldr	r3, [r3, #12]
 800b094:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b098:	693a      	ldr	r2, [r7, #16]
 800b09a:	429a      	cmp	r2, r3
 800b09c:	d028      	beq.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b09e:	4b2a      	ldr	r3, [pc, #168]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b0a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0a6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b0a8:	4b29      	ldr	r3, [pc, #164]	@ (800b150 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b0aa:	2201      	movs	r2, #1
 800b0ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b0ae:	4b28      	ldr	r3, [pc, #160]	@ (800b150 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b0b4:	4a24      	ldr	r2, [pc, #144]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0b6:	693b      	ldr	r3, [r7, #16]
 800b0b8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b0ba:	4b23      	ldr	r3, [pc, #140]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b0be:	f003 0301 	and.w	r3, r3, #1
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d114      	bne.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b0c6:	f7fd fe1b 	bl	8008d00 <HAL_GetTick>
 800b0ca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b0cc:	e00a      	b.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b0ce:	f7fd fe17 	bl	8008d00 <HAL_GetTick>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d901      	bls.n	800b0e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b0e0:	2303      	movs	r3, #3
 800b0e2:	e02a      	b.n	800b13a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b0e4:	4b18      	ldr	r3, [pc, #96]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b0e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b0e8:	f003 0302 	and.w	r3, r3, #2
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d0ee      	beq.n	800b0ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	68db      	ldr	r3, [r3, #12]
 800b0f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b0f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b0fc:	d10d      	bne.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b0fe:	4b12      	ldr	r3, [pc, #72]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b100:	689b      	ldr	r3, [r3, #8]
 800b102:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	68db      	ldr	r3, [r3, #12]
 800b10a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b10e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b112:	490d      	ldr	r1, [pc, #52]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b114:	4313      	orrs	r3, r2
 800b116:	608b      	str	r3, [r1, #8]
 800b118:	e005      	b.n	800b126 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b11a:	4b0b      	ldr	r3, [pc, #44]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b11c:	689b      	ldr	r3, [r3, #8]
 800b11e:	4a0a      	ldr	r2, [pc, #40]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b120:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800b124:	6093      	str	r3, [r2, #8]
 800b126:	4b08      	ldr	r3, [pc, #32]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b128:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	68db      	ldr	r3, [r3, #12]
 800b12e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b132:	4905      	ldr	r1, [pc, #20]	@ (800b148 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b134:	4313      	orrs	r3, r2
 800b136:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	42470068 	.word	0x42470068
 800b148:	40023800 	.word	0x40023800
 800b14c:	40007000 	.word	0x40007000
 800b150:	42470e40 	.word	0x42470e40

0800b154 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b084      	sub	sp, #16
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b15c:	2301      	movs	r3, #1
 800b15e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d101      	bne.n	800b16a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800b166:	2301      	movs	r3, #1
 800b168:	e073      	b.n	800b252 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	7f5b      	ldrb	r3, [r3, #29]
 800b16e:	b2db      	uxtb	r3, r3
 800b170:	2b00      	cmp	r3, #0
 800b172:	d105      	bne.n	800b180 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2200      	movs	r2, #0
 800b178:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f7fd faf0 	bl	8008760 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2202      	movs	r2, #2
 800b184:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	f003 0310 	and.w	r3, r3, #16
 800b190:	2b10      	cmp	r3, #16
 800b192:	d055      	beq.n	800b240 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	22ca      	movs	r2, #202	@ 0xca
 800b19a:	625a      	str	r2, [r3, #36]	@ 0x24
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	2253      	movs	r2, #83	@ 0x53
 800b1a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 fa49 	bl	800b63c <RTC_EnterInitMode>
 800b1aa:	4603      	mov	r3, r0
 800b1ac:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b1ae:	7bfb      	ldrb	r3, [r7, #15]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d12c      	bne.n	800b20e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	689b      	ldr	r3, [r3, #8]
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	6812      	ldr	r2, [r2, #0]
 800b1be:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b1c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b1c6:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	6899      	ldr	r1, [r3, #8]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	685a      	ldr	r2, [r3, #4]
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	431a      	orrs	r2, r3
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	695b      	ldr	r3, [r3, #20]
 800b1dc:	431a      	orrs	r2, r3
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	430a      	orrs	r2, r1
 800b1e4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	68d2      	ldr	r2, [r2, #12]
 800b1ee:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	6919      	ldr	r1, [r3, #16]
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	041a      	lsls	r2, r3, #16
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	430a      	orrs	r2, r1
 800b202:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f000 fa50 	bl	800b6aa <RTC_ExitInitMode>
 800b20a:	4603      	mov	r3, r0
 800b20c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b20e:	7bfb      	ldrb	r3, [r7, #15]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d110      	bne.n	800b236 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b222:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	699a      	ldr	r2, [r3, #24]
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	430a      	orrs	r2, r1
 800b234:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	22ff      	movs	r2, #255	@ 0xff
 800b23c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b23e:	e001      	b.n	800b244 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b244:	7bfb      	ldrb	r3, [r7, #15]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d102      	bne.n	800b250 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	2201      	movs	r2, #1
 800b24e:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800b250:	7bfb      	ldrb	r3, [r7, #15]
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b25a:	b590      	push	{r4, r7, lr}
 800b25c:	b087      	sub	sp, #28
 800b25e:	af00      	add	r7, sp, #0
 800b260:	60f8      	str	r0, [r7, #12]
 800b262:	60b9      	str	r1, [r7, #8]
 800b264:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b266:	2300      	movs	r3, #0
 800b268:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	7f1b      	ldrb	r3, [r3, #28]
 800b26e:	2b01      	cmp	r3, #1
 800b270:	d101      	bne.n	800b276 <HAL_RTC_SetTime+0x1c>
 800b272:	2302      	movs	r3, #2
 800b274:	e087      	b.n	800b386 <HAL_RTC_SetTime+0x12c>
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2201      	movs	r2, #1
 800b27a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	2202      	movs	r2, #2
 800b280:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2b00      	cmp	r3, #0
 800b286:	d126      	bne.n	800b2d6 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	689b      	ldr	r3, [r3, #8]
 800b28e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b292:	2b00      	cmp	r3, #0
 800b294:	d102      	bne.n	800b29c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	2200      	movs	r2, #0
 800b29a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	781b      	ldrb	r3, [r3, #0]
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f000 fa27 	bl	800b6f4 <RTC_ByteToBcd2>
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	785b      	ldrb	r3, [r3, #1]
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f000 fa20 	bl	800b6f4 <RTC_ByteToBcd2>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b2b8:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	789b      	ldrb	r3, [r3, #2]
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f000 fa18 	bl	800b6f4 <RTC_ByteToBcd2>
 800b2c4:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b2c6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	78db      	ldrb	r3, [r3, #3]
 800b2ce:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	617b      	str	r3, [r7, #20]
 800b2d4:	e018      	b.n	800b308 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d102      	bne.n	800b2ea <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b2e4:	68bb      	ldr	r3, [r7, #8]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	785b      	ldrb	r3, [r3, #1]
 800b2f4:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b2f6:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800b2f8:	68ba      	ldr	r2, [r7, #8]
 800b2fa:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b2fc:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	78db      	ldrb	r3, [r3, #3]
 800b302:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b304:	4313      	orrs	r3, r2
 800b306:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	22ca      	movs	r2, #202	@ 0xca
 800b30e:	625a      	str	r2, [r3, #36]	@ 0x24
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2253      	movs	r2, #83	@ 0x53
 800b316:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b318:	68f8      	ldr	r0, [r7, #12]
 800b31a:	f000 f98f 	bl	800b63c <RTC_EnterInitMode>
 800b31e:	4603      	mov	r3, r0
 800b320:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b322:	7cfb      	ldrb	r3, [r7, #19]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d120      	bne.n	800b36a <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681a      	ldr	r2, [r3, #0]
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b332:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b336:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	689a      	ldr	r2, [r3, #8]
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b346:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	6899      	ldr	r1, [r3, #8]
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	68da      	ldr	r2, [r3, #12]
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	691b      	ldr	r3, [r3, #16]
 800b356:	431a      	orrs	r2, r3
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	430a      	orrs	r2, r1
 800b35e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b360:	68f8      	ldr	r0, [r7, #12]
 800b362:	f000 f9a2 	bl	800b6aa <RTC_ExitInitMode>
 800b366:	4603      	mov	r3, r0
 800b368:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b36a:	7cfb      	ldrb	r3, [r7, #19]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d102      	bne.n	800b376 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	2201      	movs	r2, #1
 800b374:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	22ff      	movs	r2, #255	@ 0xff
 800b37c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2200      	movs	r2, #0
 800b382:	771a      	strb	r2, [r3, #28]

  return status;
 800b384:	7cfb      	ldrb	r3, [r7, #19]
}
 800b386:	4618      	mov	r0, r3
 800b388:	371c      	adds	r7, #28
 800b38a:	46bd      	mov	sp, r7
 800b38c:	bd90      	pop	{r4, r7, pc}

0800b38e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b38e:	b580      	push	{r7, lr}
 800b390:	b086      	sub	sp, #24
 800b392:	af00      	add	r7, sp, #0
 800b394:	60f8      	str	r0, [r7, #12]
 800b396:	60b9      	str	r1, [r7, #8]
 800b398:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b39a:	2300      	movs	r3, #0
 800b39c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b3a4:	68bb      	ldr	r3, [r7, #8]
 800b3a6:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	691b      	ldr	r3, [r3, #16]
 800b3ae:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b3c0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b3c4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	0c1b      	lsrs	r3, r3, #16
 800b3ca:	b2db      	uxtb	r3, r3
 800b3cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3d0:	b2da      	uxtb	r2, r3
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b3d6:	697b      	ldr	r3, [r7, #20]
 800b3d8:	0a1b      	lsrs	r3, r3, #8
 800b3da:	b2db      	uxtb	r3, r3
 800b3dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3e0:	b2da      	uxtb	r2, r3
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	b2db      	uxtb	r3, r3
 800b3ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3ee:	b2da      	uxtb	r2, r3
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	0d9b      	lsrs	r3, r3, #22
 800b3f8:	b2db      	uxtb	r3, r3
 800b3fa:	f003 0301 	and.w	r3, r3, #1
 800b3fe:	b2da      	uxtb	r2, r3
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d11a      	bne.n	800b440 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	4618      	mov	r0, r3
 800b410:	f000 f98e 	bl	800b730 <RTC_Bcd2ToByte>
 800b414:	4603      	mov	r3, r0
 800b416:	461a      	mov	r2, r3
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	785b      	ldrb	r3, [r3, #1]
 800b420:	4618      	mov	r0, r3
 800b422:	f000 f985 	bl	800b730 <RTC_Bcd2ToByte>
 800b426:	4603      	mov	r3, r0
 800b428:	461a      	mov	r2, r3
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	789b      	ldrb	r3, [r3, #2]
 800b432:	4618      	mov	r0, r3
 800b434:	f000 f97c 	bl	800b730 <RTC_Bcd2ToByte>
 800b438:	4603      	mov	r3, r0
 800b43a:	461a      	mov	r2, r3
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800b440:	2300      	movs	r3, #0
}
 800b442:	4618      	mov	r0, r3
 800b444:	3718      	adds	r7, #24
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b44a:	b590      	push	{r4, r7, lr}
 800b44c:	b087      	sub	sp, #28
 800b44e:	af00      	add	r7, sp, #0
 800b450:	60f8      	str	r0, [r7, #12]
 800b452:	60b9      	str	r1, [r7, #8]
 800b454:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b456:	2300      	movs	r3, #0
 800b458:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	7f1b      	ldrb	r3, [r3, #28]
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d101      	bne.n	800b466 <HAL_RTC_SetDate+0x1c>
 800b462:	2302      	movs	r3, #2
 800b464:	e071      	b.n	800b54a <HAL_RTC_SetDate+0x100>
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	2201      	movs	r2, #1
 800b46a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2202      	movs	r2, #2
 800b470:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d10e      	bne.n	800b496 <HAL_RTC_SetDate+0x4c>
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	785b      	ldrb	r3, [r3, #1]
 800b47c:	f003 0310 	and.w	r3, r3, #16
 800b480:	2b00      	cmp	r3, #0
 800b482:	d008      	beq.n	800b496 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	785b      	ldrb	r3, [r3, #1]
 800b488:	f023 0310 	bic.w	r3, r3, #16
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	330a      	adds	r3, #10
 800b490:	b2da      	uxtb	r2, r3
 800b492:	68bb      	ldr	r3, [r7, #8]
 800b494:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d11c      	bne.n	800b4d6 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	78db      	ldrb	r3, [r3, #3]
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f000 f927 	bl	800b6f4 <RTC_ByteToBcd2>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	785b      	ldrb	r3, [r3, #1]
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f000 f920 	bl	800b6f4 <RTC_ByteToBcd2>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b4b8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	789b      	ldrb	r3, [r3, #2]
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f000 f918 	bl	800b6f4 <RTC_ByteToBcd2>
 800b4c4:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b4c6:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	781b      	ldrb	r3, [r3, #0]
 800b4ce:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	617b      	str	r3, [r7, #20]
 800b4d4:	e00e      	b.n	800b4f4 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b4d6:	68bb      	ldr	r3, [r7, #8]
 800b4d8:	78db      	ldrb	r3, [r3, #3]
 800b4da:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b4dc:	68bb      	ldr	r3, [r7, #8]
 800b4de:	785b      	ldrb	r3, [r3, #1]
 800b4e0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b4e2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800b4e4:	68ba      	ldr	r2, [r7, #8]
 800b4e6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b4e8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b4f0:	4313      	orrs	r3, r2
 800b4f2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	22ca      	movs	r2, #202	@ 0xca
 800b4fa:	625a      	str	r2, [r3, #36]	@ 0x24
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	2253      	movs	r2, #83	@ 0x53
 800b502:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b504:	68f8      	ldr	r0, [r7, #12]
 800b506:	f000 f899 	bl	800b63c <RTC_EnterInitMode>
 800b50a:	4603      	mov	r3, r0
 800b50c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b50e:	7cfb      	ldrb	r3, [r7, #19]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d10c      	bne.n	800b52e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	681a      	ldr	r2, [r3, #0]
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b51e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b522:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f000 f8c0 	bl	800b6aa <RTC_ExitInitMode>
 800b52a:	4603      	mov	r3, r0
 800b52c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b52e:	7cfb      	ldrb	r3, [r7, #19]
 800b530:	2b00      	cmp	r3, #0
 800b532:	d102      	bne.n	800b53a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	2201      	movs	r2, #1
 800b538:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	22ff      	movs	r2, #255	@ 0xff
 800b540:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	2200      	movs	r2, #0
 800b546:	771a      	strb	r2, [r3, #28]

  return status;
 800b548:	7cfb      	ldrb	r3, [r7, #19]
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	371c      	adds	r7, #28
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd90      	pop	{r4, r7, pc}

0800b552 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b552:	b580      	push	{r7, lr}
 800b554:	b086      	sub	sp, #24
 800b556:	af00      	add	r7, sp, #0
 800b558:	60f8      	str	r0, [r7, #12]
 800b55a:	60b9      	str	r1, [r7, #8]
 800b55c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b55e:	2300      	movs	r3, #0
 800b560:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b56c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b570:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b572:	697b      	ldr	r3, [r7, #20]
 800b574:	0c1b      	lsrs	r3, r3, #16
 800b576:	b2da      	uxtb	r2, r3
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b57c:	697b      	ldr	r3, [r7, #20]
 800b57e:	0a1b      	lsrs	r3, r3, #8
 800b580:	b2db      	uxtb	r3, r3
 800b582:	f003 031f 	and.w	r3, r3, #31
 800b586:	b2da      	uxtb	r2, r3
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800b58c:	697b      	ldr	r3, [r7, #20]
 800b58e:	b2db      	uxtb	r3, r3
 800b590:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b594:	b2da      	uxtb	r2, r3
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800b59a:	697b      	ldr	r3, [r7, #20]
 800b59c:	0b5b      	lsrs	r3, r3, #13
 800b59e:	b2db      	uxtb	r3, r3
 800b5a0:	f003 0307 	and.w	r3, r3, #7
 800b5a4:	b2da      	uxtb	r2, r3
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d11a      	bne.n	800b5e6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	78db      	ldrb	r3, [r3, #3]
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f000 f8bb 	bl	800b730 <RTC_Bcd2ToByte>
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	461a      	mov	r2, r3
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	785b      	ldrb	r3, [r3, #1]
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	f000 f8b2 	bl	800b730 <RTC_Bcd2ToByte>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	461a      	mov	r2, r3
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	789b      	ldrb	r3, [r3, #2]
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f000 f8a9 	bl	800b730 <RTC_Bcd2ToByte>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	68bb      	ldr	r3, [r7, #8]
 800b5e4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b5e6:	2300      	movs	r3, #0
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3718      	adds	r7, #24
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	4a0d      	ldr	r2, [pc, #52]	@ (800b638 <HAL_RTC_WaitForSynchro+0x48>)
 800b602:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b604:	f7fd fb7c 	bl	8008d00 <HAL_GetTick>
 800b608:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b60a:	e009      	b.n	800b620 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b60c:	f7fd fb78 	bl	8008d00 <HAL_GetTick>
 800b610:	4602      	mov	r2, r0
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	1ad3      	subs	r3, r2, r3
 800b616:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b61a:	d901      	bls.n	800b620 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800b61c:	2303      	movs	r3, #3
 800b61e:	e007      	b.n	800b630 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	68db      	ldr	r3, [r3, #12]
 800b626:	f003 0320 	and.w	r3, r3, #32
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d0ee      	beq.n	800b60c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800b62e:	2300      	movs	r3, #0
}
 800b630:	4618      	mov	r0, r3
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}
 800b638:	00017f5f 	.word	0x00017f5f

0800b63c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b644:	2300      	movs	r3, #0
 800b646:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800b648:	2300      	movs	r3, #0
 800b64a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b656:	2b00      	cmp	r3, #0
 800b658:	d122      	bne.n	800b6a0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	68da      	ldr	r2, [r3, #12]
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800b668:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b66a:	f7fd fb49 	bl	8008d00 <HAL_GetTick>
 800b66e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b670:	e00c      	b.n	800b68c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b672:	f7fd fb45 	bl	8008d00 <HAL_GetTick>
 800b676:	4602      	mov	r2, r0
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	1ad3      	subs	r3, r2, r3
 800b67c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b680:	d904      	bls.n	800b68c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2204      	movs	r2, #4
 800b686:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	68db      	ldr	r3, [r3, #12]
 800b692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b696:	2b00      	cmp	r3, #0
 800b698:	d102      	bne.n	800b6a0 <RTC_EnterInitMode+0x64>
 800b69a:	7bfb      	ldrb	r3, [r7, #15]
 800b69c:	2b01      	cmp	r3, #1
 800b69e:	d1e8      	bne.n	800b672 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800b6a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	3710      	adds	r7, #16
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}

0800b6aa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b6aa:	b580      	push	{r7, lr}
 800b6ac:	b084      	sub	sp, #16
 800b6ae:	af00      	add	r7, sp, #0
 800b6b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68da      	ldr	r2, [r3, #12]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b6c4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	f003 0320 	and.w	r3, r3, #32
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d10a      	bne.n	800b6ea <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b6d4:	6878      	ldr	r0, [r7, #4]
 800b6d6:	f7ff ff8b 	bl	800b5f0 <HAL_RTC_WaitForSynchro>
 800b6da:	4603      	mov	r3, r0
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d004      	beq.n	800b6ea <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2204      	movs	r2, #4
 800b6e4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800b6ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3710      	adds	r7, #16
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800b6f4:	b480      	push	{r7}
 800b6f6:	b085      	sub	sp, #20
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b6fe:	2300      	movs	r3, #0
 800b700:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800b702:	e005      	b.n	800b710 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	3301      	adds	r3, #1
 800b708:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800b70a:	79fb      	ldrb	r3, [r7, #7]
 800b70c:	3b0a      	subs	r3, #10
 800b70e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800b710:	79fb      	ldrb	r3, [r7, #7]
 800b712:	2b09      	cmp	r3, #9
 800b714:	d8f6      	bhi.n	800b704 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	b2db      	uxtb	r3, r3
 800b71a:	011b      	lsls	r3, r3, #4
 800b71c:	b2da      	uxtb	r2, r3
 800b71e:	79fb      	ldrb	r3, [r7, #7]
 800b720:	4313      	orrs	r3, r2
 800b722:	b2db      	uxtb	r3, r3
}
 800b724:	4618      	mov	r0, r3
 800b726:	3714      	adds	r7, #20
 800b728:	46bd      	mov	sp, r7
 800b72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72e:	4770      	bx	lr

0800b730 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800b730:	b480      	push	{r7}
 800b732:	b085      	sub	sp, #20
 800b734:	af00      	add	r7, sp, #0
 800b736:	4603      	mov	r3, r0
 800b738:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800b73a:	2300      	movs	r3, #0
 800b73c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800b73e:	79fb      	ldrb	r3, [r7, #7]
 800b740:	091b      	lsrs	r3, r3, #4
 800b742:	b2db      	uxtb	r3, r3
 800b744:	461a      	mov	r2, r3
 800b746:	4613      	mov	r3, r2
 800b748:	009b      	lsls	r3, r3, #2
 800b74a:	4413      	add	r3, r2
 800b74c:	005b      	lsls	r3, r3, #1
 800b74e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	b2da      	uxtb	r2, r3
 800b754:	79fb      	ldrb	r3, [r7, #7]
 800b756:	f003 030f 	and.w	r3, r3, #15
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	4413      	add	r3, r2
 800b75e:	b2db      	uxtb	r3, r3
}
 800b760:	4618      	mov	r0, r3
 800b762:	3714      	adds	r7, #20
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr

0800b76c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b082      	sub	sp, #8
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d101      	bne.n	800b77e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	e07b      	b.n	800b876 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b782:	2b00      	cmp	r3, #0
 800b784:	d108      	bne.n	800b798 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b78e:	d009      	beq.n	800b7a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2200      	movs	r2, #0
 800b794:	61da      	str	r2, [r3, #28]
 800b796:	e005      	b.n	800b7a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2200      	movs	r2, #0
 800b79c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800b7b0:	b2db      	uxtb	r3, r3
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d106      	bne.n	800b7c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b7be:	6878      	ldr	r0, [r7, #4]
 800b7c0:	f7fc fff8 	bl	80087b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2202      	movs	r2, #2
 800b7c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	681a      	ldr	r2, [r3, #0]
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b7da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800b7ec:	431a      	orrs	r2, r3
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	68db      	ldr	r3, [r3, #12]
 800b7f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b7f6:	431a      	orrs	r2, r3
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	691b      	ldr	r3, [r3, #16]
 800b7fc:	f003 0302 	and.w	r3, r3, #2
 800b800:	431a      	orrs	r2, r3
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	695b      	ldr	r3, [r3, #20]
 800b806:	f003 0301 	and.w	r3, r3, #1
 800b80a:	431a      	orrs	r2, r3
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b814:	431a      	orrs	r2, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	69db      	ldr	r3, [r3, #28]
 800b81a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b81e:	431a      	orrs	r2, r3
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6a1b      	ldr	r3, [r3, #32]
 800b824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b828:	ea42 0103 	orr.w	r1, r2, r3
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b830:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	430a      	orrs	r2, r1
 800b83a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	699b      	ldr	r3, [r3, #24]
 800b840:	0c1b      	lsrs	r3, r3, #16
 800b842:	f003 0104 	and.w	r1, r3, #4
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b84a:	f003 0210 	and.w	r2, r3, #16
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	430a      	orrs	r2, r1
 800b854:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	69da      	ldr	r2, [r3, #28]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b864:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2200      	movs	r2, #0
 800b86a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2201      	movs	r2, #1
 800b870:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800b874:	2300      	movs	r3, #0
}
 800b876:	4618      	mov	r0, r3
 800b878:	3708      	adds	r7, #8
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b87e:	b580      	push	{r7, lr}
 800b880:	b082      	sub	sp, #8
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d101      	bne.n	800b890 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b88c:	2301      	movs	r3, #1
 800b88e:	e041      	b.n	800b914 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b896:	b2db      	uxtb	r3, r3
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d106      	bne.n	800b8aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2200      	movs	r2, #0
 800b8a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f7fc ffcd 	bl	8008844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	681a      	ldr	r2, [r3, #0]
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	4619      	mov	r1, r3
 800b8bc:	4610      	mov	r0, r2
 800b8be:	f000 f9e5 	bl	800bc8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2201      	movs	r2, #1
 800b8c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2201      	movs	r2, #1
 800b8de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2201      	movs	r2, #1
 800b8f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	2201      	movs	r2, #1
 800b906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2201      	movs	r2, #1
 800b90e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	3708      	adds	r7, #8
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}

0800b91c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b085      	sub	sp, #20
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b92a:	b2db      	uxtb	r3, r3
 800b92c:	2b01      	cmp	r3, #1
 800b92e:	d001      	beq.n	800b934 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b930:	2301      	movs	r3, #1
 800b932:	e04e      	b.n	800b9d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2202      	movs	r2, #2
 800b938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68da      	ldr	r2, [r3, #12]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	f042 0201 	orr.w	r2, r2, #1
 800b94a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	4a23      	ldr	r2, [pc, #140]	@ (800b9e0 <HAL_TIM_Base_Start_IT+0xc4>)
 800b952:	4293      	cmp	r3, r2
 800b954:	d022      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b95e:	d01d      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	4a1f      	ldr	r2, [pc, #124]	@ (800b9e4 <HAL_TIM_Base_Start_IT+0xc8>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d018      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	4a1e      	ldr	r2, [pc, #120]	@ (800b9e8 <HAL_TIM_Base_Start_IT+0xcc>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d013      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	4a1c      	ldr	r2, [pc, #112]	@ (800b9ec <HAL_TIM_Base_Start_IT+0xd0>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d00e      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4a1b      	ldr	r2, [pc, #108]	@ (800b9f0 <HAL_TIM_Base_Start_IT+0xd4>)
 800b984:	4293      	cmp	r3, r2
 800b986:	d009      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	4a19      	ldr	r2, [pc, #100]	@ (800b9f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800b98e:	4293      	cmp	r3, r2
 800b990:	d004      	beq.n	800b99c <HAL_TIM_Base_Start_IT+0x80>
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a18      	ldr	r2, [pc, #96]	@ (800b9f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d111      	bne.n	800b9c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	689b      	ldr	r3, [r3, #8]
 800b9a2:	f003 0307 	and.w	r3, r3, #7
 800b9a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	2b06      	cmp	r3, #6
 800b9ac:	d010      	beq.n	800b9d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	681a      	ldr	r2, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	f042 0201 	orr.w	r2, r2, #1
 800b9bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9be:	e007      	b.n	800b9d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f042 0201 	orr.w	r2, r2, #1
 800b9ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b9d0:	2300      	movs	r3, #0
}
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	3714      	adds	r7, #20
 800b9d6:	46bd      	mov	sp, r7
 800b9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9dc:	4770      	bx	lr
 800b9de:	bf00      	nop
 800b9e0:	40010000 	.word	0x40010000
 800b9e4:	40000400 	.word	0x40000400
 800b9e8:	40000800 	.word	0x40000800
 800b9ec:	40000c00 	.word	0x40000c00
 800b9f0:	40010400 	.word	0x40010400
 800b9f4:	40014000 	.word	0x40014000
 800b9f8:	40001800 	.word	0x40001800

0800b9fc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b9fc:	b480      	push	{r7}
 800b9fe:	b083      	sub	sp, #12
 800ba00:	af00      	add	r7, sp, #0
 800ba02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	68da      	ldr	r2, [r3, #12]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f022 0201 	bic.w	r2, r2, #1
 800ba12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	6a1a      	ldr	r2, [r3, #32]
 800ba1a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ba1e:	4013      	ands	r3, r2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d10f      	bne.n	800ba44 <HAL_TIM_Base_Stop_IT+0x48>
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	6a1a      	ldr	r2, [r3, #32]
 800ba2a:	f240 4344 	movw	r3, #1092	@ 0x444
 800ba2e:	4013      	ands	r3, r2
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d107      	bne.n	800ba44 <HAL_TIM_Base_Stop_IT+0x48>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	681a      	ldr	r2, [r3, #0]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f022 0201 	bic.w	r2, r2, #1
 800ba42:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800ba4c:	2300      	movs	r3, #0
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	370c      	adds	r7, #12
 800ba52:	46bd      	mov	sp, r7
 800ba54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba58:	4770      	bx	lr

0800ba5a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	691b      	ldr	r3, [r3, #16]
 800ba70:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	f003 0302 	and.w	r3, r3, #2
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d020      	beq.n	800babe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f003 0302 	and.w	r3, r3, #2
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d01b      	beq.n	800babe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f06f 0202 	mvn.w	r2, #2
 800ba8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2201      	movs	r2, #1
 800ba94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	699b      	ldr	r3, [r3, #24]
 800ba9c:	f003 0303 	and.w	r3, r3, #3
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d003      	beq.n	800baac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 f8d2 	bl	800bc4e <HAL_TIM_IC_CaptureCallback>
 800baaa:	e005      	b.n	800bab8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f000 f8c4 	bl	800bc3a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f000 f8d5 	bl	800bc62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2200      	movs	r2, #0
 800babc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	f003 0304 	and.w	r3, r3, #4
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d020      	beq.n	800bb0a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f003 0304 	and.w	r3, r3, #4
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d01b      	beq.n	800bb0a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f06f 0204 	mvn.w	r2, #4
 800bada:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2202      	movs	r2, #2
 800bae0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	699b      	ldr	r3, [r3, #24]
 800bae8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800baec:	2b00      	cmp	r3, #0
 800baee:	d003      	beq.n	800baf8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f000 f8ac 	bl	800bc4e <HAL_TIM_IC_CaptureCallback>
 800baf6:	e005      	b.n	800bb04 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f000 f89e 	bl	800bc3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bafe:	6878      	ldr	r0, [r7, #4]
 800bb00:	f000 f8af 	bl	800bc62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	f003 0308 	and.w	r3, r3, #8
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d020      	beq.n	800bb56 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	f003 0308 	and.w	r3, r3, #8
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d01b      	beq.n	800bb56 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	f06f 0208 	mvn.w	r2, #8
 800bb26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2204      	movs	r2, #4
 800bb2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	69db      	ldr	r3, [r3, #28]
 800bb34:	f003 0303 	and.w	r3, r3, #3
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d003      	beq.n	800bb44 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f000 f886 	bl	800bc4e <HAL_TIM_IC_CaptureCallback>
 800bb42:	e005      	b.n	800bb50 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb44:	6878      	ldr	r0, [r7, #4]
 800bb46:	f000 f878 	bl	800bc3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 f889 	bl	800bc62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2200      	movs	r2, #0
 800bb54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	f003 0310 	and.w	r3, r3, #16
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d020      	beq.n	800bba2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f003 0310 	and.w	r3, r3, #16
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d01b      	beq.n	800bba2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	f06f 0210 	mvn.w	r2, #16
 800bb72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2208      	movs	r2, #8
 800bb78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	69db      	ldr	r3, [r3, #28]
 800bb80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d003      	beq.n	800bb90 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f000 f860 	bl	800bc4e <HAL_TIM_IC_CaptureCallback>
 800bb8e:	e005      	b.n	800bb9c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f000 f852 	bl	800bc3a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 f863 	bl	800bc62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2200      	movs	r2, #0
 800bba0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	f003 0301 	and.w	r3, r3, #1
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d00c      	beq.n	800bbc6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	f003 0301 	and.w	r3, r3, #1
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d007      	beq.n	800bbc6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f06f 0201 	mvn.w	r2, #1
 800bbbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bbc0:	6878      	ldr	r0, [r7, #4]
 800bbc2:	f7fc f835 	bl	8007c30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d00c      	beq.n	800bbea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d007      	beq.n	800bbea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800bbe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f000 f907 	bl	800bdf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d00c      	beq.n	800bc0e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d007      	beq.n	800bc0e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800bc06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f000 f834 	bl	800bc76 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	f003 0320 	and.w	r3, r3, #32
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00c      	beq.n	800bc32 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	f003 0320 	and.w	r3, r3, #32
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d007      	beq.n	800bc32 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f06f 0220 	mvn.w	r2, #32
 800bc2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f000 f8d9 	bl	800bde4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bc32:	bf00      	nop
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}

0800bc3a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bc3a:	b480      	push	{r7}
 800bc3c:	b083      	sub	sp, #12
 800bc3e:	af00      	add	r7, sp, #0
 800bc40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bc42:	bf00      	nop
 800bc44:	370c      	adds	r7, #12
 800bc46:	46bd      	mov	sp, r7
 800bc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4c:	4770      	bx	lr

0800bc4e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bc4e:	b480      	push	{r7}
 800bc50:	b083      	sub	sp, #12
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bc56:	bf00      	nop
 800bc58:	370c      	adds	r7, #12
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bc62:	b480      	push	{r7}
 800bc64:	b083      	sub	sp, #12
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bc6a:	bf00      	nop
 800bc6c:	370c      	adds	r7, #12
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr

0800bc76 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bc76:	b480      	push	{r7}
 800bc78:	b083      	sub	sp, #12
 800bc7a:	af00      	add	r7, sp, #0
 800bc7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bc7e:	bf00      	nop
 800bc80:	370c      	adds	r7, #12
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr
	...

0800bc8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bc8c:	b480      	push	{r7}
 800bc8e:	b085      	sub	sp, #20
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	4a46      	ldr	r2, [pc, #280]	@ (800bdb8 <TIM_Base_SetConfig+0x12c>)
 800bca0:	4293      	cmp	r3, r2
 800bca2:	d013      	beq.n	800bccc <TIM_Base_SetConfig+0x40>
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcaa:	d00f      	beq.n	800bccc <TIM_Base_SetConfig+0x40>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	4a43      	ldr	r2, [pc, #268]	@ (800bdbc <TIM_Base_SetConfig+0x130>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d00b      	beq.n	800bccc <TIM_Base_SetConfig+0x40>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	4a42      	ldr	r2, [pc, #264]	@ (800bdc0 <TIM_Base_SetConfig+0x134>)
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	d007      	beq.n	800bccc <TIM_Base_SetConfig+0x40>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4a41      	ldr	r2, [pc, #260]	@ (800bdc4 <TIM_Base_SetConfig+0x138>)
 800bcc0:	4293      	cmp	r3, r2
 800bcc2:	d003      	beq.n	800bccc <TIM_Base_SetConfig+0x40>
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	4a40      	ldr	r2, [pc, #256]	@ (800bdc8 <TIM_Base_SetConfig+0x13c>)
 800bcc8:	4293      	cmp	r3, r2
 800bcca:	d108      	bne.n	800bcde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bcd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bcd4:	683b      	ldr	r3, [r7, #0]
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	68fa      	ldr	r2, [r7, #12]
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	4a35      	ldr	r2, [pc, #212]	@ (800bdb8 <TIM_Base_SetConfig+0x12c>)
 800bce2:	4293      	cmp	r3, r2
 800bce4:	d02b      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bcec:	d027      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	4a32      	ldr	r2, [pc, #200]	@ (800bdbc <TIM_Base_SetConfig+0x130>)
 800bcf2:	4293      	cmp	r3, r2
 800bcf4:	d023      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	4a31      	ldr	r2, [pc, #196]	@ (800bdc0 <TIM_Base_SetConfig+0x134>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d01f      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	4a30      	ldr	r2, [pc, #192]	@ (800bdc4 <TIM_Base_SetConfig+0x138>)
 800bd02:	4293      	cmp	r3, r2
 800bd04:	d01b      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	4a2f      	ldr	r2, [pc, #188]	@ (800bdc8 <TIM_Base_SetConfig+0x13c>)
 800bd0a:	4293      	cmp	r3, r2
 800bd0c:	d017      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	4a2e      	ldr	r2, [pc, #184]	@ (800bdcc <TIM_Base_SetConfig+0x140>)
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d013      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	4a2d      	ldr	r2, [pc, #180]	@ (800bdd0 <TIM_Base_SetConfig+0x144>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	d00f      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	4a2c      	ldr	r2, [pc, #176]	@ (800bdd4 <TIM_Base_SetConfig+0x148>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d00b      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	4a2b      	ldr	r2, [pc, #172]	@ (800bdd8 <TIM_Base_SetConfig+0x14c>)
 800bd2a:	4293      	cmp	r3, r2
 800bd2c:	d007      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4a2a      	ldr	r2, [pc, #168]	@ (800bddc <TIM_Base_SetConfig+0x150>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d003      	beq.n	800bd3e <TIM_Base_SetConfig+0xb2>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	4a29      	ldr	r2, [pc, #164]	@ (800bde0 <TIM_Base_SetConfig+0x154>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d108      	bne.n	800bd50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
 800bd40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bd44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	68db      	ldr	r3, [r3, #12]
 800bd4a:	68fa      	ldr	r2, [r7, #12]
 800bd4c:	4313      	orrs	r3, r2
 800bd4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	695b      	ldr	r3, [r3, #20]
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	689a      	ldr	r2, [r3, #8]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bd6c:	683b      	ldr	r3, [r7, #0]
 800bd6e:	681a      	ldr	r2, [r3, #0]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	4a10      	ldr	r2, [pc, #64]	@ (800bdb8 <TIM_Base_SetConfig+0x12c>)
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d003      	beq.n	800bd84 <TIM_Base_SetConfig+0xf8>
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	4a12      	ldr	r2, [pc, #72]	@ (800bdc8 <TIM_Base_SetConfig+0x13c>)
 800bd80:	4293      	cmp	r3, r2
 800bd82:	d103      	bne.n	800bd8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bd84:	683b      	ldr	r3, [r7, #0]
 800bd86:	691a      	ldr	r2, [r3, #16]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	f003 0301 	and.w	r3, r3, #1
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d105      	bne.n	800bdaa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	691b      	ldr	r3, [r3, #16]
 800bda2:	f023 0201 	bic.w	r2, r3, #1
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	611a      	str	r2, [r3, #16]
  }
}
 800bdaa:	bf00      	nop
 800bdac:	3714      	adds	r7, #20
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb4:	4770      	bx	lr
 800bdb6:	bf00      	nop
 800bdb8:	40010000 	.word	0x40010000
 800bdbc:	40000400 	.word	0x40000400
 800bdc0:	40000800 	.word	0x40000800
 800bdc4:	40000c00 	.word	0x40000c00
 800bdc8:	40010400 	.word	0x40010400
 800bdcc:	40014000 	.word	0x40014000
 800bdd0:	40014400 	.word	0x40014400
 800bdd4:	40014800 	.word	0x40014800
 800bdd8:	40001800 	.word	0x40001800
 800bddc:	40001c00 	.word	0x40001c00
 800bde0:	40002000 	.word	0x40002000

0800bde4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b083      	sub	sp, #12
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bdec:	bf00      	nop
 800bdee:	370c      	adds	r7, #12
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf6:	4770      	bx	lr

0800bdf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bdf8:	b480      	push	{r7}
 800bdfa:	b083      	sub	sp, #12
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be00:	bf00      	nop
 800be02:	370c      	adds	r7, #12
 800be04:	46bd      	mov	sp, r7
 800be06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0a:	4770      	bx	lr

0800be0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b082      	sub	sp, #8
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d101      	bne.n	800be1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800be1a:	2301      	movs	r3, #1
 800be1c:	e042      	b.n	800bea4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800be24:	b2db      	uxtb	r3, r3
 800be26:	2b00      	cmp	r3, #0
 800be28:	d106      	bne.n	800be38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	2200      	movs	r2, #0
 800be2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800be32:	6878      	ldr	r0, [r7, #4]
 800be34:	f7fc fd2e 	bl	8008894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2224      	movs	r2, #36	@ 0x24
 800be3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	68da      	ldr	r2, [r3, #12]
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800be4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 fca3 	bl	800c79c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	691a      	ldr	r2, [r3, #16]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800be64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	695a      	ldr	r2, [r3, #20]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800be74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	68da      	ldr	r2, [r3, #12]
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800be84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2200      	movs	r2, #0
 800be8a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2220      	movs	r2, #32
 800be90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2220      	movs	r2, #32
 800be98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	2200      	movs	r2, #0
 800bea0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800bea2:	2300      	movs	r3, #0
}
 800bea4:	4618      	mov	r0, r3
 800bea6:	3708      	adds	r7, #8
 800bea8:	46bd      	mov	sp, r7
 800beaa:	bd80      	pop	{r7, pc}

0800beac <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800beac:	b580      	push	{r7, lr}
 800beae:	b082      	sub	sp, #8
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d101      	bne.n	800bebe <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800beba:	2301      	movs	r3, #1
 800bebc:	e024      	b.n	800bf08 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2224      	movs	r2, #36	@ 0x24
 800bec2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	68da      	ldr	r2, [r3, #12]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800bed4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800bed6:	6878      	ldr	r0, [r7, #4]
 800bed8:	f7fc fd2c 	bl	8008934 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	2200      	movs	r2, #0
 800bee0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	2200      	movs	r2, #0
 800bee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	2200      	movs	r2, #0
 800beee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	2200      	movs	r2, #0
 800bef6:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	2200      	movs	r2, #0
 800befc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2200      	movs	r2, #0
 800bf02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800bf06:	2300      	movs	r3, #0
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3708      	adds	r7, #8
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b0ba      	sub	sp, #232	@ 0xe8
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	68db      	ldr	r3, [r3, #12]
 800bf28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	695b      	ldr	r3, [r3, #20]
 800bf32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800bf36:	2300      	movs	r3, #0
 800bf38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800bf42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf46:	f003 030f 	and.w	r3, r3, #15
 800bf4a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800bf4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d10f      	bne.n	800bf76 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800bf56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf5a:	f003 0320 	and.w	r3, r3, #32
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d009      	beq.n	800bf76 <HAL_UART_IRQHandler+0x66>
 800bf62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf66:	f003 0320 	and.w	r3, r3, #32
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d003      	beq.n	800bf76 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800bf6e:	6878      	ldr	r0, [r7, #4]
 800bf70:	f000 fb55 	bl	800c61e <UART_Receive_IT>
      return;
 800bf74:	e25b      	b.n	800c42e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800bf76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f000 80de 	beq.w	800c13c <HAL_UART_IRQHandler+0x22c>
 800bf80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bf84:	f003 0301 	and.w	r3, r3, #1
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d106      	bne.n	800bf9a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800bf8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf90:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	f000 80d1 	beq.w	800c13c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800bf9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf9e:	f003 0301 	and.w	r3, r3, #1
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d00b      	beq.n	800bfbe <HAL_UART_IRQHandler+0xae>
 800bfa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bfaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d005      	beq.n	800bfbe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfb6:	f043 0201 	orr.w	r2, r3, #1
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bfbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfc2:	f003 0304 	and.w	r3, r3, #4
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d00b      	beq.n	800bfe2 <HAL_UART_IRQHandler+0xd2>
 800bfca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bfce:	f003 0301 	and.w	r3, r3, #1
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d005      	beq.n	800bfe2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfda:	f043 0202 	orr.w	r2, r3, #2
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800bfe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bfe6:	f003 0302 	and.w	r3, r3, #2
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d00b      	beq.n	800c006 <HAL_UART_IRQHandler+0xf6>
 800bfee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bff2:	f003 0301 	and.w	r3, r3, #1
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d005      	beq.n	800c006 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bffe:	f043 0204 	orr.w	r2, r3, #4
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c00a:	f003 0308 	and.w	r3, r3, #8
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d011      	beq.n	800c036 <HAL_UART_IRQHandler+0x126>
 800c012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c016:	f003 0320 	and.w	r3, r3, #32
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d105      	bne.n	800c02a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c01e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c022:	f003 0301 	and.w	r3, r3, #1
 800c026:	2b00      	cmp	r3, #0
 800c028:	d005      	beq.n	800c036 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c02e:	f043 0208 	orr.w	r2, r3, #8
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f000 81f2 	beq.w	800c424 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c044:	f003 0320 	and.w	r3, r3, #32
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d008      	beq.n	800c05e <HAL_UART_IRQHandler+0x14e>
 800c04c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c050:	f003 0320 	and.w	r3, r3, #32
 800c054:	2b00      	cmp	r3, #0
 800c056:	d002      	beq.n	800c05e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c058:	6878      	ldr	r0, [r7, #4]
 800c05a:	f000 fae0 	bl	800c61e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	695b      	ldr	r3, [r3, #20]
 800c064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c068:	2b40      	cmp	r3, #64	@ 0x40
 800c06a:	bf0c      	ite	eq
 800c06c:	2301      	moveq	r3, #1
 800c06e:	2300      	movne	r3, #0
 800c070:	b2db      	uxtb	r3, r3
 800c072:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c07a:	f003 0308 	and.w	r3, r3, #8
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d103      	bne.n	800c08a <HAL_UART_IRQHandler+0x17a>
 800c082:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c086:	2b00      	cmp	r3, #0
 800c088:	d04f      	beq.n	800c12a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f000 f9e8 	bl	800c460 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	695b      	ldr	r3, [r3, #20]
 800c096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c09a:	2b40      	cmp	r3, #64	@ 0x40
 800c09c:	d141      	bne.n	800c122 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	3314      	adds	r3, #20
 800c0a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c0ac:	e853 3f00 	ldrex	r3, [r3]
 800c0b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c0b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c0b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c0bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	3314      	adds	r3, #20
 800c0c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c0ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c0ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c0d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c0da:	e841 2300 	strex	r3, r2, [r1]
 800c0de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c0e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1d9      	bne.n	800c09e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d013      	beq.n	800c11a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0f6:	4a7e      	ldr	r2, [pc, #504]	@ (800c2f0 <HAL_UART_IRQHandler+0x3e0>)
 800c0f8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7fd fe95 	bl	8009e2e <HAL_DMA_Abort_IT>
 800c104:	4603      	mov	r3, r0
 800c106:	2b00      	cmp	r3, #0
 800c108:	d016      	beq.n	800c138 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c10e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c110:	687a      	ldr	r2, [r7, #4]
 800c112:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c114:	4610      	mov	r0, r2
 800c116:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c118:	e00e      	b.n	800c138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f7fc fcac 	bl	8008a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c120:	e00a      	b.n	800c138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c122:	6878      	ldr	r0, [r7, #4]
 800c124:	f7fc fca8 	bl	8008a78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c128:	e006      	b.n	800c138 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f7fc fca4 	bl	8008a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	2200      	movs	r2, #0
 800c134:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800c136:	e175      	b.n	800c424 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c138:	bf00      	nop
    return;
 800c13a:	e173      	b.n	800c424 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c140:	2b01      	cmp	r3, #1
 800c142:	f040 814f 	bne.w	800c3e4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c146:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c14a:	f003 0310 	and.w	r3, r3, #16
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 8148 	beq.w	800c3e4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c154:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c158:	f003 0310 	and.w	r3, r3, #16
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	f000 8141 	beq.w	800c3e4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c162:	2300      	movs	r3, #0
 800c164:	60bb      	str	r3, [r7, #8]
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	681b      	ldr	r3, [r3, #0]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	60bb      	str	r3, [r7, #8]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	685b      	ldr	r3, [r3, #4]
 800c174:	60bb      	str	r3, [r7, #8]
 800c176:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	695b      	ldr	r3, [r3, #20]
 800c17e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c182:	2b40      	cmp	r3, #64	@ 0x40
 800c184:	f040 80b6 	bne.w	800c2f4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	685b      	ldr	r3, [r3, #4]
 800c190:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c194:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c198:	2b00      	cmp	r3, #0
 800c19a:	f000 8145 	beq.w	800c428 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c1a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1a6:	429a      	cmp	r2, r3
 800c1a8:	f080 813e 	bcs.w	800c428 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c1b2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b8:	69db      	ldr	r3, [r3, #28]
 800c1ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c1be:	f000 8088 	beq.w	800c2d2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	330c      	adds	r3, #12
 800c1c8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c1d0:	e853 3f00 	ldrex	r3, [r3]
 800c1d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c1d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c1e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	330c      	adds	r3, #12
 800c1ea:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800c1ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800c1f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c1fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c1fe:	e841 2300 	strex	r3, r2, [r1]
 800c202:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c206:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d1d9      	bne.n	800c1c2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	3314      	adds	r3, #20
 800c214:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c216:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c218:	e853 3f00 	ldrex	r3, [r3]
 800c21c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c21e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c220:	f023 0301 	bic.w	r3, r3, #1
 800c224:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	3314      	adds	r3, #20
 800c22e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c232:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c236:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c238:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c23a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c23e:	e841 2300 	strex	r3, r2, [r1]
 800c242:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c244:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c246:	2b00      	cmp	r3, #0
 800c248:	d1e1      	bne.n	800c20e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	3314      	adds	r3, #20
 800c250:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c252:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c254:	e853 3f00 	ldrex	r3, [r3]
 800c258:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c25a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c25c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	3314      	adds	r3, #20
 800c26a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c26e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c270:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c272:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c274:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c276:	e841 2300 	strex	r3, r2, [r1]
 800c27a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c27c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d1e3      	bne.n	800c24a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	2220      	movs	r2, #32
 800c286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2200      	movs	r2, #0
 800c28e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	330c      	adds	r3, #12
 800c296:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c298:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c29a:	e853 3f00 	ldrex	r3, [r3]
 800c29e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c2a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c2a2:	f023 0310 	bic.w	r3, r3, #16
 800c2a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	330c      	adds	r3, #12
 800c2b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800c2b4:	65ba      	str	r2, [r7, #88]	@ 0x58
 800c2b6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c2ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c2bc:	e841 2300 	strex	r3, r2, [r1]
 800c2c0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c2c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d1e3      	bne.n	800c290 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f7fd fd3e 	bl	8009d4e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2202      	movs	r2, #2
 800c2d6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c2e0:	b29b      	uxth	r3, r3
 800c2e2:	1ad3      	subs	r3, r2, r3
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f000 f8ad 	bl	800c448 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c2ee:	e09b      	b.n	800c428 <HAL_UART_IRQHandler+0x518>
 800c2f0:	0800c527 	.word	0x0800c527
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c2fc:	b29b      	uxth	r3, r3
 800c2fe:	1ad3      	subs	r3, r2, r3
 800c300:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c308:	b29b      	uxth	r3, r3
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	f000 808e 	beq.w	800c42c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800c310:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c314:	2b00      	cmp	r3, #0
 800c316:	f000 8089 	beq.w	800c42c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	330c      	adds	r3, #12
 800c320:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c324:	e853 3f00 	ldrex	r3, [r3]
 800c328:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c32c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c330:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	330c      	adds	r3, #12
 800c33a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800c33e:	647a      	str	r2, [r7, #68]	@ 0x44
 800c340:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c342:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c344:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c346:	e841 2300 	strex	r3, r2, [r1]
 800c34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c34c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d1e3      	bne.n	800c31a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	3314      	adds	r3, #20
 800c358:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c35c:	e853 3f00 	ldrex	r3, [r3]
 800c360:	623b      	str	r3, [r7, #32]
   return(result);
 800c362:	6a3b      	ldr	r3, [r7, #32]
 800c364:	f023 0301 	bic.w	r3, r3, #1
 800c368:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	3314      	adds	r3, #20
 800c372:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c376:	633a      	str	r2, [r7, #48]	@ 0x30
 800c378:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c37a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c37c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c37e:	e841 2300 	strex	r3, r2, [r1]
 800c382:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c386:	2b00      	cmp	r3, #0
 800c388:	d1e3      	bne.n	800c352 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2220      	movs	r2, #32
 800c38e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2200      	movs	r2, #0
 800c396:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	330c      	adds	r3, #12
 800c39e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	e853 3f00 	ldrex	r3, [r3]
 800c3a6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	f023 0310 	bic.w	r3, r3, #16
 800c3ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	681b      	ldr	r3, [r3, #0]
 800c3b6:	330c      	adds	r3, #12
 800c3b8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800c3bc:	61fa      	str	r2, [r7, #28]
 800c3be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c0:	69b9      	ldr	r1, [r7, #24]
 800c3c2:	69fa      	ldr	r2, [r7, #28]
 800c3c4:	e841 2300 	strex	r3, r2, [r1]
 800c3c8:	617b      	str	r3, [r7, #20]
   return(result);
 800c3ca:	697b      	ldr	r3, [r7, #20]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d1e3      	bne.n	800c398 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2202      	movs	r2, #2
 800c3d4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c3d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c3da:	4619      	mov	r1, r3
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f000 f833 	bl	800c448 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c3e2:	e023      	b.n	800c42c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c3e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c3e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d009      	beq.n	800c404 <HAL_UART_IRQHandler+0x4f4>
 800c3f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c3f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d003      	beq.n	800c404 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f000 f8a6 	bl	800c54e <UART_Transmit_IT>
    return;
 800c402:	e014      	b.n	800c42e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c404:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d00e      	beq.n	800c42e <HAL_UART_IRQHandler+0x51e>
 800c410:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d008      	beq.n	800c42e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800c41c:	6878      	ldr	r0, [r7, #4]
 800c41e:	f000 f8e6 	bl	800c5ee <UART_EndTransmit_IT>
    return;
 800c422:	e004      	b.n	800c42e <HAL_UART_IRQHandler+0x51e>
    return;
 800c424:	bf00      	nop
 800c426:	e002      	b.n	800c42e <HAL_UART_IRQHandler+0x51e>
      return;
 800c428:	bf00      	nop
 800c42a:	e000      	b.n	800c42e <HAL_UART_IRQHandler+0x51e>
      return;
 800c42c:	bf00      	nop
  }
}
 800c42e:	37e8      	adds	r7, #232	@ 0xe8
 800c430:	46bd      	mov	sp, r7
 800c432:	bd80      	pop	{r7, pc}

0800c434 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800c434:	b480      	push	{r7}
 800c436:	b083      	sub	sp, #12
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800c43c:	bf00      	nop
 800c43e:	370c      	adds	r7, #12
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr

0800c448 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	460b      	mov	r3, r1
 800c452:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c454:	bf00      	nop
 800c456:	370c      	adds	r7, #12
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	4770      	bx	lr

0800c460 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c460:	b480      	push	{r7}
 800c462:	b095      	sub	sp, #84	@ 0x54
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	330c      	adds	r3, #12
 800c46e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c472:	e853 3f00 	ldrex	r3, [r3]
 800c476:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c47a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c47e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	330c      	adds	r3, #12
 800c486:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c488:	643a      	str	r2, [r7, #64]	@ 0x40
 800c48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c48c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c48e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c490:	e841 2300 	strex	r3, r2, [r1]
 800c494:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d1e5      	bne.n	800c468 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	3314      	adds	r3, #20
 800c4a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4a4:	6a3b      	ldr	r3, [r7, #32]
 800c4a6:	e853 3f00 	ldrex	r3, [r3]
 800c4aa:	61fb      	str	r3, [r7, #28]
   return(result);
 800c4ac:	69fb      	ldr	r3, [r7, #28]
 800c4ae:	f023 0301 	bic.w	r3, r3, #1
 800c4b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	3314      	adds	r3, #20
 800c4ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4bc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c4be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c4c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4c4:	e841 2300 	strex	r3, r2, [r1]
 800c4c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	d1e5      	bne.n	800c49c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4d4:	2b01      	cmp	r3, #1
 800c4d6:	d119      	bne.n	800c50c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	330c      	adds	r3, #12
 800c4de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	e853 3f00 	ldrex	r3, [r3]
 800c4e6:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	f023 0310 	bic.w	r3, r3, #16
 800c4ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	330c      	adds	r3, #12
 800c4f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c4f8:	61ba      	str	r2, [r7, #24]
 800c4fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4fc:	6979      	ldr	r1, [r7, #20]
 800c4fe:	69ba      	ldr	r2, [r7, #24]
 800c500:	e841 2300 	strex	r3, r2, [r1]
 800c504:	613b      	str	r3, [r7, #16]
   return(result);
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d1e5      	bne.n	800c4d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	2220      	movs	r2, #32
 800c510:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	2200      	movs	r2, #0
 800c518:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800c51a:	bf00      	nop
 800c51c:	3754      	adds	r7, #84	@ 0x54
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr

0800c526 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c526:	b580      	push	{r7, lr}
 800c528:	b084      	sub	sp, #16
 800c52a:	af00      	add	r7, sp, #0
 800c52c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c532:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	2200      	movs	r2, #0
 800c538:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	2200      	movs	r2, #0
 800c53e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f7fc fa99 	bl	8008a78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c546:	bf00      	nop
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}

0800c54e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c54e:	b480      	push	{r7}
 800c550:	b085      	sub	sp, #20
 800c552:	af00      	add	r7, sp, #0
 800c554:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c55c:	b2db      	uxtb	r3, r3
 800c55e:	2b21      	cmp	r3, #33	@ 0x21
 800c560:	d13e      	bne.n	800c5e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	689b      	ldr	r3, [r3, #8]
 800c566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c56a:	d114      	bne.n	800c596 <UART_Transmit_IT+0x48>
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	691b      	ldr	r3, [r3, #16]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d110      	bne.n	800c596 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	6a1b      	ldr	r3, [r3, #32]
 800c578:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	881b      	ldrh	r3, [r3, #0]
 800c57e:	461a      	mov	r2, r3
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c588:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	6a1b      	ldr	r3, [r3, #32]
 800c58e:	1c9a      	adds	r2, r3, #2
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	621a      	str	r2, [r3, #32]
 800c594:	e008      	b.n	800c5a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	6a1b      	ldr	r3, [r3, #32]
 800c59a:	1c59      	adds	r1, r3, #1
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	6211      	str	r1, [r2, #32]
 800c5a0:	781a      	ldrb	r2, [r3, #0]
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800c5ac:	b29b      	uxth	r3, r3
 800c5ae:	3b01      	subs	r3, #1
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	687a      	ldr	r2, [r7, #4]
 800c5b4:	4619      	mov	r1, r3
 800c5b6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d10f      	bne.n	800c5dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	68da      	ldr	r2, [r3, #12]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c5ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	68da      	ldr	r2, [r3, #12]
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c5da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c5dc:	2300      	movs	r3, #0
 800c5de:	e000      	b.n	800c5e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c5e0:	2302      	movs	r3, #2
  }
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3714      	adds	r7, #20
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ec:	4770      	bx	lr

0800c5ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c5ee:	b580      	push	{r7, lr}
 800c5f0:	b082      	sub	sp, #8
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	68da      	ldr	r2, [r3, #12]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c604:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	2220      	movs	r2, #32
 800c60a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f7fc fa1c 	bl	8008a4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c614:	2300      	movs	r3, #0
}
 800c616:	4618      	mov	r0, r3
 800c618:	3708      	adds	r7, #8
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd80      	pop	{r7, pc}

0800c61e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c61e:	b580      	push	{r7, lr}
 800c620:	b08c      	sub	sp, #48	@ 0x30
 800c622:	af00      	add	r7, sp, #0
 800c624:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c62c:	b2db      	uxtb	r3, r3
 800c62e:	2b22      	cmp	r3, #34	@ 0x22
 800c630:	f040 80ae 	bne.w	800c790 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	689b      	ldr	r3, [r3, #8]
 800c638:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c63c:	d117      	bne.n	800c66e <UART_Receive_IT+0x50>
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	691b      	ldr	r3, [r3, #16]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d113      	bne.n	800c66e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c646:	2300      	movs	r3, #0
 800c648:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c64e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	b29b      	uxth	r3, r3
 800c658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c65c:	b29a      	uxth	r2, r3
 800c65e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c660:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c666:	1c9a      	adds	r2, r3, #2
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	629a      	str	r2, [r3, #40]	@ 0x28
 800c66c:	e026      	b.n	800c6bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c672:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800c674:	2300      	movs	r3, #0
 800c676:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	689b      	ldr	r3, [r3, #8]
 800c67c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c680:	d007      	beq.n	800c692 <UART_Receive_IT+0x74>
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d10a      	bne.n	800c6a0 <UART_Receive_IT+0x82>
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	691b      	ldr	r3, [r3, #16]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d106      	bne.n	800c6a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	685b      	ldr	r3, [r3, #4]
 800c698:	b2da      	uxtb	r2, r3
 800c69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c69c:	701a      	strb	r2, [r3, #0]
 800c69e:	e008      	b.n	800c6b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	685b      	ldr	r3, [r3, #4]
 800c6a6:	b2db      	uxtb	r3, r3
 800c6a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c6ac:	b2da      	uxtb	r2, r3
 800c6ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6b6:	1c5a      	adds	r2, r3, #1
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800c6c0:	b29b      	uxth	r3, r3
 800c6c2:	3b01      	subs	r3, #1
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	687a      	ldr	r2, [r7, #4]
 800c6c8:	4619      	mov	r1, r3
 800c6ca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d15d      	bne.n	800c78c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68da      	ldr	r2, [r3, #12]
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f022 0220 	bic.w	r2, r2, #32
 800c6de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	68da      	ldr	r2, [r3, #12]
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800c6ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	695a      	ldr	r2, [r3, #20]
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f022 0201 	bic.w	r2, r2, #1
 800c6fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2220      	movs	r2, #32
 800c704:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	2200      	movs	r2, #0
 800c70c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c712:	2b01      	cmp	r3, #1
 800c714:	d135      	bne.n	800c782 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	330c      	adds	r3, #12
 800c722:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	e853 3f00 	ldrex	r3, [r3]
 800c72a:	613b      	str	r3, [r7, #16]
   return(result);
 800c72c:	693b      	ldr	r3, [r7, #16]
 800c72e:	f023 0310 	bic.w	r3, r3, #16
 800c732:	627b      	str	r3, [r7, #36]	@ 0x24
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	330c      	adds	r3, #12
 800c73a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c73c:	623a      	str	r2, [r7, #32]
 800c73e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c740:	69f9      	ldr	r1, [r7, #28]
 800c742:	6a3a      	ldr	r2, [r7, #32]
 800c744:	e841 2300 	strex	r3, r2, [r1]
 800c748:	61bb      	str	r3, [r7, #24]
   return(result);
 800c74a:	69bb      	ldr	r3, [r7, #24]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d1e5      	bne.n	800c71c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0310 	and.w	r3, r3, #16
 800c75a:	2b10      	cmp	r3, #16
 800c75c:	d10a      	bne.n	800c774 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c75e:	2300      	movs	r3, #0
 800c760:	60fb      	str	r3, [r7, #12]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	60fb      	str	r3, [r7, #12]
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	685b      	ldr	r3, [r3, #4]
 800c770:	60fb      	str	r3, [r7, #12]
 800c772:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800c778:	4619      	mov	r1, r3
 800c77a:	6878      	ldr	r0, [r7, #4]
 800c77c:	f7ff fe64 	bl	800c448 <HAL_UARTEx_RxEventCallback>
 800c780:	e002      	b.n	800c788 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f7ff fe56 	bl	800c434 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800c788:	2300      	movs	r3, #0
 800c78a:	e002      	b.n	800c792 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800c78c:	2300      	movs	r3, #0
 800c78e:	e000      	b.n	800c792 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800c790:	2302      	movs	r3, #2
  }
}
 800c792:	4618      	mov	r0, r3
 800c794:	3730      	adds	r7, #48	@ 0x30
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
	...

0800c79c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c79c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c7a0:	b0c0      	sub	sp, #256	@ 0x100
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c7a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	691b      	ldr	r3, [r3, #16]
 800c7b0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800c7b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7b8:	68d9      	ldr	r1, [r3, #12]
 800c7ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	ea40 0301 	orr.w	r3, r0, r1
 800c7c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c7c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7ca:	689a      	ldr	r2, [r3, #8]
 800c7cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7d0:	691b      	ldr	r3, [r3, #16]
 800c7d2:	431a      	orrs	r2, r3
 800c7d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7d8:	695b      	ldr	r3, [r3, #20]
 800c7da:	431a      	orrs	r2, r3
 800c7dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7e0:	69db      	ldr	r3, [r3, #28]
 800c7e2:	4313      	orrs	r3, r2
 800c7e4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800c7e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	68db      	ldr	r3, [r3, #12]
 800c7f0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800c7f4:	f021 010c 	bic.w	r1, r1, #12
 800c7f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c7fc:	681a      	ldr	r2, [r3, #0]
 800c7fe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800c802:	430b      	orrs	r3, r1
 800c804:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	695b      	ldr	r3, [r3, #20]
 800c80e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800c812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c816:	6999      	ldr	r1, [r3, #24]
 800c818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c81c:	681a      	ldr	r2, [r3, #0]
 800c81e:	ea40 0301 	orr.w	r3, r0, r1
 800c822:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c828:	681a      	ldr	r2, [r3, #0]
 800c82a:	4b8f      	ldr	r3, [pc, #572]	@ (800ca68 <UART_SetConfig+0x2cc>)
 800c82c:	429a      	cmp	r2, r3
 800c82e:	d005      	beq.n	800c83c <UART_SetConfig+0xa0>
 800c830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c834:	681a      	ldr	r2, [r3, #0]
 800c836:	4b8d      	ldr	r3, [pc, #564]	@ (800ca6c <UART_SetConfig+0x2d0>)
 800c838:	429a      	cmp	r2, r3
 800c83a:	d104      	bne.n	800c846 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c83c:	f7fe fb94 	bl	800af68 <HAL_RCC_GetPCLK2Freq>
 800c840:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800c844:	e003      	b.n	800c84e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c846:	f7fe fb7b 	bl	800af40 <HAL_RCC_GetPCLK1Freq>
 800c84a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c84e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c852:	69db      	ldr	r3, [r3, #28]
 800c854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c858:	f040 810c 	bne.w	800ca74 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c85c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c860:	2200      	movs	r2, #0
 800c862:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800c866:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800c86a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800c86e:	4622      	mov	r2, r4
 800c870:	462b      	mov	r3, r5
 800c872:	1891      	adds	r1, r2, r2
 800c874:	65b9      	str	r1, [r7, #88]	@ 0x58
 800c876:	415b      	adcs	r3, r3
 800c878:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c87a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800c87e:	4621      	mov	r1, r4
 800c880:	eb12 0801 	adds.w	r8, r2, r1
 800c884:	4629      	mov	r1, r5
 800c886:	eb43 0901 	adc.w	r9, r3, r1
 800c88a:	f04f 0200 	mov.w	r2, #0
 800c88e:	f04f 0300 	mov.w	r3, #0
 800c892:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800c896:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800c89a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800c89e:	4690      	mov	r8, r2
 800c8a0:	4699      	mov	r9, r3
 800c8a2:	4623      	mov	r3, r4
 800c8a4:	eb18 0303 	adds.w	r3, r8, r3
 800c8a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800c8ac:	462b      	mov	r3, r5
 800c8ae:	eb49 0303 	adc.w	r3, r9, r3
 800c8b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800c8b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800c8c2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800c8c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	18db      	adds	r3, r3, r3
 800c8ce:	653b      	str	r3, [r7, #80]	@ 0x50
 800c8d0:	4613      	mov	r3, r2
 800c8d2:	eb42 0303 	adc.w	r3, r2, r3
 800c8d6:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8d8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c8dc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800c8e0:	f7f3 fcce 	bl	8000280 <__aeabi_uldivmod>
 800c8e4:	4602      	mov	r2, r0
 800c8e6:	460b      	mov	r3, r1
 800c8e8:	4b61      	ldr	r3, [pc, #388]	@ (800ca70 <UART_SetConfig+0x2d4>)
 800c8ea:	fba3 2302 	umull	r2, r3, r3, r2
 800c8ee:	095b      	lsrs	r3, r3, #5
 800c8f0:	011c      	lsls	r4, r3, #4
 800c8f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c8fc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800c900:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800c904:	4642      	mov	r2, r8
 800c906:	464b      	mov	r3, r9
 800c908:	1891      	adds	r1, r2, r2
 800c90a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800c90c:	415b      	adcs	r3, r3
 800c90e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c910:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c914:	4641      	mov	r1, r8
 800c916:	eb12 0a01 	adds.w	sl, r2, r1
 800c91a:	4649      	mov	r1, r9
 800c91c:	eb43 0b01 	adc.w	fp, r3, r1
 800c920:	f04f 0200 	mov.w	r2, #0
 800c924:	f04f 0300 	mov.w	r3, #0
 800c928:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c92c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800c930:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800c934:	4692      	mov	sl, r2
 800c936:	469b      	mov	fp, r3
 800c938:	4643      	mov	r3, r8
 800c93a:	eb1a 0303 	adds.w	r3, sl, r3
 800c93e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c942:	464b      	mov	r3, r9
 800c944:	eb4b 0303 	adc.w	r3, fp, r3
 800c948:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800c94c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800c950:	685b      	ldr	r3, [r3, #4]
 800c952:	2200      	movs	r2, #0
 800c954:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c958:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800c95c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c960:	460b      	mov	r3, r1
 800c962:	18db      	adds	r3, r3, r3
 800c964:	643b      	str	r3, [r7, #64]	@ 0x40
 800c966:	4613      	mov	r3, r2
 800c968:	eb42 0303 	adc.w	r3, r2, r3
 800c96c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c96e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c972:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800c976:	f7f3 fc83 	bl	8000280 <__aeabi_uldivmod>
 800c97a:	4602      	mov	r2, r0
 800c97c:	460b      	mov	r3, r1
 800c97e:	4611      	mov	r1, r2
 800c980:	4b3b      	ldr	r3, [pc, #236]	@ (800ca70 <UART_SetConfig+0x2d4>)
 800c982:	fba3 2301 	umull	r2, r3, r3, r1
 800c986:	095b      	lsrs	r3, r3, #5
 800c988:	2264      	movs	r2, #100	@ 0x64
 800c98a:	fb02 f303 	mul.w	r3, r2, r3
 800c98e:	1acb      	subs	r3, r1, r3
 800c990:	00db      	lsls	r3, r3, #3
 800c992:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800c996:	4b36      	ldr	r3, [pc, #216]	@ (800ca70 <UART_SetConfig+0x2d4>)
 800c998:	fba3 2302 	umull	r2, r3, r3, r2
 800c99c:	095b      	lsrs	r3, r3, #5
 800c99e:	005b      	lsls	r3, r3, #1
 800c9a0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800c9a4:	441c      	add	r4, r3
 800c9a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c9b0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800c9b4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800c9b8:	4642      	mov	r2, r8
 800c9ba:	464b      	mov	r3, r9
 800c9bc:	1891      	adds	r1, r2, r2
 800c9be:	63b9      	str	r1, [r7, #56]	@ 0x38
 800c9c0:	415b      	adcs	r3, r3
 800c9c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c9c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800c9c8:	4641      	mov	r1, r8
 800c9ca:	1851      	adds	r1, r2, r1
 800c9cc:	6339      	str	r1, [r7, #48]	@ 0x30
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	414b      	adcs	r3, r1
 800c9d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9d4:	f04f 0200 	mov.w	r2, #0
 800c9d8:	f04f 0300 	mov.w	r3, #0
 800c9dc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800c9e0:	4659      	mov	r1, fp
 800c9e2:	00cb      	lsls	r3, r1, #3
 800c9e4:	4651      	mov	r1, sl
 800c9e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c9ea:	4651      	mov	r1, sl
 800c9ec:	00ca      	lsls	r2, r1, #3
 800c9ee:	4610      	mov	r0, r2
 800c9f0:	4619      	mov	r1, r3
 800c9f2:	4603      	mov	r3, r0
 800c9f4:	4642      	mov	r2, r8
 800c9f6:	189b      	adds	r3, r3, r2
 800c9f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c9fc:	464b      	mov	r3, r9
 800c9fe:	460a      	mov	r2, r1
 800ca00:	eb42 0303 	adc.w	r3, r2, r3
 800ca04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ca08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca0c:	685b      	ldr	r3, [r3, #4]
 800ca0e:	2200      	movs	r2, #0
 800ca10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ca14:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800ca18:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	18db      	adds	r3, r3, r3
 800ca20:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ca22:	4613      	mov	r3, r2
 800ca24:	eb42 0303 	adc.w	r3, r2, r3
 800ca28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ca2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800ca2e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800ca32:	f7f3 fc25 	bl	8000280 <__aeabi_uldivmod>
 800ca36:	4602      	mov	r2, r0
 800ca38:	460b      	mov	r3, r1
 800ca3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ca70 <UART_SetConfig+0x2d4>)
 800ca3c:	fba3 1302 	umull	r1, r3, r3, r2
 800ca40:	095b      	lsrs	r3, r3, #5
 800ca42:	2164      	movs	r1, #100	@ 0x64
 800ca44:	fb01 f303 	mul.w	r3, r1, r3
 800ca48:	1ad3      	subs	r3, r2, r3
 800ca4a:	00db      	lsls	r3, r3, #3
 800ca4c:	3332      	adds	r3, #50	@ 0x32
 800ca4e:	4a08      	ldr	r2, [pc, #32]	@ (800ca70 <UART_SetConfig+0x2d4>)
 800ca50:	fba2 2303 	umull	r2, r3, r2, r3
 800ca54:	095b      	lsrs	r3, r3, #5
 800ca56:	f003 0207 	and.w	r2, r3, #7
 800ca5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	4422      	add	r2, r4
 800ca62:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800ca64:	e106      	b.n	800cc74 <UART_SetConfig+0x4d8>
 800ca66:	bf00      	nop
 800ca68:	40011000 	.word	0x40011000
 800ca6c:	40011400 	.word	0x40011400
 800ca70:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ca74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ca78:	2200      	movs	r2, #0
 800ca7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ca7e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800ca82:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800ca86:	4642      	mov	r2, r8
 800ca88:	464b      	mov	r3, r9
 800ca8a:	1891      	adds	r1, r2, r2
 800ca8c:	6239      	str	r1, [r7, #32]
 800ca8e:	415b      	adcs	r3, r3
 800ca90:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ca96:	4641      	mov	r1, r8
 800ca98:	1854      	adds	r4, r2, r1
 800ca9a:	4649      	mov	r1, r9
 800ca9c:	eb43 0501 	adc.w	r5, r3, r1
 800caa0:	f04f 0200 	mov.w	r2, #0
 800caa4:	f04f 0300 	mov.w	r3, #0
 800caa8:	00eb      	lsls	r3, r5, #3
 800caaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800caae:	00e2      	lsls	r2, r4, #3
 800cab0:	4614      	mov	r4, r2
 800cab2:	461d      	mov	r5, r3
 800cab4:	4643      	mov	r3, r8
 800cab6:	18e3      	adds	r3, r4, r3
 800cab8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cabc:	464b      	mov	r3, r9
 800cabe:	eb45 0303 	adc.w	r3, r5, r3
 800cac2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800cac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	2200      	movs	r2, #0
 800cace:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cad2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800cad6:	f04f 0200 	mov.w	r2, #0
 800cada:	f04f 0300 	mov.w	r3, #0
 800cade:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800cae2:	4629      	mov	r1, r5
 800cae4:	008b      	lsls	r3, r1, #2
 800cae6:	4621      	mov	r1, r4
 800cae8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800caec:	4621      	mov	r1, r4
 800caee:	008a      	lsls	r2, r1, #2
 800caf0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800caf4:	f7f3 fbc4 	bl	8000280 <__aeabi_uldivmod>
 800caf8:	4602      	mov	r2, r0
 800cafa:	460b      	mov	r3, r1
 800cafc:	4b60      	ldr	r3, [pc, #384]	@ (800cc80 <UART_SetConfig+0x4e4>)
 800cafe:	fba3 2302 	umull	r2, r3, r3, r2
 800cb02:	095b      	lsrs	r3, r3, #5
 800cb04:	011c      	lsls	r4, r3, #4
 800cb06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800cb10:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800cb14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800cb18:	4642      	mov	r2, r8
 800cb1a:	464b      	mov	r3, r9
 800cb1c:	1891      	adds	r1, r2, r2
 800cb1e:	61b9      	str	r1, [r7, #24]
 800cb20:	415b      	adcs	r3, r3
 800cb22:	61fb      	str	r3, [r7, #28]
 800cb24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cb28:	4641      	mov	r1, r8
 800cb2a:	1851      	adds	r1, r2, r1
 800cb2c:	6139      	str	r1, [r7, #16]
 800cb2e:	4649      	mov	r1, r9
 800cb30:	414b      	adcs	r3, r1
 800cb32:	617b      	str	r3, [r7, #20]
 800cb34:	f04f 0200 	mov.w	r2, #0
 800cb38:	f04f 0300 	mov.w	r3, #0
 800cb3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800cb40:	4659      	mov	r1, fp
 800cb42:	00cb      	lsls	r3, r1, #3
 800cb44:	4651      	mov	r1, sl
 800cb46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cb4a:	4651      	mov	r1, sl
 800cb4c:	00ca      	lsls	r2, r1, #3
 800cb4e:	4610      	mov	r0, r2
 800cb50:	4619      	mov	r1, r3
 800cb52:	4603      	mov	r3, r0
 800cb54:	4642      	mov	r2, r8
 800cb56:	189b      	adds	r3, r3, r2
 800cb58:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cb5c:	464b      	mov	r3, r9
 800cb5e:	460a      	mov	r2, r1
 800cb60:	eb42 0303 	adc.w	r3, r2, r3
 800cb64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cb68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cb72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800cb74:	f04f 0200 	mov.w	r2, #0
 800cb78:	f04f 0300 	mov.w	r3, #0
 800cb7c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800cb80:	4649      	mov	r1, r9
 800cb82:	008b      	lsls	r3, r1, #2
 800cb84:	4641      	mov	r1, r8
 800cb86:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cb8a:	4641      	mov	r1, r8
 800cb8c:	008a      	lsls	r2, r1, #2
 800cb8e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800cb92:	f7f3 fb75 	bl	8000280 <__aeabi_uldivmod>
 800cb96:	4602      	mov	r2, r0
 800cb98:	460b      	mov	r3, r1
 800cb9a:	4611      	mov	r1, r2
 800cb9c:	4b38      	ldr	r3, [pc, #224]	@ (800cc80 <UART_SetConfig+0x4e4>)
 800cb9e:	fba3 2301 	umull	r2, r3, r3, r1
 800cba2:	095b      	lsrs	r3, r3, #5
 800cba4:	2264      	movs	r2, #100	@ 0x64
 800cba6:	fb02 f303 	mul.w	r3, r2, r3
 800cbaa:	1acb      	subs	r3, r1, r3
 800cbac:	011b      	lsls	r3, r3, #4
 800cbae:	3332      	adds	r3, #50	@ 0x32
 800cbb0:	4a33      	ldr	r2, [pc, #204]	@ (800cc80 <UART_SetConfig+0x4e4>)
 800cbb2:	fba2 2303 	umull	r2, r3, r2, r3
 800cbb6:	095b      	lsrs	r3, r3, #5
 800cbb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800cbbc:	441c      	add	r4, r3
 800cbbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	673b      	str	r3, [r7, #112]	@ 0x70
 800cbc6:	677a      	str	r2, [r7, #116]	@ 0x74
 800cbc8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800cbcc:	4642      	mov	r2, r8
 800cbce:	464b      	mov	r3, r9
 800cbd0:	1891      	adds	r1, r2, r2
 800cbd2:	60b9      	str	r1, [r7, #8]
 800cbd4:	415b      	adcs	r3, r3
 800cbd6:	60fb      	str	r3, [r7, #12]
 800cbd8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800cbdc:	4641      	mov	r1, r8
 800cbde:	1851      	adds	r1, r2, r1
 800cbe0:	6039      	str	r1, [r7, #0]
 800cbe2:	4649      	mov	r1, r9
 800cbe4:	414b      	adcs	r3, r1
 800cbe6:	607b      	str	r3, [r7, #4]
 800cbe8:	f04f 0200 	mov.w	r2, #0
 800cbec:	f04f 0300 	mov.w	r3, #0
 800cbf0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cbf4:	4659      	mov	r1, fp
 800cbf6:	00cb      	lsls	r3, r1, #3
 800cbf8:	4651      	mov	r1, sl
 800cbfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800cbfe:	4651      	mov	r1, sl
 800cc00:	00ca      	lsls	r2, r1, #3
 800cc02:	4610      	mov	r0, r2
 800cc04:	4619      	mov	r1, r3
 800cc06:	4603      	mov	r3, r0
 800cc08:	4642      	mov	r2, r8
 800cc0a:	189b      	adds	r3, r3, r2
 800cc0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cc0e:	464b      	mov	r3, r9
 800cc10:	460a      	mov	r2, r1
 800cc12:	eb42 0303 	adc.w	r3, r2, r3
 800cc16:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cc18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	2200      	movs	r2, #0
 800cc20:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc22:	667a      	str	r2, [r7, #100]	@ 0x64
 800cc24:	f04f 0200 	mov.w	r2, #0
 800cc28:	f04f 0300 	mov.w	r3, #0
 800cc2c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800cc30:	4649      	mov	r1, r9
 800cc32:	008b      	lsls	r3, r1, #2
 800cc34:	4641      	mov	r1, r8
 800cc36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cc3a:	4641      	mov	r1, r8
 800cc3c:	008a      	lsls	r2, r1, #2
 800cc3e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800cc42:	f7f3 fb1d 	bl	8000280 <__aeabi_uldivmod>
 800cc46:	4602      	mov	r2, r0
 800cc48:	460b      	mov	r3, r1
 800cc4a:	4b0d      	ldr	r3, [pc, #52]	@ (800cc80 <UART_SetConfig+0x4e4>)
 800cc4c:	fba3 1302 	umull	r1, r3, r3, r2
 800cc50:	095b      	lsrs	r3, r3, #5
 800cc52:	2164      	movs	r1, #100	@ 0x64
 800cc54:	fb01 f303 	mul.w	r3, r1, r3
 800cc58:	1ad3      	subs	r3, r2, r3
 800cc5a:	011b      	lsls	r3, r3, #4
 800cc5c:	3332      	adds	r3, #50	@ 0x32
 800cc5e:	4a08      	ldr	r2, [pc, #32]	@ (800cc80 <UART_SetConfig+0x4e4>)
 800cc60:	fba2 2303 	umull	r2, r3, r2, r3
 800cc64:	095b      	lsrs	r3, r3, #5
 800cc66:	f003 020f 	and.w	r2, r3, #15
 800cc6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	4422      	add	r2, r4
 800cc72:	609a      	str	r2, [r3, #8]
}
 800cc74:	bf00      	nop
 800cc76:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cc80:	51eb851f 	.word	0x51eb851f

0800cc84 <calloc>:
 800cc84:	4b02      	ldr	r3, [pc, #8]	@ (800cc90 <calloc+0xc>)
 800cc86:	460a      	mov	r2, r1
 800cc88:	4601      	mov	r1, r0
 800cc8a:	6818      	ldr	r0, [r3, #0]
 800cc8c:	f000 b802 	b.w	800cc94 <_calloc_r>
 800cc90:	200003e0 	.word	0x200003e0

0800cc94 <_calloc_r>:
 800cc94:	b570      	push	{r4, r5, r6, lr}
 800cc96:	fba1 5402 	umull	r5, r4, r1, r2
 800cc9a:	b93c      	cbnz	r4, 800ccac <_calloc_r+0x18>
 800cc9c:	4629      	mov	r1, r5
 800cc9e:	f000 f837 	bl	800cd10 <_malloc_r>
 800cca2:	4606      	mov	r6, r0
 800cca4:	b928      	cbnz	r0, 800ccb2 <_calloc_r+0x1e>
 800cca6:	2600      	movs	r6, #0
 800cca8:	4630      	mov	r0, r6
 800ccaa:	bd70      	pop	{r4, r5, r6, pc}
 800ccac:	220c      	movs	r2, #12
 800ccae:	6002      	str	r2, [r0, #0]
 800ccb0:	e7f9      	b.n	800cca6 <_calloc_r+0x12>
 800ccb2:	462a      	mov	r2, r5
 800ccb4:	4621      	mov	r1, r4
 800ccb6:	f000 fb9b 	bl	800d3f0 <memset>
 800ccba:	e7f5      	b.n	800cca8 <_calloc_r+0x14>

0800ccbc <free>:
 800ccbc:	4b02      	ldr	r3, [pc, #8]	@ (800ccc8 <free+0xc>)
 800ccbe:	4601      	mov	r1, r0
 800ccc0:	6818      	ldr	r0, [r3, #0]
 800ccc2:	f000 bc2f 	b.w	800d524 <_free_r>
 800ccc6:	bf00      	nop
 800ccc8:	200003e0 	.word	0x200003e0

0800cccc <sbrk_aligned>:
 800cccc:	b570      	push	{r4, r5, r6, lr}
 800ccce:	4e0f      	ldr	r6, [pc, #60]	@ (800cd0c <sbrk_aligned+0x40>)
 800ccd0:	460c      	mov	r4, r1
 800ccd2:	6831      	ldr	r1, [r6, #0]
 800ccd4:	4605      	mov	r5, r0
 800ccd6:	b911      	cbnz	r1, 800ccde <sbrk_aligned+0x12>
 800ccd8:	f000 fbc6 	bl	800d468 <_sbrk_r>
 800ccdc:	6030      	str	r0, [r6, #0]
 800ccde:	4621      	mov	r1, r4
 800cce0:	4628      	mov	r0, r5
 800cce2:	f000 fbc1 	bl	800d468 <_sbrk_r>
 800cce6:	1c43      	adds	r3, r0, #1
 800cce8:	d103      	bne.n	800ccf2 <sbrk_aligned+0x26>
 800ccea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ccee:	4620      	mov	r0, r4
 800ccf0:	bd70      	pop	{r4, r5, r6, pc}
 800ccf2:	1cc4      	adds	r4, r0, #3
 800ccf4:	f024 0403 	bic.w	r4, r4, #3
 800ccf8:	42a0      	cmp	r0, r4
 800ccfa:	d0f8      	beq.n	800ccee <sbrk_aligned+0x22>
 800ccfc:	1a21      	subs	r1, r4, r0
 800ccfe:	4628      	mov	r0, r5
 800cd00:	f000 fbb2 	bl	800d468 <_sbrk_r>
 800cd04:	3001      	adds	r0, #1
 800cd06:	d1f2      	bne.n	800ccee <sbrk_aligned+0x22>
 800cd08:	e7ef      	b.n	800ccea <sbrk_aligned+0x1e>
 800cd0a:	bf00      	nop
 800cd0c:	2000062c 	.word	0x2000062c

0800cd10 <_malloc_r>:
 800cd10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd14:	1ccd      	adds	r5, r1, #3
 800cd16:	f025 0503 	bic.w	r5, r5, #3
 800cd1a:	3508      	adds	r5, #8
 800cd1c:	2d0c      	cmp	r5, #12
 800cd1e:	bf38      	it	cc
 800cd20:	250c      	movcc	r5, #12
 800cd22:	2d00      	cmp	r5, #0
 800cd24:	4606      	mov	r6, r0
 800cd26:	db01      	blt.n	800cd2c <_malloc_r+0x1c>
 800cd28:	42a9      	cmp	r1, r5
 800cd2a:	d904      	bls.n	800cd36 <_malloc_r+0x26>
 800cd2c:	230c      	movs	r3, #12
 800cd2e:	6033      	str	r3, [r6, #0]
 800cd30:	2000      	movs	r0, #0
 800cd32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce0c <_malloc_r+0xfc>
 800cd3a:	f000 f869 	bl	800ce10 <__malloc_lock>
 800cd3e:	f8d8 3000 	ldr.w	r3, [r8]
 800cd42:	461c      	mov	r4, r3
 800cd44:	bb44      	cbnz	r4, 800cd98 <_malloc_r+0x88>
 800cd46:	4629      	mov	r1, r5
 800cd48:	4630      	mov	r0, r6
 800cd4a:	f7ff ffbf 	bl	800cccc <sbrk_aligned>
 800cd4e:	1c43      	adds	r3, r0, #1
 800cd50:	4604      	mov	r4, r0
 800cd52:	d158      	bne.n	800ce06 <_malloc_r+0xf6>
 800cd54:	f8d8 4000 	ldr.w	r4, [r8]
 800cd58:	4627      	mov	r7, r4
 800cd5a:	2f00      	cmp	r7, #0
 800cd5c:	d143      	bne.n	800cde6 <_malloc_r+0xd6>
 800cd5e:	2c00      	cmp	r4, #0
 800cd60:	d04b      	beq.n	800cdfa <_malloc_r+0xea>
 800cd62:	6823      	ldr	r3, [r4, #0]
 800cd64:	4639      	mov	r1, r7
 800cd66:	4630      	mov	r0, r6
 800cd68:	eb04 0903 	add.w	r9, r4, r3
 800cd6c:	f000 fb7c 	bl	800d468 <_sbrk_r>
 800cd70:	4581      	cmp	r9, r0
 800cd72:	d142      	bne.n	800cdfa <_malloc_r+0xea>
 800cd74:	6821      	ldr	r1, [r4, #0]
 800cd76:	1a6d      	subs	r5, r5, r1
 800cd78:	4629      	mov	r1, r5
 800cd7a:	4630      	mov	r0, r6
 800cd7c:	f7ff ffa6 	bl	800cccc <sbrk_aligned>
 800cd80:	3001      	adds	r0, #1
 800cd82:	d03a      	beq.n	800cdfa <_malloc_r+0xea>
 800cd84:	6823      	ldr	r3, [r4, #0]
 800cd86:	442b      	add	r3, r5
 800cd88:	6023      	str	r3, [r4, #0]
 800cd8a:	f8d8 3000 	ldr.w	r3, [r8]
 800cd8e:	685a      	ldr	r2, [r3, #4]
 800cd90:	bb62      	cbnz	r2, 800cdec <_malloc_r+0xdc>
 800cd92:	f8c8 7000 	str.w	r7, [r8]
 800cd96:	e00f      	b.n	800cdb8 <_malloc_r+0xa8>
 800cd98:	6822      	ldr	r2, [r4, #0]
 800cd9a:	1b52      	subs	r2, r2, r5
 800cd9c:	d420      	bmi.n	800cde0 <_malloc_r+0xd0>
 800cd9e:	2a0b      	cmp	r2, #11
 800cda0:	d917      	bls.n	800cdd2 <_malloc_r+0xc2>
 800cda2:	1961      	adds	r1, r4, r5
 800cda4:	42a3      	cmp	r3, r4
 800cda6:	6025      	str	r5, [r4, #0]
 800cda8:	bf18      	it	ne
 800cdaa:	6059      	strne	r1, [r3, #4]
 800cdac:	6863      	ldr	r3, [r4, #4]
 800cdae:	bf08      	it	eq
 800cdb0:	f8c8 1000 	streq.w	r1, [r8]
 800cdb4:	5162      	str	r2, [r4, r5]
 800cdb6:	604b      	str	r3, [r1, #4]
 800cdb8:	4630      	mov	r0, r6
 800cdba:	f000 f82f 	bl	800ce1c <__malloc_unlock>
 800cdbe:	f104 000b 	add.w	r0, r4, #11
 800cdc2:	1d23      	adds	r3, r4, #4
 800cdc4:	f020 0007 	bic.w	r0, r0, #7
 800cdc8:	1ac2      	subs	r2, r0, r3
 800cdca:	bf1c      	itt	ne
 800cdcc:	1a1b      	subne	r3, r3, r0
 800cdce:	50a3      	strne	r3, [r4, r2]
 800cdd0:	e7af      	b.n	800cd32 <_malloc_r+0x22>
 800cdd2:	6862      	ldr	r2, [r4, #4]
 800cdd4:	42a3      	cmp	r3, r4
 800cdd6:	bf0c      	ite	eq
 800cdd8:	f8c8 2000 	streq.w	r2, [r8]
 800cddc:	605a      	strne	r2, [r3, #4]
 800cdde:	e7eb      	b.n	800cdb8 <_malloc_r+0xa8>
 800cde0:	4623      	mov	r3, r4
 800cde2:	6864      	ldr	r4, [r4, #4]
 800cde4:	e7ae      	b.n	800cd44 <_malloc_r+0x34>
 800cde6:	463c      	mov	r4, r7
 800cde8:	687f      	ldr	r7, [r7, #4]
 800cdea:	e7b6      	b.n	800cd5a <_malloc_r+0x4a>
 800cdec:	461a      	mov	r2, r3
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	42a3      	cmp	r3, r4
 800cdf2:	d1fb      	bne.n	800cdec <_malloc_r+0xdc>
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	6053      	str	r3, [r2, #4]
 800cdf8:	e7de      	b.n	800cdb8 <_malloc_r+0xa8>
 800cdfa:	230c      	movs	r3, #12
 800cdfc:	6033      	str	r3, [r6, #0]
 800cdfe:	4630      	mov	r0, r6
 800ce00:	f000 f80c 	bl	800ce1c <__malloc_unlock>
 800ce04:	e794      	b.n	800cd30 <_malloc_r+0x20>
 800ce06:	6005      	str	r5, [r0, #0]
 800ce08:	e7d6      	b.n	800cdb8 <_malloc_r+0xa8>
 800ce0a:	bf00      	nop
 800ce0c:	20000630 	.word	0x20000630

0800ce10 <__malloc_lock>:
 800ce10:	4801      	ldr	r0, [pc, #4]	@ (800ce18 <__malloc_lock+0x8>)
 800ce12:	f000 bb76 	b.w	800d502 <__retarget_lock_acquire_recursive>
 800ce16:	bf00      	nop
 800ce18:	20000774 	.word	0x20000774

0800ce1c <__malloc_unlock>:
 800ce1c:	4801      	ldr	r0, [pc, #4]	@ (800ce24 <__malloc_unlock+0x8>)
 800ce1e:	f000 bb71 	b.w	800d504 <__retarget_lock_release_recursive>
 800ce22:	bf00      	nop
 800ce24:	20000774 	.word	0x20000774

0800ce28 <__sflush_r>:
 800ce28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce30:	0716      	lsls	r6, r2, #28
 800ce32:	4605      	mov	r5, r0
 800ce34:	460c      	mov	r4, r1
 800ce36:	d454      	bmi.n	800cee2 <__sflush_r+0xba>
 800ce38:	684b      	ldr	r3, [r1, #4]
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	dc02      	bgt.n	800ce44 <__sflush_r+0x1c>
 800ce3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	dd48      	ble.n	800ced6 <__sflush_r+0xae>
 800ce44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce46:	2e00      	cmp	r6, #0
 800ce48:	d045      	beq.n	800ced6 <__sflush_r+0xae>
 800ce4a:	2300      	movs	r3, #0
 800ce4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ce50:	682f      	ldr	r7, [r5, #0]
 800ce52:	6a21      	ldr	r1, [r4, #32]
 800ce54:	602b      	str	r3, [r5, #0]
 800ce56:	d030      	beq.n	800ceba <__sflush_r+0x92>
 800ce58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ce5a:	89a3      	ldrh	r3, [r4, #12]
 800ce5c:	0759      	lsls	r1, r3, #29
 800ce5e:	d505      	bpl.n	800ce6c <__sflush_r+0x44>
 800ce60:	6863      	ldr	r3, [r4, #4]
 800ce62:	1ad2      	subs	r2, r2, r3
 800ce64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce66:	b10b      	cbz	r3, 800ce6c <__sflush_r+0x44>
 800ce68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce6a:	1ad2      	subs	r2, r2, r3
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce70:	6a21      	ldr	r1, [r4, #32]
 800ce72:	4628      	mov	r0, r5
 800ce74:	47b0      	blx	r6
 800ce76:	1c43      	adds	r3, r0, #1
 800ce78:	89a3      	ldrh	r3, [r4, #12]
 800ce7a:	d106      	bne.n	800ce8a <__sflush_r+0x62>
 800ce7c:	6829      	ldr	r1, [r5, #0]
 800ce7e:	291d      	cmp	r1, #29
 800ce80:	d82b      	bhi.n	800ceda <__sflush_r+0xb2>
 800ce82:	4a2a      	ldr	r2, [pc, #168]	@ (800cf2c <__sflush_r+0x104>)
 800ce84:	410a      	asrs	r2, r1
 800ce86:	07d6      	lsls	r6, r2, #31
 800ce88:	d427      	bmi.n	800ceda <__sflush_r+0xb2>
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	6062      	str	r2, [r4, #4]
 800ce8e:	04d9      	lsls	r1, r3, #19
 800ce90:	6922      	ldr	r2, [r4, #16]
 800ce92:	6022      	str	r2, [r4, #0]
 800ce94:	d504      	bpl.n	800cea0 <__sflush_r+0x78>
 800ce96:	1c42      	adds	r2, r0, #1
 800ce98:	d101      	bne.n	800ce9e <__sflush_r+0x76>
 800ce9a:	682b      	ldr	r3, [r5, #0]
 800ce9c:	b903      	cbnz	r3, 800cea0 <__sflush_r+0x78>
 800ce9e:	6560      	str	r0, [r4, #84]	@ 0x54
 800cea0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cea2:	602f      	str	r7, [r5, #0]
 800cea4:	b1b9      	cbz	r1, 800ced6 <__sflush_r+0xae>
 800cea6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ceaa:	4299      	cmp	r1, r3
 800ceac:	d002      	beq.n	800ceb4 <__sflush_r+0x8c>
 800ceae:	4628      	mov	r0, r5
 800ceb0:	f000 fb38 	bl	800d524 <_free_r>
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	6363      	str	r3, [r4, #52]	@ 0x34
 800ceb8:	e00d      	b.n	800ced6 <__sflush_r+0xae>
 800ceba:	2301      	movs	r3, #1
 800cebc:	4628      	mov	r0, r5
 800cebe:	47b0      	blx	r6
 800cec0:	4602      	mov	r2, r0
 800cec2:	1c50      	adds	r0, r2, #1
 800cec4:	d1c9      	bne.n	800ce5a <__sflush_r+0x32>
 800cec6:	682b      	ldr	r3, [r5, #0]
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d0c6      	beq.n	800ce5a <__sflush_r+0x32>
 800cecc:	2b1d      	cmp	r3, #29
 800cece:	d001      	beq.n	800ced4 <__sflush_r+0xac>
 800ced0:	2b16      	cmp	r3, #22
 800ced2:	d11e      	bne.n	800cf12 <__sflush_r+0xea>
 800ced4:	602f      	str	r7, [r5, #0]
 800ced6:	2000      	movs	r0, #0
 800ced8:	e022      	b.n	800cf20 <__sflush_r+0xf8>
 800ceda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cede:	b21b      	sxth	r3, r3
 800cee0:	e01b      	b.n	800cf1a <__sflush_r+0xf2>
 800cee2:	690f      	ldr	r7, [r1, #16]
 800cee4:	2f00      	cmp	r7, #0
 800cee6:	d0f6      	beq.n	800ced6 <__sflush_r+0xae>
 800cee8:	0793      	lsls	r3, r2, #30
 800ceea:	680e      	ldr	r6, [r1, #0]
 800ceec:	bf08      	it	eq
 800ceee:	694b      	ldreq	r3, [r1, #20]
 800cef0:	600f      	str	r7, [r1, #0]
 800cef2:	bf18      	it	ne
 800cef4:	2300      	movne	r3, #0
 800cef6:	eba6 0807 	sub.w	r8, r6, r7
 800cefa:	608b      	str	r3, [r1, #8]
 800cefc:	f1b8 0f00 	cmp.w	r8, #0
 800cf00:	dde9      	ble.n	800ced6 <__sflush_r+0xae>
 800cf02:	6a21      	ldr	r1, [r4, #32]
 800cf04:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cf06:	4643      	mov	r3, r8
 800cf08:	463a      	mov	r2, r7
 800cf0a:	4628      	mov	r0, r5
 800cf0c:	47b0      	blx	r6
 800cf0e:	2800      	cmp	r0, #0
 800cf10:	dc08      	bgt.n	800cf24 <__sflush_r+0xfc>
 800cf12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf1a:	81a3      	strh	r3, [r4, #12]
 800cf1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf24:	4407      	add	r7, r0
 800cf26:	eba8 0800 	sub.w	r8, r8, r0
 800cf2a:	e7e7      	b.n	800cefc <__sflush_r+0xd4>
 800cf2c:	dfbffffe 	.word	0xdfbffffe

0800cf30 <_fflush_r>:
 800cf30:	b538      	push	{r3, r4, r5, lr}
 800cf32:	690b      	ldr	r3, [r1, #16]
 800cf34:	4605      	mov	r5, r0
 800cf36:	460c      	mov	r4, r1
 800cf38:	b913      	cbnz	r3, 800cf40 <_fflush_r+0x10>
 800cf3a:	2500      	movs	r5, #0
 800cf3c:	4628      	mov	r0, r5
 800cf3e:	bd38      	pop	{r3, r4, r5, pc}
 800cf40:	b118      	cbz	r0, 800cf4a <_fflush_r+0x1a>
 800cf42:	6a03      	ldr	r3, [r0, #32]
 800cf44:	b90b      	cbnz	r3, 800cf4a <_fflush_r+0x1a>
 800cf46:	f000 f8bb 	bl	800d0c0 <__sinit>
 800cf4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d0f3      	beq.n	800cf3a <_fflush_r+0xa>
 800cf52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cf54:	07d0      	lsls	r0, r2, #31
 800cf56:	d404      	bmi.n	800cf62 <_fflush_r+0x32>
 800cf58:	0599      	lsls	r1, r3, #22
 800cf5a:	d402      	bmi.n	800cf62 <_fflush_r+0x32>
 800cf5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf5e:	f000 fad0 	bl	800d502 <__retarget_lock_acquire_recursive>
 800cf62:	4628      	mov	r0, r5
 800cf64:	4621      	mov	r1, r4
 800cf66:	f7ff ff5f 	bl	800ce28 <__sflush_r>
 800cf6a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf6c:	07da      	lsls	r2, r3, #31
 800cf6e:	4605      	mov	r5, r0
 800cf70:	d4e4      	bmi.n	800cf3c <_fflush_r+0xc>
 800cf72:	89a3      	ldrh	r3, [r4, #12]
 800cf74:	059b      	lsls	r3, r3, #22
 800cf76:	d4e1      	bmi.n	800cf3c <_fflush_r+0xc>
 800cf78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf7a:	f000 fac3 	bl	800d504 <__retarget_lock_release_recursive>
 800cf7e:	e7dd      	b.n	800cf3c <_fflush_r+0xc>

0800cf80 <fflush>:
 800cf80:	4601      	mov	r1, r0
 800cf82:	b920      	cbnz	r0, 800cf8e <fflush+0xe>
 800cf84:	4a04      	ldr	r2, [pc, #16]	@ (800cf98 <fflush+0x18>)
 800cf86:	4905      	ldr	r1, [pc, #20]	@ (800cf9c <fflush+0x1c>)
 800cf88:	4805      	ldr	r0, [pc, #20]	@ (800cfa0 <fflush+0x20>)
 800cf8a:	f000 b8b1 	b.w	800d0f0 <_fwalk_sglue>
 800cf8e:	4b05      	ldr	r3, [pc, #20]	@ (800cfa4 <fflush+0x24>)
 800cf90:	6818      	ldr	r0, [r3, #0]
 800cf92:	f7ff bfcd 	b.w	800cf30 <_fflush_r>
 800cf96:	bf00      	nop
 800cf98:	200003d4 	.word	0x200003d4
 800cf9c:	0800cf31 	.word	0x0800cf31
 800cfa0:	200003e4 	.word	0x200003e4
 800cfa4:	200003e0 	.word	0x200003e0

0800cfa8 <std>:
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	b510      	push	{r4, lr}
 800cfac:	4604      	mov	r4, r0
 800cfae:	e9c0 3300 	strd	r3, r3, [r0]
 800cfb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cfb6:	6083      	str	r3, [r0, #8]
 800cfb8:	8181      	strh	r1, [r0, #12]
 800cfba:	6643      	str	r3, [r0, #100]	@ 0x64
 800cfbc:	81c2      	strh	r2, [r0, #14]
 800cfbe:	6183      	str	r3, [r0, #24]
 800cfc0:	4619      	mov	r1, r3
 800cfc2:	2208      	movs	r2, #8
 800cfc4:	305c      	adds	r0, #92	@ 0x5c
 800cfc6:	f000 fa13 	bl	800d3f0 <memset>
 800cfca:	4b0d      	ldr	r3, [pc, #52]	@ (800d000 <std+0x58>)
 800cfcc:	6263      	str	r3, [r4, #36]	@ 0x24
 800cfce:	4b0d      	ldr	r3, [pc, #52]	@ (800d004 <std+0x5c>)
 800cfd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cfd2:	4b0d      	ldr	r3, [pc, #52]	@ (800d008 <std+0x60>)
 800cfd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cfd6:	4b0d      	ldr	r3, [pc, #52]	@ (800d00c <std+0x64>)
 800cfd8:	6323      	str	r3, [r4, #48]	@ 0x30
 800cfda:	4b0d      	ldr	r3, [pc, #52]	@ (800d010 <std+0x68>)
 800cfdc:	6224      	str	r4, [r4, #32]
 800cfde:	429c      	cmp	r4, r3
 800cfe0:	d006      	beq.n	800cff0 <std+0x48>
 800cfe2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cfe6:	4294      	cmp	r4, r2
 800cfe8:	d002      	beq.n	800cff0 <std+0x48>
 800cfea:	33d0      	adds	r3, #208	@ 0xd0
 800cfec:	429c      	cmp	r4, r3
 800cfee:	d105      	bne.n	800cffc <std+0x54>
 800cff0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff8:	f000 ba82 	b.w	800d500 <__retarget_lock_init_recursive>
 800cffc:	bd10      	pop	{r4, pc}
 800cffe:	bf00      	nop
 800d000:	0800d20d 	.word	0x0800d20d
 800d004:	0800d22f 	.word	0x0800d22f
 800d008:	0800d267 	.word	0x0800d267
 800d00c:	0800d28b 	.word	0x0800d28b
 800d010:	20000634 	.word	0x20000634

0800d014 <stdio_exit_handler>:
 800d014:	4a02      	ldr	r2, [pc, #8]	@ (800d020 <stdio_exit_handler+0xc>)
 800d016:	4903      	ldr	r1, [pc, #12]	@ (800d024 <stdio_exit_handler+0x10>)
 800d018:	4803      	ldr	r0, [pc, #12]	@ (800d028 <stdio_exit_handler+0x14>)
 800d01a:	f000 b869 	b.w	800d0f0 <_fwalk_sglue>
 800d01e:	bf00      	nop
 800d020:	200003d4 	.word	0x200003d4
 800d024:	0800cf31 	.word	0x0800cf31
 800d028:	200003e4 	.word	0x200003e4

0800d02c <cleanup_stdio>:
 800d02c:	6841      	ldr	r1, [r0, #4]
 800d02e:	4b0c      	ldr	r3, [pc, #48]	@ (800d060 <cleanup_stdio+0x34>)
 800d030:	4299      	cmp	r1, r3
 800d032:	b510      	push	{r4, lr}
 800d034:	4604      	mov	r4, r0
 800d036:	d001      	beq.n	800d03c <cleanup_stdio+0x10>
 800d038:	f7ff ff7a 	bl	800cf30 <_fflush_r>
 800d03c:	68a1      	ldr	r1, [r4, #8]
 800d03e:	4b09      	ldr	r3, [pc, #36]	@ (800d064 <cleanup_stdio+0x38>)
 800d040:	4299      	cmp	r1, r3
 800d042:	d002      	beq.n	800d04a <cleanup_stdio+0x1e>
 800d044:	4620      	mov	r0, r4
 800d046:	f7ff ff73 	bl	800cf30 <_fflush_r>
 800d04a:	68e1      	ldr	r1, [r4, #12]
 800d04c:	4b06      	ldr	r3, [pc, #24]	@ (800d068 <cleanup_stdio+0x3c>)
 800d04e:	4299      	cmp	r1, r3
 800d050:	d004      	beq.n	800d05c <cleanup_stdio+0x30>
 800d052:	4620      	mov	r0, r4
 800d054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d058:	f7ff bf6a 	b.w	800cf30 <_fflush_r>
 800d05c:	bd10      	pop	{r4, pc}
 800d05e:	bf00      	nop
 800d060:	20000634 	.word	0x20000634
 800d064:	2000069c 	.word	0x2000069c
 800d068:	20000704 	.word	0x20000704

0800d06c <global_stdio_init.part.0>:
 800d06c:	b510      	push	{r4, lr}
 800d06e:	4b0b      	ldr	r3, [pc, #44]	@ (800d09c <global_stdio_init.part.0+0x30>)
 800d070:	4c0b      	ldr	r4, [pc, #44]	@ (800d0a0 <global_stdio_init.part.0+0x34>)
 800d072:	4a0c      	ldr	r2, [pc, #48]	@ (800d0a4 <global_stdio_init.part.0+0x38>)
 800d074:	601a      	str	r2, [r3, #0]
 800d076:	4620      	mov	r0, r4
 800d078:	2200      	movs	r2, #0
 800d07a:	2104      	movs	r1, #4
 800d07c:	f7ff ff94 	bl	800cfa8 <std>
 800d080:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d084:	2201      	movs	r2, #1
 800d086:	2109      	movs	r1, #9
 800d088:	f7ff ff8e 	bl	800cfa8 <std>
 800d08c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d090:	2202      	movs	r2, #2
 800d092:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d096:	2112      	movs	r1, #18
 800d098:	f7ff bf86 	b.w	800cfa8 <std>
 800d09c:	2000076c 	.word	0x2000076c
 800d0a0:	20000634 	.word	0x20000634
 800d0a4:	0800d015 	.word	0x0800d015

0800d0a8 <__sfp_lock_acquire>:
 800d0a8:	4801      	ldr	r0, [pc, #4]	@ (800d0b0 <__sfp_lock_acquire+0x8>)
 800d0aa:	f000 ba2a 	b.w	800d502 <__retarget_lock_acquire_recursive>
 800d0ae:	bf00      	nop
 800d0b0:	20000775 	.word	0x20000775

0800d0b4 <__sfp_lock_release>:
 800d0b4:	4801      	ldr	r0, [pc, #4]	@ (800d0bc <__sfp_lock_release+0x8>)
 800d0b6:	f000 ba25 	b.w	800d504 <__retarget_lock_release_recursive>
 800d0ba:	bf00      	nop
 800d0bc:	20000775 	.word	0x20000775

0800d0c0 <__sinit>:
 800d0c0:	b510      	push	{r4, lr}
 800d0c2:	4604      	mov	r4, r0
 800d0c4:	f7ff fff0 	bl	800d0a8 <__sfp_lock_acquire>
 800d0c8:	6a23      	ldr	r3, [r4, #32]
 800d0ca:	b11b      	cbz	r3, 800d0d4 <__sinit+0x14>
 800d0cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0d0:	f7ff bff0 	b.w	800d0b4 <__sfp_lock_release>
 800d0d4:	4b04      	ldr	r3, [pc, #16]	@ (800d0e8 <__sinit+0x28>)
 800d0d6:	6223      	str	r3, [r4, #32]
 800d0d8:	4b04      	ldr	r3, [pc, #16]	@ (800d0ec <__sinit+0x2c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d1f5      	bne.n	800d0cc <__sinit+0xc>
 800d0e0:	f7ff ffc4 	bl	800d06c <global_stdio_init.part.0>
 800d0e4:	e7f2      	b.n	800d0cc <__sinit+0xc>
 800d0e6:	bf00      	nop
 800d0e8:	0800d02d 	.word	0x0800d02d
 800d0ec:	2000076c 	.word	0x2000076c

0800d0f0 <_fwalk_sglue>:
 800d0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0f4:	4607      	mov	r7, r0
 800d0f6:	4688      	mov	r8, r1
 800d0f8:	4614      	mov	r4, r2
 800d0fa:	2600      	movs	r6, #0
 800d0fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d100:	f1b9 0901 	subs.w	r9, r9, #1
 800d104:	d505      	bpl.n	800d112 <_fwalk_sglue+0x22>
 800d106:	6824      	ldr	r4, [r4, #0]
 800d108:	2c00      	cmp	r4, #0
 800d10a:	d1f7      	bne.n	800d0fc <_fwalk_sglue+0xc>
 800d10c:	4630      	mov	r0, r6
 800d10e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d112:	89ab      	ldrh	r3, [r5, #12]
 800d114:	2b01      	cmp	r3, #1
 800d116:	d907      	bls.n	800d128 <_fwalk_sglue+0x38>
 800d118:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d11c:	3301      	adds	r3, #1
 800d11e:	d003      	beq.n	800d128 <_fwalk_sglue+0x38>
 800d120:	4629      	mov	r1, r5
 800d122:	4638      	mov	r0, r7
 800d124:	47c0      	blx	r8
 800d126:	4306      	orrs	r6, r0
 800d128:	3568      	adds	r5, #104	@ 0x68
 800d12a:	e7e9      	b.n	800d100 <_fwalk_sglue+0x10>

0800d12c <iprintf>:
 800d12c:	b40f      	push	{r0, r1, r2, r3}
 800d12e:	b507      	push	{r0, r1, r2, lr}
 800d130:	4906      	ldr	r1, [pc, #24]	@ (800d14c <iprintf+0x20>)
 800d132:	ab04      	add	r3, sp, #16
 800d134:	6808      	ldr	r0, [r1, #0]
 800d136:	f853 2b04 	ldr.w	r2, [r3], #4
 800d13a:	6881      	ldr	r1, [r0, #8]
 800d13c:	9301      	str	r3, [sp, #4]
 800d13e:	f000 fa65 	bl	800d60c <_vfiprintf_r>
 800d142:	b003      	add	sp, #12
 800d144:	f85d eb04 	ldr.w	lr, [sp], #4
 800d148:	b004      	add	sp, #16
 800d14a:	4770      	bx	lr
 800d14c:	200003e0 	.word	0x200003e0

0800d150 <_puts_r>:
 800d150:	6a03      	ldr	r3, [r0, #32]
 800d152:	b570      	push	{r4, r5, r6, lr}
 800d154:	6884      	ldr	r4, [r0, #8]
 800d156:	4605      	mov	r5, r0
 800d158:	460e      	mov	r6, r1
 800d15a:	b90b      	cbnz	r3, 800d160 <_puts_r+0x10>
 800d15c:	f7ff ffb0 	bl	800d0c0 <__sinit>
 800d160:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d162:	07db      	lsls	r3, r3, #31
 800d164:	d405      	bmi.n	800d172 <_puts_r+0x22>
 800d166:	89a3      	ldrh	r3, [r4, #12]
 800d168:	0598      	lsls	r0, r3, #22
 800d16a:	d402      	bmi.n	800d172 <_puts_r+0x22>
 800d16c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d16e:	f000 f9c8 	bl	800d502 <__retarget_lock_acquire_recursive>
 800d172:	89a3      	ldrh	r3, [r4, #12]
 800d174:	0719      	lsls	r1, r3, #28
 800d176:	d502      	bpl.n	800d17e <_puts_r+0x2e>
 800d178:	6923      	ldr	r3, [r4, #16]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d135      	bne.n	800d1ea <_puts_r+0x9a>
 800d17e:	4621      	mov	r1, r4
 800d180:	4628      	mov	r0, r5
 800d182:	f000 f8c5 	bl	800d310 <__swsetup_r>
 800d186:	b380      	cbz	r0, 800d1ea <_puts_r+0x9a>
 800d188:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800d18c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d18e:	07da      	lsls	r2, r3, #31
 800d190:	d405      	bmi.n	800d19e <_puts_r+0x4e>
 800d192:	89a3      	ldrh	r3, [r4, #12]
 800d194:	059b      	lsls	r3, r3, #22
 800d196:	d402      	bmi.n	800d19e <_puts_r+0x4e>
 800d198:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d19a:	f000 f9b3 	bl	800d504 <__retarget_lock_release_recursive>
 800d19e:	4628      	mov	r0, r5
 800d1a0:	bd70      	pop	{r4, r5, r6, pc}
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	da04      	bge.n	800d1b0 <_puts_r+0x60>
 800d1a6:	69a2      	ldr	r2, [r4, #24]
 800d1a8:	429a      	cmp	r2, r3
 800d1aa:	dc17      	bgt.n	800d1dc <_puts_r+0x8c>
 800d1ac:	290a      	cmp	r1, #10
 800d1ae:	d015      	beq.n	800d1dc <_puts_r+0x8c>
 800d1b0:	6823      	ldr	r3, [r4, #0]
 800d1b2:	1c5a      	adds	r2, r3, #1
 800d1b4:	6022      	str	r2, [r4, #0]
 800d1b6:	7019      	strb	r1, [r3, #0]
 800d1b8:	68a3      	ldr	r3, [r4, #8]
 800d1ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d1be:	3b01      	subs	r3, #1
 800d1c0:	60a3      	str	r3, [r4, #8]
 800d1c2:	2900      	cmp	r1, #0
 800d1c4:	d1ed      	bne.n	800d1a2 <_puts_r+0x52>
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	da11      	bge.n	800d1ee <_puts_r+0x9e>
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	210a      	movs	r1, #10
 800d1ce:	4628      	mov	r0, r5
 800d1d0:	f000 f85f 	bl	800d292 <__swbuf_r>
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	d0d7      	beq.n	800d188 <_puts_r+0x38>
 800d1d8:	250a      	movs	r5, #10
 800d1da:	e7d7      	b.n	800d18c <_puts_r+0x3c>
 800d1dc:	4622      	mov	r2, r4
 800d1de:	4628      	mov	r0, r5
 800d1e0:	f000 f857 	bl	800d292 <__swbuf_r>
 800d1e4:	3001      	adds	r0, #1
 800d1e6:	d1e7      	bne.n	800d1b8 <_puts_r+0x68>
 800d1e8:	e7ce      	b.n	800d188 <_puts_r+0x38>
 800d1ea:	3e01      	subs	r6, #1
 800d1ec:	e7e4      	b.n	800d1b8 <_puts_r+0x68>
 800d1ee:	6823      	ldr	r3, [r4, #0]
 800d1f0:	1c5a      	adds	r2, r3, #1
 800d1f2:	6022      	str	r2, [r4, #0]
 800d1f4:	220a      	movs	r2, #10
 800d1f6:	701a      	strb	r2, [r3, #0]
 800d1f8:	e7ee      	b.n	800d1d8 <_puts_r+0x88>
	...

0800d1fc <puts>:
 800d1fc:	4b02      	ldr	r3, [pc, #8]	@ (800d208 <puts+0xc>)
 800d1fe:	4601      	mov	r1, r0
 800d200:	6818      	ldr	r0, [r3, #0]
 800d202:	f7ff bfa5 	b.w	800d150 <_puts_r>
 800d206:	bf00      	nop
 800d208:	200003e0 	.word	0x200003e0

0800d20c <__sread>:
 800d20c:	b510      	push	{r4, lr}
 800d20e:	460c      	mov	r4, r1
 800d210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d214:	f000 f916 	bl	800d444 <_read_r>
 800d218:	2800      	cmp	r0, #0
 800d21a:	bfab      	itete	ge
 800d21c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d21e:	89a3      	ldrhlt	r3, [r4, #12]
 800d220:	181b      	addge	r3, r3, r0
 800d222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d226:	bfac      	ite	ge
 800d228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d22a:	81a3      	strhlt	r3, [r4, #12]
 800d22c:	bd10      	pop	{r4, pc}

0800d22e <__swrite>:
 800d22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d232:	461f      	mov	r7, r3
 800d234:	898b      	ldrh	r3, [r1, #12]
 800d236:	05db      	lsls	r3, r3, #23
 800d238:	4605      	mov	r5, r0
 800d23a:	460c      	mov	r4, r1
 800d23c:	4616      	mov	r6, r2
 800d23e:	d505      	bpl.n	800d24c <__swrite+0x1e>
 800d240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d244:	2302      	movs	r3, #2
 800d246:	2200      	movs	r2, #0
 800d248:	f000 f8ea 	bl	800d420 <_lseek_r>
 800d24c:	89a3      	ldrh	r3, [r4, #12]
 800d24e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d252:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d256:	81a3      	strh	r3, [r4, #12]
 800d258:	4632      	mov	r2, r6
 800d25a:	463b      	mov	r3, r7
 800d25c:	4628      	mov	r0, r5
 800d25e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d262:	f000 b911 	b.w	800d488 <_write_r>

0800d266 <__sseek>:
 800d266:	b510      	push	{r4, lr}
 800d268:	460c      	mov	r4, r1
 800d26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d26e:	f000 f8d7 	bl	800d420 <_lseek_r>
 800d272:	1c43      	adds	r3, r0, #1
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	bf15      	itete	ne
 800d278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d27a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d27e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d282:	81a3      	strheq	r3, [r4, #12]
 800d284:	bf18      	it	ne
 800d286:	81a3      	strhne	r3, [r4, #12]
 800d288:	bd10      	pop	{r4, pc}

0800d28a <__sclose>:
 800d28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d28e:	f000 b8b7 	b.w	800d400 <_close_r>

0800d292 <__swbuf_r>:
 800d292:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d294:	460e      	mov	r6, r1
 800d296:	4614      	mov	r4, r2
 800d298:	4605      	mov	r5, r0
 800d29a:	b118      	cbz	r0, 800d2a4 <__swbuf_r+0x12>
 800d29c:	6a03      	ldr	r3, [r0, #32]
 800d29e:	b90b      	cbnz	r3, 800d2a4 <__swbuf_r+0x12>
 800d2a0:	f7ff ff0e 	bl	800d0c0 <__sinit>
 800d2a4:	69a3      	ldr	r3, [r4, #24]
 800d2a6:	60a3      	str	r3, [r4, #8]
 800d2a8:	89a3      	ldrh	r3, [r4, #12]
 800d2aa:	071a      	lsls	r2, r3, #28
 800d2ac:	d501      	bpl.n	800d2b2 <__swbuf_r+0x20>
 800d2ae:	6923      	ldr	r3, [r4, #16]
 800d2b0:	b943      	cbnz	r3, 800d2c4 <__swbuf_r+0x32>
 800d2b2:	4621      	mov	r1, r4
 800d2b4:	4628      	mov	r0, r5
 800d2b6:	f000 f82b 	bl	800d310 <__swsetup_r>
 800d2ba:	b118      	cbz	r0, 800d2c4 <__swbuf_r+0x32>
 800d2bc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d2c0:	4638      	mov	r0, r7
 800d2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2c4:	6823      	ldr	r3, [r4, #0]
 800d2c6:	6922      	ldr	r2, [r4, #16]
 800d2c8:	1a98      	subs	r0, r3, r2
 800d2ca:	6963      	ldr	r3, [r4, #20]
 800d2cc:	b2f6      	uxtb	r6, r6
 800d2ce:	4283      	cmp	r3, r0
 800d2d0:	4637      	mov	r7, r6
 800d2d2:	dc05      	bgt.n	800d2e0 <__swbuf_r+0x4e>
 800d2d4:	4621      	mov	r1, r4
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	f7ff fe2a 	bl	800cf30 <_fflush_r>
 800d2dc:	2800      	cmp	r0, #0
 800d2de:	d1ed      	bne.n	800d2bc <__swbuf_r+0x2a>
 800d2e0:	68a3      	ldr	r3, [r4, #8]
 800d2e2:	3b01      	subs	r3, #1
 800d2e4:	60a3      	str	r3, [r4, #8]
 800d2e6:	6823      	ldr	r3, [r4, #0]
 800d2e8:	1c5a      	adds	r2, r3, #1
 800d2ea:	6022      	str	r2, [r4, #0]
 800d2ec:	701e      	strb	r6, [r3, #0]
 800d2ee:	6962      	ldr	r2, [r4, #20]
 800d2f0:	1c43      	adds	r3, r0, #1
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d004      	beq.n	800d300 <__swbuf_r+0x6e>
 800d2f6:	89a3      	ldrh	r3, [r4, #12]
 800d2f8:	07db      	lsls	r3, r3, #31
 800d2fa:	d5e1      	bpl.n	800d2c0 <__swbuf_r+0x2e>
 800d2fc:	2e0a      	cmp	r6, #10
 800d2fe:	d1df      	bne.n	800d2c0 <__swbuf_r+0x2e>
 800d300:	4621      	mov	r1, r4
 800d302:	4628      	mov	r0, r5
 800d304:	f7ff fe14 	bl	800cf30 <_fflush_r>
 800d308:	2800      	cmp	r0, #0
 800d30a:	d0d9      	beq.n	800d2c0 <__swbuf_r+0x2e>
 800d30c:	e7d6      	b.n	800d2bc <__swbuf_r+0x2a>
	...

0800d310 <__swsetup_r>:
 800d310:	b538      	push	{r3, r4, r5, lr}
 800d312:	4b29      	ldr	r3, [pc, #164]	@ (800d3b8 <__swsetup_r+0xa8>)
 800d314:	4605      	mov	r5, r0
 800d316:	6818      	ldr	r0, [r3, #0]
 800d318:	460c      	mov	r4, r1
 800d31a:	b118      	cbz	r0, 800d324 <__swsetup_r+0x14>
 800d31c:	6a03      	ldr	r3, [r0, #32]
 800d31e:	b90b      	cbnz	r3, 800d324 <__swsetup_r+0x14>
 800d320:	f7ff fece 	bl	800d0c0 <__sinit>
 800d324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d328:	0719      	lsls	r1, r3, #28
 800d32a:	d422      	bmi.n	800d372 <__swsetup_r+0x62>
 800d32c:	06da      	lsls	r2, r3, #27
 800d32e:	d407      	bmi.n	800d340 <__swsetup_r+0x30>
 800d330:	2209      	movs	r2, #9
 800d332:	602a      	str	r2, [r5, #0]
 800d334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d338:	81a3      	strh	r3, [r4, #12]
 800d33a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d33e:	e033      	b.n	800d3a8 <__swsetup_r+0x98>
 800d340:	0758      	lsls	r0, r3, #29
 800d342:	d512      	bpl.n	800d36a <__swsetup_r+0x5a>
 800d344:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d346:	b141      	cbz	r1, 800d35a <__swsetup_r+0x4a>
 800d348:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d34c:	4299      	cmp	r1, r3
 800d34e:	d002      	beq.n	800d356 <__swsetup_r+0x46>
 800d350:	4628      	mov	r0, r5
 800d352:	f000 f8e7 	bl	800d524 <_free_r>
 800d356:	2300      	movs	r3, #0
 800d358:	6363      	str	r3, [r4, #52]	@ 0x34
 800d35a:	89a3      	ldrh	r3, [r4, #12]
 800d35c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d360:	81a3      	strh	r3, [r4, #12]
 800d362:	2300      	movs	r3, #0
 800d364:	6063      	str	r3, [r4, #4]
 800d366:	6923      	ldr	r3, [r4, #16]
 800d368:	6023      	str	r3, [r4, #0]
 800d36a:	89a3      	ldrh	r3, [r4, #12]
 800d36c:	f043 0308 	orr.w	r3, r3, #8
 800d370:	81a3      	strh	r3, [r4, #12]
 800d372:	6923      	ldr	r3, [r4, #16]
 800d374:	b94b      	cbnz	r3, 800d38a <__swsetup_r+0x7a>
 800d376:	89a3      	ldrh	r3, [r4, #12]
 800d378:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d37c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d380:	d003      	beq.n	800d38a <__swsetup_r+0x7a>
 800d382:	4621      	mov	r1, r4
 800d384:	4628      	mov	r0, r5
 800d386:	f000 fc0d 	bl	800dba4 <__smakebuf_r>
 800d38a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d38e:	f013 0201 	ands.w	r2, r3, #1
 800d392:	d00a      	beq.n	800d3aa <__swsetup_r+0x9a>
 800d394:	2200      	movs	r2, #0
 800d396:	60a2      	str	r2, [r4, #8]
 800d398:	6962      	ldr	r2, [r4, #20]
 800d39a:	4252      	negs	r2, r2
 800d39c:	61a2      	str	r2, [r4, #24]
 800d39e:	6922      	ldr	r2, [r4, #16]
 800d3a0:	b942      	cbnz	r2, 800d3b4 <__swsetup_r+0xa4>
 800d3a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d3a6:	d1c5      	bne.n	800d334 <__swsetup_r+0x24>
 800d3a8:	bd38      	pop	{r3, r4, r5, pc}
 800d3aa:	0799      	lsls	r1, r3, #30
 800d3ac:	bf58      	it	pl
 800d3ae:	6962      	ldrpl	r2, [r4, #20]
 800d3b0:	60a2      	str	r2, [r4, #8]
 800d3b2:	e7f4      	b.n	800d39e <__swsetup_r+0x8e>
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	e7f7      	b.n	800d3a8 <__swsetup_r+0x98>
 800d3b8:	200003e0 	.word	0x200003e0

0800d3bc <memmove>:
 800d3bc:	4288      	cmp	r0, r1
 800d3be:	b510      	push	{r4, lr}
 800d3c0:	eb01 0402 	add.w	r4, r1, r2
 800d3c4:	d902      	bls.n	800d3cc <memmove+0x10>
 800d3c6:	4284      	cmp	r4, r0
 800d3c8:	4623      	mov	r3, r4
 800d3ca:	d807      	bhi.n	800d3dc <memmove+0x20>
 800d3cc:	1e43      	subs	r3, r0, #1
 800d3ce:	42a1      	cmp	r1, r4
 800d3d0:	d008      	beq.n	800d3e4 <memmove+0x28>
 800d3d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3da:	e7f8      	b.n	800d3ce <memmove+0x12>
 800d3dc:	4402      	add	r2, r0
 800d3de:	4601      	mov	r1, r0
 800d3e0:	428a      	cmp	r2, r1
 800d3e2:	d100      	bne.n	800d3e6 <memmove+0x2a>
 800d3e4:	bd10      	pop	{r4, pc}
 800d3e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3ee:	e7f7      	b.n	800d3e0 <memmove+0x24>

0800d3f0 <memset>:
 800d3f0:	4402      	add	r2, r0
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	4293      	cmp	r3, r2
 800d3f6:	d100      	bne.n	800d3fa <memset+0xa>
 800d3f8:	4770      	bx	lr
 800d3fa:	f803 1b01 	strb.w	r1, [r3], #1
 800d3fe:	e7f9      	b.n	800d3f4 <memset+0x4>

0800d400 <_close_r>:
 800d400:	b538      	push	{r3, r4, r5, lr}
 800d402:	4d06      	ldr	r5, [pc, #24]	@ (800d41c <_close_r+0x1c>)
 800d404:	2300      	movs	r3, #0
 800d406:	4604      	mov	r4, r0
 800d408:	4608      	mov	r0, r1
 800d40a:	602b      	str	r3, [r5, #0]
 800d40c:	f7fb fb6b 	bl	8008ae6 <_close>
 800d410:	1c43      	adds	r3, r0, #1
 800d412:	d102      	bne.n	800d41a <_close_r+0x1a>
 800d414:	682b      	ldr	r3, [r5, #0]
 800d416:	b103      	cbz	r3, 800d41a <_close_r+0x1a>
 800d418:	6023      	str	r3, [r4, #0]
 800d41a:	bd38      	pop	{r3, r4, r5, pc}
 800d41c:	20000770 	.word	0x20000770

0800d420 <_lseek_r>:
 800d420:	b538      	push	{r3, r4, r5, lr}
 800d422:	4d07      	ldr	r5, [pc, #28]	@ (800d440 <_lseek_r+0x20>)
 800d424:	4604      	mov	r4, r0
 800d426:	4608      	mov	r0, r1
 800d428:	4611      	mov	r1, r2
 800d42a:	2200      	movs	r2, #0
 800d42c:	602a      	str	r2, [r5, #0]
 800d42e:	461a      	mov	r2, r3
 800d430:	f7fb fb80 	bl	8008b34 <_lseek>
 800d434:	1c43      	adds	r3, r0, #1
 800d436:	d102      	bne.n	800d43e <_lseek_r+0x1e>
 800d438:	682b      	ldr	r3, [r5, #0]
 800d43a:	b103      	cbz	r3, 800d43e <_lseek_r+0x1e>
 800d43c:	6023      	str	r3, [r4, #0]
 800d43e:	bd38      	pop	{r3, r4, r5, pc}
 800d440:	20000770 	.word	0x20000770

0800d444 <_read_r>:
 800d444:	b538      	push	{r3, r4, r5, lr}
 800d446:	4d07      	ldr	r5, [pc, #28]	@ (800d464 <_read_r+0x20>)
 800d448:	4604      	mov	r4, r0
 800d44a:	4608      	mov	r0, r1
 800d44c:	4611      	mov	r1, r2
 800d44e:	2200      	movs	r2, #0
 800d450:	602a      	str	r2, [r5, #0]
 800d452:	461a      	mov	r2, r3
 800d454:	f7fb fb2a 	bl	8008aac <_read>
 800d458:	1c43      	adds	r3, r0, #1
 800d45a:	d102      	bne.n	800d462 <_read_r+0x1e>
 800d45c:	682b      	ldr	r3, [r5, #0]
 800d45e:	b103      	cbz	r3, 800d462 <_read_r+0x1e>
 800d460:	6023      	str	r3, [r4, #0]
 800d462:	bd38      	pop	{r3, r4, r5, pc}
 800d464:	20000770 	.word	0x20000770

0800d468 <_sbrk_r>:
 800d468:	b538      	push	{r3, r4, r5, lr}
 800d46a:	4d06      	ldr	r5, [pc, #24]	@ (800d484 <_sbrk_r+0x1c>)
 800d46c:	2300      	movs	r3, #0
 800d46e:	4604      	mov	r4, r0
 800d470:	4608      	mov	r0, r1
 800d472:	602b      	str	r3, [r5, #0]
 800d474:	f7fb fb6c 	bl	8008b50 <_sbrk>
 800d478:	1c43      	adds	r3, r0, #1
 800d47a:	d102      	bne.n	800d482 <_sbrk_r+0x1a>
 800d47c:	682b      	ldr	r3, [r5, #0]
 800d47e:	b103      	cbz	r3, 800d482 <_sbrk_r+0x1a>
 800d480:	6023      	str	r3, [r4, #0]
 800d482:	bd38      	pop	{r3, r4, r5, pc}
 800d484:	20000770 	.word	0x20000770

0800d488 <_write_r>:
 800d488:	b538      	push	{r3, r4, r5, lr}
 800d48a:	4d07      	ldr	r5, [pc, #28]	@ (800d4a8 <_write_r+0x20>)
 800d48c:	4604      	mov	r4, r0
 800d48e:	4608      	mov	r0, r1
 800d490:	4611      	mov	r1, r2
 800d492:	2200      	movs	r2, #0
 800d494:	602a      	str	r2, [r5, #0]
 800d496:	461a      	mov	r2, r3
 800d498:	f7fb f82d 	bl	80084f6 <_write>
 800d49c:	1c43      	adds	r3, r0, #1
 800d49e:	d102      	bne.n	800d4a6 <_write_r+0x1e>
 800d4a0:	682b      	ldr	r3, [r5, #0]
 800d4a2:	b103      	cbz	r3, 800d4a6 <_write_r+0x1e>
 800d4a4:	6023      	str	r3, [r4, #0]
 800d4a6:	bd38      	pop	{r3, r4, r5, pc}
 800d4a8:	20000770 	.word	0x20000770

0800d4ac <__errno>:
 800d4ac:	4b01      	ldr	r3, [pc, #4]	@ (800d4b4 <__errno+0x8>)
 800d4ae:	6818      	ldr	r0, [r3, #0]
 800d4b0:	4770      	bx	lr
 800d4b2:	bf00      	nop
 800d4b4:	200003e0 	.word	0x200003e0

0800d4b8 <__libc_init_array>:
 800d4b8:	b570      	push	{r4, r5, r6, lr}
 800d4ba:	4d0d      	ldr	r5, [pc, #52]	@ (800d4f0 <__libc_init_array+0x38>)
 800d4bc:	4c0d      	ldr	r4, [pc, #52]	@ (800d4f4 <__libc_init_array+0x3c>)
 800d4be:	1b64      	subs	r4, r4, r5
 800d4c0:	10a4      	asrs	r4, r4, #2
 800d4c2:	2600      	movs	r6, #0
 800d4c4:	42a6      	cmp	r6, r4
 800d4c6:	d109      	bne.n	800d4dc <__libc_init_array+0x24>
 800d4c8:	4d0b      	ldr	r5, [pc, #44]	@ (800d4f8 <__libc_init_array+0x40>)
 800d4ca:	4c0c      	ldr	r4, [pc, #48]	@ (800d4fc <__libc_init_array+0x44>)
 800d4cc:	f000 fbc8 	bl	800dc60 <_init>
 800d4d0:	1b64      	subs	r4, r4, r5
 800d4d2:	10a4      	asrs	r4, r4, #2
 800d4d4:	2600      	movs	r6, #0
 800d4d6:	42a6      	cmp	r6, r4
 800d4d8:	d105      	bne.n	800d4e6 <__libc_init_array+0x2e>
 800d4da:	bd70      	pop	{r4, r5, r6, pc}
 800d4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d4e0:	4798      	blx	r3
 800d4e2:	3601      	adds	r6, #1
 800d4e4:	e7ee      	b.n	800d4c4 <__libc_init_array+0xc>
 800d4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d4ea:	4798      	blx	r3
 800d4ec:	3601      	adds	r6, #1
 800d4ee:	e7f2      	b.n	800d4d6 <__libc_init_array+0x1e>
 800d4f0:	0800e64c 	.word	0x0800e64c
 800d4f4:	0800e64c 	.word	0x0800e64c
 800d4f8:	0800e64c 	.word	0x0800e64c
 800d4fc:	0800e650 	.word	0x0800e650

0800d500 <__retarget_lock_init_recursive>:
 800d500:	4770      	bx	lr

0800d502 <__retarget_lock_acquire_recursive>:
 800d502:	4770      	bx	lr

0800d504 <__retarget_lock_release_recursive>:
 800d504:	4770      	bx	lr

0800d506 <memcpy>:
 800d506:	440a      	add	r2, r1
 800d508:	4291      	cmp	r1, r2
 800d50a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d50e:	d100      	bne.n	800d512 <memcpy+0xc>
 800d510:	4770      	bx	lr
 800d512:	b510      	push	{r4, lr}
 800d514:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d518:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d51c:	4291      	cmp	r1, r2
 800d51e:	d1f9      	bne.n	800d514 <memcpy+0xe>
 800d520:	bd10      	pop	{r4, pc}
	...

0800d524 <_free_r>:
 800d524:	b538      	push	{r3, r4, r5, lr}
 800d526:	4605      	mov	r5, r0
 800d528:	2900      	cmp	r1, #0
 800d52a:	d041      	beq.n	800d5b0 <_free_r+0x8c>
 800d52c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d530:	1f0c      	subs	r4, r1, #4
 800d532:	2b00      	cmp	r3, #0
 800d534:	bfb8      	it	lt
 800d536:	18e4      	addlt	r4, r4, r3
 800d538:	f7ff fc6a 	bl	800ce10 <__malloc_lock>
 800d53c:	4a1d      	ldr	r2, [pc, #116]	@ (800d5b4 <_free_r+0x90>)
 800d53e:	6813      	ldr	r3, [r2, #0]
 800d540:	b933      	cbnz	r3, 800d550 <_free_r+0x2c>
 800d542:	6063      	str	r3, [r4, #4]
 800d544:	6014      	str	r4, [r2, #0]
 800d546:	4628      	mov	r0, r5
 800d548:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d54c:	f7ff bc66 	b.w	800ce1c <__malloc_unlock>
 800d550:	42a3      	cmp	r3, r4
 800d552:	d908      	bls.n	800d566 <_free_r+0x42>
 800d554:	6820      	ldr	r0, [r4, #0]
 800d556:	1821      	adds	r1, r4, r0
 800d558:	428b      	cmp	r3, r1
 800d55a:	bf01      	itttt	eq
 800d55c:	6819      	ldreq	r1, [r3, #0]
 800d55e:	685b      	ldreq	r3, [r3, #4]
 800d560:	1809      	addeq	r1, r1, r0
 800d562:	6021      	streq	r1, [r4, #0]
 800d564:	e7ed      	b.n	800d542 <_free_r+0x1e>
 800d566:	461a      	mov	r2, r3
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	b10b      	cbz	r3, 800d570 <_free_r+0x4c>
 800d56c:	42a3      	cmp	r3, r4
 800d56e:	d9fa      	bls.n	800d566 <_free_r+0x42>
 800d570:	6811      	ldr	r1, [r2, #0]
 800d572:	1850      	adds	r0, r2, r1
 800d574:	42a0      	cmp	r0, r4
 800d576:	d10b      	bne.n	800d590 <_free_r+0x6c>
 800d578:	6820      	ldr	r0, [r4, #0]
 800d57a:	4401      	add	r1, r0
 800d57c:	1850      	adds	r0, r2, r1
 800d57e:	4283      	cmp	r3, r0
 800d580:	6011      	str	r1, [r2, #0]
 800d582:	d1e0      	bne.n	800d546 <_free_r+0x22>
 800d584:	6818      	ldr	r0, [r3, #0]
 800d586:	685b      	ldr	r3, [r3, #4]
 800d588:	6053      	str	r3, [r2, #4]
 800d58a:	4408      	add	r0, r1
 800d58c:	6010      	str	r0, [r2, #0]
 800d58e:	e7da      	b.n	800d546 <_free_r+0x22>
 800d590:	d902      	bls.n	800d598 <_free_r+0x74>
 800d592:	230c      	movs	r3, #12
 800d594:	602b      	str	r3, [r5, #0]
 800d596:	e7d6      	b.n	800d546 <_free_r+0x22>
 800d598:	6820      	ldr	r0, [r4, #0]
 800d59a:	1821      	adds	r1, r4, r0
 800d59c:	428b      	cmp	r3, r1
 800d59e:	bf04      	itt	eq
 800d5a0:	6819      	ldreq	r1, [r3, #0]
 800d5a2:	685b      	ldreq	r3, [r3, #4]
 800d5a4:	6063      	str	r3, [r4, #4]
 800d5a6:	bf04      	itt	eq
 800d5a8:	1809      	addeq	r1, r1, r0
 800d5aa:	6021      	streq	r1, [r4, #0]
 800d5ac:	6054      	str	r4, [r2, #4]
 800d5ae:	e7ca      	b.n	800d546 <_free_r+0x22>
 800d5b0:	bd38      	pop	{r3, r4, r5, pc}
 800d5b2:	bf00      	nop
 800d5b4:	20000630 	.word	0x20000630

0800d5b8 <__sfputc_r>:
 800d5b8:	6893      	ldr	r3, [r2, #8]
 800d5ba:	3b01      	subs	r3, #1
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	b410      	push	{r4}
 800d5c0:	6093      	str	r3, [r2, #8]
 800d5c2:	da08      	bge.n	800d5d6 <__sfputc_r+0x1e>
 800d5c4:	6994      	ldr	r4, [r2, #24]
 800d5c6:	42a3      	cmp	r3, r4
 800d5c8:	db01      	blt.n	800d5ce <__sfputc_r+0x16>
 800d5ca:	290a      	cmp	r1, #10
 800d5cc:	d103      	bne.n	800d5d6 <__sfputc_r+0x1e>
 800d5ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5d2:	f7ff be5e 	b.w	800d292 <__swbuf_r>
 800d5d6:	6813      	ldr	r3, [r2, #0]
 800d5d8:	1c58      	adds	r0, r3, #1
 800d5da:	6010      	str	r0, [r2, #0]
 800d5dc:	7019      	strb	r1, [r3, #0]
 800d5de:	4608      	mov	r0, r1
 800d5e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5e4:	4770      	bx	lr

0800d5e6 <__sfputs_r>:
 800d5e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e8:	4606      	mov	r6, r0
 800d5ea:	460f      	mov	r7, r1
 800d5ec:	4614      	mov	r4, r2
 800d5ee:	18d5      	adds	r5, r2, r3
 800d5f0:	42ac      	cmp	r4, r5
 800d5f2:	d101      	bne.n	800d5f8 <__sfputs_r+0x12>
 800d5f4:	2000      	movs	r0, #0
 800d5f6:	e007      	b.n	800d608 <__sfputs_r+0x22>
 800d5f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5fc:	463a      	mov	r2, r7
 800d5fe:	4630      	mov	r0, r6
 800d600:	f7ff ffda 	bl	800d5b8 <__sfputc_r>
 800d604:	1c43      	adds	r3, r0, #1
 800d606:	d1f3      	bne.n	800d5f0 <__sfputs_r+0xa>
 800d608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d60c <_vfiprintf_r>:
 800d60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d610:	460d      	mov	r5, r1
 800d612:	b09d      	sub	sp, #116	@ 0x74
 800d614:	4614      	mov	r4, r2
 800d616:	4698      	mov	r8, r3
 800d618:	4606      	mov	r6, r0
 800d61a:	b118      	cbz	r0, 800d624 <_vfiprintf_r+0x18>
 800d61c:	6a03      	ldr	r3, [r0, #32]
 800d61e:	b90b      	cbnz	r3, 800d624 <_vfiprintf_r+0x18>
 800d620:	f7ff fd4e 	bl	800d0c0 <__sinit>
 800d624:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d626:	07d9      	lsls	r1, r3, #31
 800d628:	d405      	bmi.n	800d636 <_vfiprintf_r+0x2a>
 800d62a:	89ab      	ldrh	r3, [r5, #12]
 800d62c:	059a      	lsls	r2, r3, #22
 800d62e:	d402      	bmi.n	800d636 <_vfiprintf_r+0x2a>
 800d630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d632:	f7ff ff66 	bl	800d502 <__retarget_lock_acquire_recursive>
 800d636:	89ab      	ldrh	r3, [r5, #12]
 800d638:	071b      	lsls	r3, r3, #28
 800d63a:	d501      	bpl.n	800d640 <_vfiprintf_r+0x34>
 800d63c:	692b      	ldr	r3, [r5, #16]
 800d63e:	b99b      	cbnz	r3, 800d668 <_vfiprintf_r+0x5c>
 800d640:	4629      	mov	r1, r5
 800d642:	4630      	mov	r0, r6
 800d644:	f7ff fe64 	bl	800d310 <__swsetup_r>
 800d648:	b170      	cbz	r0, 800d668 <_vfiprintf_r+0x5c>
 800d64a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d64c:	07dc      	lsls	r4, r3, #31
 800d64e:	d504      	bpl.n	800d65a <_vfiprintf_r+0x4e>
 800d650:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d654:	b01d      	add	sp, #116	@ 0x74
 800d656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d65a:	89ab      	ldrh	r3, [r5, #12]
 800d65c:	0598      	lsls	r0, r3, #22
 800d65e:	d4f7      	bmi.n	800d650 <_vfiprintf_r+0x44>
 800d660:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d662:	f7ff ff4f 	bl	800d504 <__retarget_lock_release_recursive>
 800d666:	e7f3      	b.n	800d650 <_vfiprintf_r+0x44>
 800d668:	2300      	movs	r3, #0
 800d66a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d66c:	2320      	movs	r3, #32
 800d66e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d672:	f8cd 800c 	str.w	r8, [sp, #12]
 800d676:	2330      	movs	r3, #48	@ 0x30
 800d678:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d828 <_vfiprintf_r+0x21c>
 800d67c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d680:	f04f 0901 	mov.w	r9, #1
 800d684:	4623      	mov	r3, r4
 800d686:	469a      	mov	sl, r3
 800d688:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d68c:	b10a      	cbz	r2, 800d692 <_vfiprintf_r+0x86>
 800d68e:	2a25      	cmp	r2, #37	@ 0x25
 800d690:	d1f9      	bne.n	800d686 <_vfiprintf_r+0x7a>
 800d692:	ebba 0b04 	subs.w	fp, sl, r4
 800d696:	d00b      	beq.n	800d6b0 <_vfiprintf_r+0xa4>
 800d698:	465b      	mov	r3, fp
 800d69a:	4622      	mov	r2, r4
 800d69c:	4629      	mov	r1, r5
 800d69e:	4630      	mov	r0, r6
 800d6a0:	f7ff ffa1 	bl	800d5e6 <__sfputs_r>
 800d6a4:	3001      	adds	r0, #1
 800d6a6:	f000 80a7 	beq.w	800d7f8 <_vfiprintf_r+0x1ec>
 800d6aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ac:	445a      	add	r2, fp
 800d6ae:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6b0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	f000 809f 	beq.w	800d7f8 <_vfiprintf_r+0x1ec>
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d6c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6c4:	f10a 0a01 	add.w	sl, sl, #1
 800d6c8:	9304      	str	r3, [sp, #16]
 800d6ca:	9307      	str	r3, [sp, #28]
 800d6cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6d0:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6d2:	4654      	mov	r4, sl
 800d6d4:	2205      	movs	r2, #5
 800d6d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6da:	4853      	ldr	r0, [pc, #332]	@ (800d828 <_vfiprintf_r+0x21c>)
 800d6dc:	f7f2 fd80 	bl	80001e0 <memchr>
 800d6e0:	9a04      	ldr	r2, [sp, #16]
 800d6e2:	b9d8      	cbnz	r0, 800d71c <_vfiprintf_r+0x110>
 800d6e4:	06d1      	lsls	r1, r2, #27
 800d6e6:	bf44      	itt	mi
 800d6e8:	2320      	movmi	r3, #32
 800d6ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6ee:	0713      	lsls	r3, r2, #28
 800d6f0:	bf44      	itt	mi
 800d6f2:	232b      	movmi	r3, #43	@ 0x2b
 800d6f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6f8:	f89a 3000 	ldrb.w	r3, [sl]
 800d6fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6fe:	d015      	beq.n	800d72c <_vfiprintf_r+0x120>
 800d700:	9a07      	ldr	r2, [sp, #28]
 800d702:	4654      	mov	r4, sl
 800d704:	2000      	movs	r0, #0
 800d706:	f04f 0c0a 	mov.w	ip, #10
 800d70a:	4621      	mov	r1, r4
 800d70c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d710:	3b30      	subs	r3, #48	@ 0x30
 800d712:	2b09      	cmp	r3, #9
 800d714:	d94b      	bls.n	800d7ae <_vfiprintf_r+0x1a2>
 800d716:	b1b0      	cbz	r0, 800d746 <_vfiprintf_r+0x13a>
 800d718:	9207      	str	r2, [sp, #28]
 800d71a:	e014      	b.n	800d746 <_vfiprintf_r+0x13a>
 800d71c:	eba0 0308 	sub.w	r3, r0, r8
 800d720:	fa09 f303 	lsl.w	r3, r9, r3
 800d724:	4313      	orrs	r3, r2
 800d726:	9304      	str	r3, [sp, #16]
 800d728:	46a2      	mov	sl, r4
 800d72a:	e7d2      	b.n	800d6d2 <_vfiprintf_r+0xc6>
 800d72c:	9b03      	ldr	r3, [sp, #12]
 800d72e:	1d19      	adds	r1, r3, #4
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	9103      	str	r1, [sp, #12]
 800d734:	2b00      	cmp	r3, #0
 800d736:	bfbb      	ittet	lt
 800d738:	425b      	neglt	r3, r3
 800d73a:	f042 0202 	orrlt.w	r2, r2, #2
 800d73e:	9307      	strge	r3, [sp, #28]
 800d740:	9307      	strlt	r3, [sp, #28]
 800d742:	bfb8      	it	lt
 800d744:	9204      	strlt	r2, [sp, #16]
 800d746:	7823      	ldrb	r3, [r4, #0]
 800d748:	2b2e      	cmp	r3, #46	@ 0x2e
 800d74a:	d10a      	bne.n	800d762 <_vfiprintf_r+0x156>
 800d74c:	7863      	ldrb	r3, [r4, #1]
 800d74e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d750:	d132      	bne.n	800d7b8 <_vfiprintf_r+0x1ac>
 800d752:	9b03      	ldr	r3, [sp, #12]
 800d754:	1d1a      	adds	r2, r3, #4
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	9203      	str	r2, [sp, #12]
 800d75a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d75e:	3402      	adds	r4, #2
 800d760:	9305      	str	r3, [sp, #20]
 800d762:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d838 <_vfiprintf_r+0x22c>
 800d766:	7821      	ldrb	r1, [r4, #0]
 800d768:	2203      	movs	r2, #3
 800d76a:	4650      	mov	r0, sl
 800d76c:	f7f2 fd38 	bl	80001e0 <memchr>
 800d770:	b138      	cbz	r0, 800d782 <_vfiprintf_r+0x176>
 800d772:	9b04      	ldr	r3, [sp, #16]
 800d774:	eba0 000a 	sub.w	r0, r0, sl
 800d778:	2240      	movs	r2, #64	@ 0x40
 800d77a:	4082      	lsls	r2, r0
 800d77c:	4313      	orrs	r3, r2
 800d77e:	3401      	adds	r4, #1
 800d780:	9304      	str	r3, [sp, #16]
 800d782:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d786:	4829      	ldr	r0, [pc, #164]	@ (800d82c <_vfiprintf_r+0x220>)
 800d788:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d78c:	2206      	movs	r2, #6
 800d78e:	f7f2 fd27 	bl	80001e0 <memchr>
 800d792:	2800      	cmp	r0, #0
 800d794:	d03f      	beq.n	800d816 <_vfiprintf_r+0x20a>
 800d796:	4b26      	ldr	r3, [pc, #152]	@ (800d830 <_vfiprintf_r+0x224>)
 800d798:	bb1b      	cbnz	r3, 800d7e2 <_vfiprintf_r+0x1d6>
 800d79a:	9b03      	ldr	r3, [sp, #12]
 800d79c:	3307      	adds	r3, #7
 800d79e:	f023 0307 	bic.w	r3, r3, #7
 800d7a2:	3308      	adds	r3, #8
 800d7a4:	9303      	str	r3, [sp, #12]
 800d7a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7a8:	443b      	add	r3, r7
 800d7aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ac:	e76a      	b.n	800d684 <_vfiprintf_r+0x78>
 800d7ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7b2:	460c      	mov	r4, r1
 800d7b4:	2001      	movs	r0, #1
 800d7b6:	e7a8      	b.n	800d70a <_vfiprintf_r+0xfe>
 800d7b8:	2300      	movs	r3, #0
 800d7ba:	3401      	adds	r4, #1
 800d7bc:	9305      	str	r3, [sp, #20]
 800d7be:	4619      	mov	r1, r3
 800d7c0:	f04f 0c0a 	mov.w	ip, #10
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7ca:	3a30      	subs	r2, #48	@ 0x30
 800d7cc:	2a09      	cmp	r2, #9
 800d7ce:	d903      	bls.n	800d7d8 <_vfiprintf_r+0x1cc>
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d0c6      	beq.n	800d762 <_vfiprintf_r+0x156>
 800d7d4:	9105      	str	r1, [sp, #20]
 800d7d6:	e7c4      	b.n	800d762 <_vfiprintf_r+0x156>
 800d7d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7dc:	4604      	mov	r4, r0
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e7f0      	b.n	800d7c4 <_vfiprintf_r+0x1b8>
 800d7e2:	ab03      	add	r3, sp, #12
 800d7e4:	9300      	str	r3, [sp, #0]
 800d7e6:	462a      	mov	r2, r5
 800d7e8:	4b12      	ldr	r3, [pc, #72]	@ (800d834 <_vfiprintf_r+0x228>)
 800d7ea:	a904      	add	r1, sp, #16
 800d7ec:	4630      	mov	r0, r6
 800d7ee:	f3af 8000 	nop.w
 800d7f2:	4607      	mov	r7, r0
 800d7f4:	1c78      	adds	r0, r7, #1
 800d7f6:	d1d6      	bne.n	800d7a6 <_vfiprintf_r+0x19a>
 800d7f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7fa:	07d9      	lsls	r1, r3, #31
 800d7fc:	d405      	bmi.n	800d80a <_vfiprintf_r+0x1fe>
 800d7fe:	89ab      	ldrh	r3, [r5, #12]
 800d800:	059a      	lsls	r2, r3, #22
 800d802:	d402      	bmi.n	800d80a <_vfiprintf_r+0x1fe>
 800d804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d806:	f7ff fe7d 	bl	800d504 <__retarget_lock_release_recursive>
 800d80a:	89ab      	ldrh	r3, [r5, #12]
 800d80c:	065b      	lsls	r3, r3, #25
 800d80e:	f53f af1f 	bmi.w	800d650 <_vfiprintf_r+0x44>
 800d812:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d814:	e71e      	b.n	800d654 <_vfiprintf_r+0x48>
 800d816:	ab03      	add	r3, sp, #12
 800d818:	9300      	str	r3, [sp, #0]
 800d81a:	462a      	mov	r2, r5
 800d81c:	4b05      	ldr	r3, [pc, #20]	@ (800d834 <_vfiprintf_r+0x228>)
 800d81e:	a904      	add	r1, sp, #16
 800d820:	4630      	mov	r0, r6
 800d822:	f000 f879 	bl	800d918 <_printf_i>
 800d826:	e7e4      	b.n	800d7f2 <_vfiprintf_r+0x1e6>
 800d828:	0800e610 	.word	0x0800e610
 800d82c:	0800e61a 	.word	0x0800e61a
 800d830:	00000000 	.word	0x00000000
 800d834:	0800d5e7 	.word	0x0800d5e7
 800d838:	0800e616 	.word	0x0800e616

0800d83c <_printf_common>:
 800d83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d840:	4616      	mov	r6, r2
 800d842:	4698      	mov	r8, r3
 800d844:	688a      	ldr	r2, [r1, #8]
 800d846:	690b      	ldr	r3, [r1, #16]
 800d848:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d84c:	4293      	cmp	r3, r2
 800d84e:	bfb8      	it	lt
 800d850:	4613      	movlt	r3, r2
 800d852:	6033      	str	r3, [r6, #0]
 800d854:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d858:	4607      	mov	r7, r0
 800d85a:	460c      	mov	r4, r1
 800d85c:	b10a      	cbz	r2, 800d862 <_printf_common+0x26>
 800d85e:	3301      	adds	r3, #1
 800d860:	6033      	str	r3, [r6, #0]
 800d862:	6823      	ldr	r3, [r4, #0]
 800d864:	0699      	lsls	r1, r3, #26
 800d866:	bf42      	ittt	mi
 800d868:	6833      	ldrmi	r3, [r6, #0]
 800d86a:	3302      	addmi	r3, #2
 800d86c:	6033      	strmi	r3, [r6, #0]
 800d86e:	6825      	ldr	r5, [r4, #0]
 800d870:	f015 0506 	ands.w	r5, r5, #6
 800d874:	d106      	bne.n	800d884 <_printf_common+0x48>
 800d876:	f104 0a19 	add.w	sl, r4, #25
 800d87a:	68e3      	ldr	r3, [r4, #12]
 800d87c:	6832      	ldr	r2, [r6, #0]
 800d87e:	1a9b      	subs	r3, r3, r2
 800d880:	42ab      	cmp	r3, r5
 800d882:	dc26      	bgt.n	800d8d2 <_printf_common+0x96>
 800d884:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d888:	6822      	ldr	r2, [r4, #0]
 800d88a:	3b00      	subs	r3, #0
 800d88c:	bf18      	it	ne
 800d88e:	2301      	movne	r3, #1
 800d890:	0692      	lsls	r2, r2, #26
 800d892:	d42b      	bmi.n	800d8ec <_printf_common+0xb0>
 800d894:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d898:	4641      	mov	r1, r8
 800d89a:	4638      	mov	r0, r7
 800d89c:	47c8      	blx	r9
 800d89e:	3001      	adds	r0, #1
 800d8a0:	d01e      	beq.n	800d8e0 <_printf_common+0xa4>
 800d8a2:	6823      	ldr	r3, [r4, #0]
 800d8a4:	6922      	ldr	r2, [r4, #16]
 800d8a6:	f003 0306 	and.w	r3, r3, #6
 800d8aa:	2b04      	cmp	r3, #4
 800d8ac:	bf02      	ittt	eq
 800d8ae:	68e5      	ldreq	r5, [r4, #12]
 800d8b0:	6833      	ldreq	r3, [r6, #0]
 800d8b2:	1aed      	subeq	r5, r5, r3
 800d8b4:	68a3      	ldr	r3, [r4, #8]
 800d8b6:	bf0c      	ite	eq
 800d8b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d8bc:	2500      	movne	r5, #0
 800d8be:	4293      	cmp	r3, r2
 800d8c0:	bfc4      	itt	gt
 800d8c2:	1a9b      	subgt	r3, r3, r2
 800d8c4:	18ed      	addgt	r5, r5, r3
 800d8c6:	2600      	movs	r6, #0
 800d8c8:	341a      	adds	r4, #26
 800d8ca:	42b5      	cmp	r5, r6
 800d8cc:	d11a      	bne.n	800d904 <_printf_common+0xc8>
 800d8ce:	2000      	movs	r0, #0
 800d8d0:	e008      	b.n	800d8e4 <_printf_common+0xa8>
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	4652      	mov	r2, sl
 800d8d6:	4641      	mov	r1, r8
 800d8d8:	4638      	mov	r0, r7
 800d8da:	47c8      	blx	r9
 800d8dc:	3001      	adds	r0, #1
 800d8de:	d103      	bne.n	800d8e8 <_printf_common+0xac>
 800d8e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d8e8:	3501      	adds	r5, #1
 800d8ea:	e7c6      	b.n	800d87a <_printf_common+0x3e>
 800d8ec:	18e1      	adds	r1, r4, r3
 800d8ee:	1c5a      	adds	r2, r3, #1
 800d8f0:	2030      	movs	r0, #48	@ 0x30
 800d8f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d8f6:	4422      	add	r2, r4
 800d8f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d8fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d900:	3302      	adds	r3, #2
 800d902:	e7c7      	b.n	800d894 <_printf_common+0x58>
 800d904:	2301      	movs	r3, #1
 800d906:	4622      	mov	r2, r4
 800d908:	4641      	mov	r1, r8
 800d90a:	4638      	mov	r0, r7
 800d90c:	47c8      	blx	r9
 800d90e:	3001      	adds	r0, #1
 800d910:	d0e6      	beq.n	800d8e0 <_printf_common+0xa4>
 800d912:	3601      	adds	r6, #1
 800d914:	e7d9      	b.n	800d8ca <_printf_common+0x8e>
	...

0800d918 <_printf_i>:
 800d918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d91c:	7e0f      	ldrb	r7, [r1, #24]
 800d91e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d920:	2f78      	cmp	r7, #120	@ 0x78
 800d922:	4691      	mov	r9, r2
 800d924:	4680      	mov	r8, r0
 800d926:	460c      	mov	r4, r1
 800d928:	469a      	mov	sl, r3
 800d92a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d92e:	d807      	bhi.n	800d940 <_printf_i+0x28>
 800d930:	2f62      	cmp	r7, #98	@ 0x62
 800d932:	d80a      	bhi.n	800d94a <_printf_i+0x32>
 800d934:	2f00      	cmp	r7, #0
 800d936:	f000 80d2 	beq.w	800dade <_printf_i+0x1c6>
 800d93a:	2f58      	cmp	r7, #88	@ 0x58
 800d93c:	f000 80b9 	beq.w	800dab2 <_printf_i+0x19a>
 800d940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d944:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d948:	e03a      	b.n	800d9c0 <_printf_i+0xa8>
 800d94a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d94e:	2b15      	cmp	r3, #21
 800d950:	d8f6      	bhi.n	800d940 <_printf_i+0x28>
 800d952:	a101      	add	r1, pc, #4	@ (adr r1, 800d958 <_printf_i+0x40>)
 800d954:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d958:	0800d9b1 	.word	0x0800d9b1
 800d95c:	0800d9c5 	.word	0x0800d9c5
 800d960:	0800d941 	.word	0x0800d941
 800d964:	0800d941 	.word	0x0800d941
 800d968:	0800d941 	.word	0x0800d941
 800d96c:	0800d941 	.word	0x0800d941
 800d970:	0800d9c5 	.word	0x0800d9c5
 800d974:	0800d941 	.word	0x0800d941
 800d978:	0800d941 	.word	0x0800d941
 800d97c:	0800d941 	.word	0x0800d941
 800d980:	0800d941 	.word	0x0800d941
 800d984:	0800dac5 	.word	0x0800dac5
 800d988:	0800d9ef 	.word	0x0800d9ef
 800d98c:	0800da7f 	.word	0x0800da7f
 800d990:	0800d941 	.word	0x0800d941
 800d994:	0800d941 	.word	0x0800d941
 800d998:	0800dae7 	.word	0x0800dae7
 800d99c:	0800d941 	.word	0x0800d941
 800d9a0:	0800d9ef 	.word	0x0800d9ef
 800d9a4:	0800d941 	.word	0x0800d941
 800d9a8:	0800d941 	.word	0x0800d941
 800d9ac:	0800da87 	.word	0x0800da87
 800d9b0:	6833      	ldr	r3, [r6, #0]
 800d9b2:	1d1a      	adds	r2, r3, #4
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	6032      	str	r2, [r6, #0]
 800d9b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d9bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	e09d      	b.n	800db00 <_printf_i+0x1e8>
 800d9c4:	6833      	ldr	r3, [r6, #0]
 800d9c6:	6820      	ldr	r0, [r4, #0]
 800d9c8:	1d19      	adds	r1, r3, #4
 800d9ca:	6031      	str	r1, [r6, #0]
 800d9cc:	0606      	lsls	r6, r0, #24
 800d9ce:	d501      	bpl.n	800d9d4 <_printf_i+0xbc>
 800d9d0:	681d      	ldr	r5, [r3, #0]
 800d9d2:	e003      	b.n	800d9dc <_printf_i+0xc4>
 800d9d4:	0645      	lsls	r5, r0, #25
 800d9d6:	d5fb      	bpl.n	800d9d0 <_printf_i+0xb8>
 800d9d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d9dc:	2d00      	cmp	r5, #0
 800d9de:	da03      	bge.n	800d9e8 <_printf_i+0xd0>
 800d9e0:	232d      	movs	r3, #45	@ 0x2d
 800d9e2:	426d      	negs	r5, r5
 800d9e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d9e8:	4859      	ldr	r0, [pc, #356]	@ (800db50 <_printf_i+0x238>)
 800d9ea:	230a      	movs	r3, #10
 800d9ec:	e011      	b.n	800da12 <_printf_i+0xfa>
 800d9ee:	6821      	ldr	r1, [r4, #0]
 800d9f0:	6833      	ldr	r3, [r6, #0]
 800d9f2:	0608      	lsls	r0, r1, #24
 800d9f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d9f8:	d402      	bmi.n	800da00 <_printf_i+0xe8>
 800d9fa:	0649      	lsls	r1, r1, #25
 800d9fc:	bf48      	it	mi
 800d9fe:	b2ad      	uxthmi	r5, r5
 800da00:	2f6f      	cmp	r7, #111	@ 0x6f
 800da02:	4853      	ldr	r0, [pc, #332]	@ (800db50 <_printf_i+0x238>)
 800da04:	6033      	str	r3, [r6, #0]
 800da06:	bf14      	ite	ne
 800da08:	230a      	movne	r3, #10
 800da0a:	2308      	moveq	r3, #8
 800da0c:	2100      	movs	r1, #0
 800da0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800da12:	6866      	ldr	r6, [r4, #4]
 800da14:	60a6      	str	r6, [r4, #8]
 800da16:	2e00      	cmp	r6, #0
 800da18:	bfa2      	ittt	ge
 800da1a:	6821      	ldrge	r1, [r4, #0]
 800da1c:	f021 0104 	bicge.w	r1, r1, #4
 800da20:	6021      	strge	r1, [r4, #0]
 800da22:	b90d      	cbnz	r5, 800da28 <_printf_i+0x110>
 800da24:	2e00      	cmp	r6, #0
 800da26:	d04b      	beq.n	800dac0 <_printf_i+0x1a8>
 800da28:	4616      	mov	r6, r2
 800da2a:	fbb5 f1f3 	udiv	r1, r5, r3
 800da2e:	fb03 5711 	mls	r7, r3, r1, r5
 800da32:	5dc7      	ldrb	r7, [r0, r7]
 800da34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800da38:	462f      	mov	r7, r5
 800da3a:	42bb      	cmp	r3, r7
 800da3c:	460d      	mov	r5, r1
 800da3e:	d9f4      	bls.n	800da2a <_printf_i+0x112>
 800da40:	2b08      	cmp	r3, #8
 800da42:	d10b      	bne.n	800da5c <_printf_i+0x144>
 800da44:	6823      	ldr	r3, [r4, #0]
 800da46:	07df      	lsls	r7, r3, #31
 800da48:	d508      	bpl.n	800da5c <_printf_i+0x144>
 800da4a:	6923      	ldr	r3, [r4, #16]
 800da4c:	6861      	ldr	r1, [r4, #4]
 800da4e:	4299      	cmp	r1, r3
 800da50:	bfde      	ittt	le
 800da52:	2330      	movle	r3, #48	@ 0x30
 800da54:	f806 3c01 	strble.w	r3, [r6, #-1]
 800da58:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800da5c:	1b92      	subs	r2, r2, r6
 800da5e:	6122      	str	r2, [r4, #16]
 800da60:	f8cd a000 	str.w	sl, [sp]
 800da64:	464b      	mov	r3, r9
 800da66:	aa03      	add	r2, sp, #12
 800da68:	4621      	mov	r1, r4
 800da6a:	4640      	mov	r0, r8
 800da6c:	f7ff fee6 	bl	800d83c <_printf_common>
 800da70:	3001      	adds	r0, #1
 800da72:	d14a      	bne.n	800db0a <_printf_i+0x1f2>
 800da74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da78:	b004      	add	sp, #16
 800da7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da7e:	6823      	ldr	r3, [r4, #0]
 800da80:	f043 0320 	orr.w	r3, r3, #32
 800da84:	6023      	str	r3, [r4, #0]
 800da86:	4833      	ldr	r0, [pc, #204]	@ (800db54 <_printf_i+0x23c>)
 800da88:	2778      	movs	r7, #120	@ 0x78
 800da8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800da8e:	6823      	ldr	r3, [r4, #0]
 800da90:	6831      	ldr	r1, [r6, #0]
 800da92:	061f      	lsls	r7, r3, #24
 800da94:	f851 5b04 	ldr.w	r5, [r1], #4
 800da98:	d402      	bmi.n	800daa0 <_printf_i+0x188>
 800da9a:	065f      	lsls	r7, r3, #25
 800da9c:	bf48      	it	mi
 800da9e:	b2ad      	uxthmi	r5, r5
 800daa0:	6031      	str	r1, [r6, #0]
 800daa2:	07d9      	lsls	r1, r3, #31
 800daa4:	bf44      	itt	mi
 800daa6:	f043 0320 	orrmi.w	r3, r3, #32
 800daaa:	6023      	strmi	r3, [r4, #0]
 800daac:	b11d      	cbz	r5, 800dab6 <_printf_i+0x19e>
 800daae:	2310      	movs	r3, #16
 800dab0:	e7ac      	b.n	800da0c <_printf_i+0xf4>
 800dab2:	4827      	ldr	r0, [pc, #156]	@ (800db50 <_printf_i+0x238>)
 800dab4:	e7e9      	b.n	800da8a <_printf_i+0x172>
 800dab6:	6823      	ldr	r3, [r4, #0]
 800dab8:	f023 0320 	bic.w	r3, r3, #32
 800dabc:	6023      	str	r3, [r4, #0]
 800dabe:	e7f6      	b.n	800daae <_printf_i+0x196>
 800dac0:	4616      	mov	r6, r2
 800dac2:	e7bd      	b.n	800da40 <_printf_i+0x128>
 800dac4:	6833      	ldr	r3, [r6, #0]
 800dac6:	6825      	ldr	r5, [r4, #0]
 800dac8:	6961      	ldr	r1, [r4, #20]
 800daca:	1d18      	adds	r0, r3, #4
 800dacc:	6030      	str	r0, [r6, #0]
 800dace:	062e      	lsls	r6, r5, #24
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	d501      	bpl.n	800dad8 <_printf_i+0x1c0>
 800dad4:	6019      	str	r1, [r3, #0]
 800dad6:	e002      	b.n	800dade <_printf_i+0x1c6>
 800dad8:	0668      	lsls	r0, r5, #25
 800dada:	d5fb      	bpl.n	800dad4 <_printf_i+0x1bc>
 800dadc:	8019      	strh	r1, [r3, #0]
 800dade:	2300      	movs	r3, #0
 800dae0:	6123      	str	r3, [r4, #16]
 800dae2:	4616      	mov	r6, r2
 800dae4:	e7bc      	b.n	800da60 <_printf_i+0x148>
 800dae6:	6833      	ldr	r3, [r6, #0]
 800dae8:	1d1a      	adds	r2, r3, #4
 800daea:	6032      	str	r2, [r6, #0]
 800daec:	681e      	ldr	r6, [r3, #0]
 800daee:	6862      	ldr	r2, [r4, #4]
 800daf0:	2100      	movs	r1, #0
 800daf2:	4630      	mov	r0, r6
 800daf4:	f7f2 fb74 	bl	80001e0 <memchr>
 800daf8:	b108      	cbz	r0, 800dafe <_printf_i+0x1e6>
 800dafa:	1b80      	subs	r0, r0, r6
 800dafc:	6060      	str	r0, [r4, #4]
 800dafe:	6863      	ldr	r3, [r4, #4]
 800db00:	6123      	str	r3, [r4, #16]
 800db02:	2300      	movs	r3, #0
 800db04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db08:	e7aa      	b.n	800da60 <_printf_i+0x148>
 800db0a:	6923      	ldr	r3, [r4, #16]
 800db0c:	4632      	mov	r2, r6
 800db0e:	4649      	mov	r1, r9
 800db10:	4640      	mov	r0, r8
 800db12:	47d0      	blx	sl
 800db14:	3001      	adds	r0, #1
 800db16:	d0ad      	beq.n	800da74 <_printf_i+0x15c>
 800db18:	6823      	ldr	r3, [r4, #0]
 800db1a:	079b      	lsls	r3, r3, #30
 800db1c:	d413      	bmi.n	800db46 <_printf_i+0x22e>
 800db1e:	68e0      	ldr	r0, [r4, #12]
 800db20:	9b03      	ldr	r3, [sp, #12]
 800db22:	4298      	cmp	r0, r3
 800db24:	bfb8      	it	lt
 800db26:	4618      	movlt	r0, r3
 800db28:	e7a6      	b.n	800da78 <_printf_i+0x160>
 800db2a:	2301      	movs	r3, #1
 800db2c:	4632      	mov	r2, r6
 800db2e:	4649      	mov	r1, r9
 800db30:	4640      	mov	r0, r8
 800db32:	47d0      	blx	sl
 800db34:	3001      	adds	r0, #1
 800db36:	d09d      	beq.n	800da74 <_printf_i+0x15c>
 800db38:	3501      	adds	r5, #1
 800db3a:	68e3      	ldr	r3, [r4, #12]
 800db3c:	9903      	ldr	r1, [sp, #12]
 800db3e:	1a5b      	subs	r3, r3, r1
 800db40:	42ab      	cmp	r3, r5
 800db42:	dcf2      	bgt.n	800db2a <_printf_i+0x212>
 800db44:	e7eb      	b.n	800db1e <_printf_i+0x206>
 800db46:	2500      	movs	r5, #0
 800db48:	f104 0619 	add.w	r6, r4, #25
 800db4c:	e7f5      	b.n	800db3a <_printf_i+0x222>
 800db4e:	bf00      	nop
 800db50:	0800e621 	.word	0x0800e621
 800db54:	0800e632 	.word	0x0800e632

0800db58 <__swhatbuf_r>:
 800db58:	b570      	push	{r4, r5, r6, lr}
 800db5a:	460c      	mov	r4, r1
 800db5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db60:	2900      	cmp	r1, #0
 800db62:	b096      	sub	sp, #88	@ 0x58
 800db64:	4615      	mov	r5, r2
 800db66:	461e      	mov	r6, r3
 800db68:	da0d      	bge.n	800db86 <__swhatbuf_r+0x2e>
 800db6a:	89a3      	ldrh	r3, [r4, #12]
 800db6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800db70:	f04f 0100 	mov.w	r1, #0
 800db74:	bf14      	ite	ne
 800db76:	2340      	movne	r3, #64	@ 0x40
 800db78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db7c:	2000      	movs	r0, #0
 800db7e:	6031      	str	r1, [r6, #0]
 800db80:	602b      	str	r3, [r5, #0]
 800db82:	b016      	add	sp, #88	@ 0x58
 800db84:	bd70      	pop	{r4, r5, r6, pc}
 800db86:	466a      	mov	r2, sp
 800db88:	f000 f848 	bl	800dc1c <_fstat_r>
 800db8c:	2800      	cmp	r0, #0
 800db8e:	dbec      	blt.n	800db6a <__swhatbuf_r+0x12>
 800db90:	9901      	ldr	r1, [sp, #4]
 800db92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db9a:	4259      	negs	r1, r3
 800db9c:	4159      	adcs	r1, r3
 800db9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dba2:	e7eb      	b.n	800db7c <__swhatbuf_r+0x24>

0800dba4 <__smakebuf_r>:
 800dba4:	898b      	ldrh	r3, [r1, #12]
 800dba6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dba8:	079d      	lsls	r5, r3, #30
 800dbaa:	4606      	mov	r6, r0
 800dbac:	460c      	mov	r4, r1
 800dbae:	d507      	bpl.n	800dbc0 <__smakebuf_r+0x1c>
 800dbb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dbb4:	6023      	str	r3, [r4, #0]
 800dbb6:	6123      	str	r3, [r4, #16]
 800dbb8:	2301      	movs	r3, #1
 800dbba:	6163      	str	r3, [r4, #20]
 800dbbc:	b003      	add	sp, #12
 800dbbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbc0:	ab01      	add	r3, sp, #4
 800dbc2:	466a      	mov	r2, sp
 800dbc4:	f7ff ffc8 	bl	800db58 <__swhatbuf_r>
 800dbc8:	9f00      	ldr	r7, [sp, #0]
 800dbca:	4605      	mov	r5, r0
 800dbcc:	4639      	mov	r1, r7
 800dbce:	4630      	mov	r0, r6
 800dbd0:	f7ff f89e 	bl	800cd10 <_malloc_r>
 800dbd4:	b948      	cbnz	r0, 800dbea <__smakebuf_r+0x46>
 800dbd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbda:	059a      	lsls	r2, r3, #22
 800dbdc:	d4ee      	bmi.n	800dbbc <__smakebuf_r+0x18>
 800dbde:	f023 0303 	bic.w	r3, r3, #3
 800dbe2:	f043 0302 	orr.w	r3, r3, #2
 800dbe6:	81a3      	strh	r3, [r4, #12]
 800dbe8:	e7e2      	b.n	800dbb0 <__smakebuf_r+0xc>
 800dbea:	89a3      	ldrh	r3, [r4, #12]
 800dbec:	6020      	str	r0, [r4, #0]
 800dbee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dbf2:	81a3      	strh	r3, [r4, #12]
 800dbf4:	9b01      	ldr	r3, [sp, #4]
 800dbf6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dbfa:	b15b      	cbz	r3, 800dc14 <__smakebuf_r+0x70>
 800dbfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dc00:	4630      	mov	r0, r6
 800dc02:	f000 f81d 	bl	800dc40 <_isatty_r>
 800dc06:	b128      	cbz	r0, 800dc14 <__smakebuf_r+0x70>
 800dc08:	89a3      	ldrh	r3, [r4, #12]
 800dc0a:	f023 0303 	bic.w	r3, r3, #3
 800dc0e:	f043 0301 	orr.w	r3, r3, #1
 800dc12:	81a3      	strh	r3, [r4, #12]
 800dc14:	89a3      	ldrh	r3, [r4, #12]
 800dc16:	431d      	orrs	r5, r3
 800dc18:	81a5      	strh	r5, [r4, #12]
 800dc1a:	e7cf      	b.n	800dbbc <__smakebuf_r+0x18>

0800dc1c <_fstat_r>:
 800dc1c:	b538      	push	{r3, r4, r5, lr}
 800dc1e:	4d07      	ldr	r5, [pc, #28]	@ (800dc3c <_fstat_r+0x20>)
 800dc20:	2300      	movs	r3, #0
 800dc22:	4604      	mov	r4, r0
 800dc24:	4608      	mov	r0, r1
 800dc26:	4611      	mov	r1, r2
 800dc28:	602b      	str	r3, [r5, #0]
 800dc2a:	f7fa ff68 	bl	8008afe <_fstat>
 800dc2e:	1c43      	adds	r3, r0, #1
 800dc30:	d102      	bne.n	800dc38 <_fstat_r+0x1c>
 800dc32:	682b      	ldr	r3, [r5, #0]
 800dc34:	b103      	cbz	r3, 800dc38 <_fstat_r+0x1c>
 800dc36:	6023      	str	r3, [r4, #0]
 800dc38:	bd38      	pop	{r3, r4, r5, pc}
 800dc3a:	bf00      	nop
 800dc3c:	20000770 	.word	0x20000770

0800dc40 <_isatty_r>:
 800dc40:	b538      	push	{r3, r4, r5, lr}
 800dc42:	4d06      	ldr	r5, [pc, #24]	@ (800dc5c <_isatty_r+0x1c>)
 800dc44:	2300      	movs	r3, #0
 800dc46:	4604      	mov	r4, r0
 800dc48:	4608      	mov	r0, r1
 800dc4a:	602b      	str	r3, [r5, #0]
 800dc4c:	f7fa ff67 	bl	8008b1e <_isatty>
 800dc50:	1c43      	adds	r3, r0, #1
 800dc52:	d102      	bne.n	800dc5a <_isatty_r+0x1a>
 800dc54:	682b      	ldr	r3, [r5, #0]
 800dc56:	b103      	cbz	r3, 800dc5a <_isatty_r+0x1a>
 800dc58:	6023      	str	r3, [r4, #0]
 800dc5a:	bd38      	pop	{r3, r4, r5, pc}
 800dc5c:	20000770 	.word	0x20000770

0800dc60 <_init>:
 800dc60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc62:	bf00      	nop
 800dc64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc66:	bc08      	pop	{r3}
 800dc68:	469e      	mov	lr, r3
 800dc6a:	4770      	bx	lr

0800dc6c <_fini>:
 800dc6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc6e:	bf00      	nop
 800dc70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc72:	bc08      	pop	{r3}
 800dc74:	469e      	mov	lr, r3
 800dc76:	4770      	bx	lr
