# Labs 5 & 6 - The Write-Back (WB) Stage and MIPS Datapath

## Lab 5
## Overview
- ### Purpose
  - 
- ### Components
  - [**Multiplexer (MUX)**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/mux_2x1_32bit.v)**:**
- ### Connections
  - 
- ### Expected Inputs & Outputs
  - 

## Code
### Block diagram for the WB stage
### ![Block diagram](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/wb%20stage%20block%20diagram.png)
### You can find the code for the WB stage [*here*]()

## Lab 6
## Overview
- ### Purpose
  - 
- ### Components
  - [**IF Stage**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/if_stage.v)**:**
  - [**ID Stage**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/id_stage.v)**:**
  - [**EX Stage**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/ex_stage.v)**:**
  - [**MEM Stage**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/mem_stage.v)**:**
  - [**WB Stage**](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/wb_stage.v)**:**
- ### Expected Inputs & Outputs
  - 

## Code
### Block diagram for the MIPS datapath
### ![Block diagram](https://github.com/fctanglao/ComputerArchitectureLabs/blob/main/Labs%205%20%26%206/mips%20datapath%20block%20diagram.png)
### You can find the code for the MIPS datapath [*here*]()

## Screenshot
### Testbench for the MIPS datapath
### ![Testbench]()
### You can find the code for the MIPS datapath testbench [*here*]()

## Conclusion
- ### Protection Against Hazards
  -   
- ### Instruction Reordering
  - 
- ### WT and/or WB Improvements
  - 
