
*** Running vivado
    with args -log game_topshell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_topshell.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game_topshell.tcl -notrace
Command: synth_design -top game_topshell -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 856668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 382.840 ; gain = 98.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_topshell' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
INFO: [Synth 8-3491] module 'vga_driver_part4_2' declared at 'T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:13' bound to instance 'display_to_vga' of component 'vga_driver_part4_2' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:118]
INFO: [Synth 8-638] synthesizing module 'vga_driver_part4_2' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'vga_driver_part4_2' (1#1) [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-637] synthesizing blackbox instance 'RAM_0_Port' of component 'blk_mem_gen_0' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:128]
INFO: [Synth 8-3491] module 'button_control' declared at 'T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:7' bound to instance 'button_control_port' of component 'button_control' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:140]
INFO: [Synth 8-638] synthesizing module 'button_control' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:21]
WARNING: [Synth 8-614] signal 'btnc_mp' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:36]
WARNING: [Synth 8-614] signal 'btnl_mp' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:36]
WARNING: [Synth 8-614] signal 'btnu_mp' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:36]
WARNING: [Synth 8-614] signal 'btnd_mp' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:36]
WARNING: [Synth 8-614] signal 'btnr_mp' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:36]
WARNING: [Synth 8-614] signal 'x_cord' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:138]
WARNING: [Synth 8-614] signal 'y_cord' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:138]
WARNING: [Synth 8-614] signal 'data_out' is read in the process but is not in the sensitivity list [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'button_control' (2#1) [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:21]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:164]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer2' to cell 'BUFG' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'game_topshell' (3#1) [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 438.098 ; gain = 153.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 438.098 ; gain = 153.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 438.098 ; gain = 153.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
Finished Parsing XDC File [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/game_topshell_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_topshell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_topshell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 758.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 758.848 ; gain = 474.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 758.848 ; gain = 474.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 758.848 ; gain = 474.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_control'
INFO: [Synth 8-5544] ROM "data_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'write_signal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:68]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
          update_current |                              010 |                               01
             update_next |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'button_control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'leftsignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'upsignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'downsignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'rightsignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'centersignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'datasignal_reg' [T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/button_control2.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 758.848 ; gain = 474.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_topshell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga_driver_part4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module button_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "display_to_vga/posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "display_to_vga/counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_to_vga/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[0]' (FD) to 'display_to_vga/color_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[1]' (FD) to 'display_to_vga/color_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[2]' (FD) to 'display_to_vga/color_reg[3]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[4]' (FD) to 'display_to_vga/color_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[5]' (FD) to 'display_to_vga/color_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[6]' (FD) to 'display_to_vga/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[7]' (FD) to 'display_to_vga/color_reg[8]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[8]' (FD) to 'display_to_vga/color_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[9]' (FD) to 'display_to_vga/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[10]' (FD) to 'display_to_vga/color_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 758.848 ; gain = 474.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 764.406 ; gain = 479.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 786.324 ; gain = 501.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     4|
|3     |CARRY4               |    64|
|4     |LUT1                 |    13|
|5     |LUT2                 |   167|
|6     |LUT3                 |     6|
|7     |LUT4                 |    31|
|8     |LUT5                 |    26|
|9     |LUT6                 |    39|
|10    |MUXF7                |     6|
|11    |FDCE                 |     2|
|12    |FDPE                 |     1|
|13    |FDRE                 |   211|
|14    |LD                   |    10|
|15    |IBUF                 |     7|
|16    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   |   603|
|2     |  button_control_port |button_control     |    85|
|3     |  display_to_vga      |vga_driver_part4_2 |   387|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 787.094 ; gain = 502.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 787.094 ; gain = 181.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 787.094 ; gain = 502.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 787.641 ; gain = 515.277
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'T:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/game_topshell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_topshell_utilization_synth.rpt -pb game_topshell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 787.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 31 13:57:42 2019...

*** Running vivado
    with args -log game_topshell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_topshell.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game_topshell.tcl -notrace
Command: synth_design -top game_topshell -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 485.754 ; gain = 100.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_topshell' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
INFO: [Synth 8-3491] module 'vga_driver_part4_2' declared at 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:13' bound to instance 'display_to_vga' of component 'vga_driver_part4_2' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:118]
INFO: [Synth 8-638] synthesizing module 'vga_driver_part4_2' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'vga_driver_part4_2' (1#1) [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/.Xil/Vivado-8772-MECHA-5/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'RAM_0_Port' of component 'blk_mem_gen_1' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/.Xil/Vivado-8772-MECHA-5/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-637] synthesizing blackbox instance 'button_control_port' of component 'button_control3' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:140]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:164]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer2' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'game_topshell' (2#1) [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 541.996 ; gain = 156.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 541.996 ; gain = 156.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 541.996 ; gain = 156.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Finished Parsing XDC File [o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_topshell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_topshell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 861.559 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.559 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 861.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM_0_Port. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_topshell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga_driver_part4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "display_to_vga/posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "display_to_vga/counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_to_vga/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[0]' (FD) to 'display_to_vga/color_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[1]' (FD) to 'display_to_vga/color_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[2]' (FD) to 'display_to_vga/color_reg[3]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[4]' (FD) to 'display_to_vga/color_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[5]' (FD) to 'display_to_vga/color_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[6]' (FD) to 'display_to_vga/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[7]' (FD) to 'display_to_vga/color_reg[8]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[8]' (FD) to 'display_to_vga/color_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[9]' (FD) to 'display_to_vga/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[10]' (FD) to 'display_to_vga/color_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 861.559 ; gain = 475.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_1   |         1|
|2     |button_control3 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |blk_mem_gen_1_bbox_0   |     1|
|2     |button_control3_bbox_1 |     1|
|3     |BUFG                   |     4|
|4     |CARRY4                 |    64|
|5     |LUT1                   |    11|
|6     |LUT2                   |   161|
|7     |LUT3                   |     3|
|8     |LUT4                   |    27|
|9     |LUT5                   |    21|
|10    |LUT6                   |    18|
|11    |FDRE                   |   186|
|12    |IBUF                   |     7|
|13    |OBUF                   |    14|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   532|
|2     |  display_to_vga |vga_driver_part4_2 |   387|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 879.289 ; gain = 174.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 879.289 ; gain = 493.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 879.695 ; gain = 505.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.695 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/game_topshell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_topshell_utilization_synth.rpt -pb game_topshell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 14:20:59 2019...

*** Running vivado
    with args -log game_topshell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_topshell.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source game_topshell.tcl -notrace
Command: synth_design -top game_topshell -part xc7a35tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.703 ; gain = 100.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_topshell' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
INFO: [Synth 8-3491] module 'vga_driver_part4_2' declared at 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:13' bound to instance 'display_to_vga' of component 'vga_driver_part4_2' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:118]
INFO: [Synth 8-638] synthesizing module 'vga_driver_part4_2' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'vga_driver_part4_2' (1#1) [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/vga_driver_part4_2.vhd:27]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/.Xil/Vivado-6284-MECHA-5/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'RAM_0_Port' of component 'blk_mem_gen_1' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:128]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/.Xil/Vivado-6284-MECHA-5/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-637] synthesizing blackbox instance 'button_control_port2' of component 'button_control3' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:140]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:164]
INFO: [Synth 8-113] binding component instance 'Slow_clock_buffer2' to cell 'BUFG' [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'game_topshell' (2#1) [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/new/game_topshell.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 543.348 ; gain = 156.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 543.348 ; gain = 156.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 543.348 ; gain = 156.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Finished Parsing XDC File [o:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/sources_1/ip/blk_mem_gen_1_1/blk_mem_gen_1/blk_mem_gen_0_in_context.xdc] for cell 'RAM_0_Port'
Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.srcs/constrs_1/imports/lab5_files-1/lab5-17X.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_topshell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_topshell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.570 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 862.570 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 862.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM_0_Port. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_topshell 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vga_driver_part4_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "display_to_vga/posH" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/posV" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "display_to_vga/counterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "display_to_vga/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "display_to_vga/clk25_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1MHz_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_unbuf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[0]' (FD) to 'display_to_vga/color_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[1]' (FD) to 'display_to_vga/color_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[2]' (FD) to 'display_to_vga/color_reg[3]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[4]' (FD) to 'display_to_vga/color_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[5]' (FD) to 'display_to_vga/color_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[6]' (FD) to 'display_to_vga/color_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[7]' (FD) to 'display_to_vga/color_reg[8]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[8]' (FD) to 'display_to_vga/color_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[9]' (FD) to 'display_to_vga/color_reg[10]'
INFO: [Synth 8-3886] merging instance 'display_to_vga/color_reg[10]' (FD) to 'display_to_vga/color_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 862.570 ; gain = 475.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_1   |         1|
|2     |button_control3 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |blk_mem_gen_1_bbox_0   |     1|
|2     |button_control3_bbox_1 |     1|
|3     |BUFG                   |     4|
|4     |CARRY4                 |    64|
|5     |LUT1                   |    11|
|6     |LUT2                   |   161|
|7     |LUT3                   |     3|
|8     |LUT4                   |    27|
|9     |LUT5                   |    21|
|10    |LUT6                   |    18|
|11    |FDRE                   |   186|
|12    |IBUF                   |     7|
|13    |OBUF                   |    14|
+------+-----------------------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   532|
|2     |  display_to_vga |vga_driver_part4_2 |   387|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 880.359 ; gain = 174.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 880.359 ; gain = 493.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 880.359 ; gain = 505.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 880.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/engs31/finalproject/project_with_topshell_1/project_with_topshell_1.runs/synth_1/game_topshell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file game_topshell_utilization_synth.rpt -pb game_topshell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 14:24:26 2019...
