

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Oct 22 11:12:00 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_f_u
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2682369|  2682369|  2682369|  2682369|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  2682368|  2682368|       124|          -|          -|  21632|    no    |
        | + W_Row_Loop                     |      120|      120|        40|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        |  ++ Chan_Loop                    |       12|       12|         4|          -|          -|      3|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    662|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        -|      -|     338|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     709|   1896|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_1_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|   288|   32|     1|         9216|
    |conv_1_weights_2_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        4|  0|   0|    0|   896|  128|     4|        28672|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_730_p2       |     +    |      0|  0|  13|           1|          11|
    |add_ln24_1_fu_802_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_855_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_749_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_776_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_11_fu_786_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_12_fu_816_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_13_fu_829_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_14_fu_839_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_15_fu_869_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln26_16_fu_882_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln26_17_fu_892_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln26_2_fu_381_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_465_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_512_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_530_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_644_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_7_fu_671_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_8_fu_698_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_9_fu_763_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_fu_605_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_560_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_393_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_375_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_725_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_399_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_577_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_634_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_665_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_3_fu_692_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_719_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_599_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_938_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_459_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_405_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_453_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_571_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_796_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_2_fu_849_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_743_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_926_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_920_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_387_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_932_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_471_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_736_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_419_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_431_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_439_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_477_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_485_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_518_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_536_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_411_p3    |  select  |      0|  0|   5|           1|           1|
    |xor_ln35_fu_447_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 662|         337|         334|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  89|         18|    1|         18|
    |c_0_reg_229               |   9|          2|    5|         10|
    |ch_0_0_reg_285            |   9|          2|    2|          4|
    |ch_0_1_reg_307            |   9|          2|    2|          4|
    |ch_0_2_reg_330            |   9|          2|    2|          4|
    |conv_input_address0       |  21|          4|   12|         48|
    |f_0_reg_240               |   9|          2|    6|         12|
    |grp_fu_341_p0             |  27|          5|   32|        160|
    |grp_fu_341_p1             |  15|          3|   32|         96|
    |grp_fu_350_p0             |  21|          4|   32|        128|
    |indvar_flatten21_reg_195  |   9|          2|   15|         30|
    |indvar_flatten_reg_217    |   9|          2|   11|         22|
    |r_0_reg_206               |   9|          2|    5|         10|
    |w_sum_0_reg_262           |   9|          2|   32|         64|
    |w_sum_2_0_reg_274         |   9|          2|   32|         64|
    |w_sum_2_1_reg_296         |   9|          2|   32|         64|
    |w_sum_2_2_reg_318         |   9|          2|   32|         64|
    |wr_0_reg_251              |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 290|         60|  287|        806|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_1099       |   2|   0|    2|          0|
    |add_ln24_2_reg_1127       |   2|   0|    2|          0|
    |add_ln24_reg_1071         |   2|   0|    2|          0|
    |add_ln8_reg_965           |  15|   0|   15|          0|
    |ap_CS_fsm                 |  17|   0|   17|          0|
    |c_0_reg_229               |   5|   0|    5|          0|
    |ch_0_0_reg_285            |   2|   0|    2|          0|
    |ch_0_1_reg_307            |   2|   0|    2|          0|
    |ch_0_2_reg_330            |   2|   0|    2|          0|
    |conv_out_addr_reg_1018    |  15|   0|   15|          0|
    |f_0_reg_240               |   6|   0|    6|          0|
    |f_reg_1058                |   6|   0|    6|          0|
    |icmp_ln11_reg_970         |   1|   0|    1|          0|
    |indvar_flatten21_reg_195  |  15|   0|   15|          0|
    |indvar_flatten_reg_217    |  11|   0|   11|          0|
    |r_0_reg_206               |   5|   0|    5|          0|
    |select_ln11_reg_1063      |  11|   0|   11|          0|
    |select_ln35_1_reg_975     |   5|   0|    5|          0|
    |select_ln35_4_reg_981     |   6|   0|    6|          0|
    |select_ln35_5_reg_986     |   5|   0|    5|          0|
    |sub_ln26_2_reg_1038       |  13|   0|   13|          0|
    |sub_ln26_3_reg_1043       |  13|   0|   13|          0|
    |sub_ln26_4_reg_1048       |  13|   0|   13|          0|
    |sub_ln26_reg_1031         |   5|   0|    5|          0|
    |w_sum_0_reg_262           |  32|   0|   32|          0|
    |w_sum_2_0_reg_274         |  32|   0|   32|          0|
    |w_sum_2_1_reg_296         |  32|   0|   32|          0|
    |w_sum_2_2_reg_318         |  32|   0|   32|          0|
    |wr_0_reg_251              |   2|   0|    2|          0|
    |wr_reg_1026               |   2|   0|    2|          0|
    |zext_ln26_reg_1006        |   6|   0|   64|         58|
    |zext_ln35_1_reg_991       |   5|   0|   12|          7|
    |zext_ln35_3_reg_996       |   5|   0|   12|          7|
    |zext_ln35_4_reg_1001      |   5|   0|   12|          7|
    |zext_ln35_5_reg_1011      |   6|   0|   10|          4|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 338|   0|  421|         83|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

