Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jan 11 00:39:47 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lpc_top_control_sets_placed.rpt
| Design       : lpc_top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            3 |
| No           | No                    | Yes                    |             140 |           36 |
| No           | Yes                   | No                     |             273 |           39 |
| Yes          | No                    | No                     |              33 |            8 |
| Yes          | No                    | Yes                    |             155 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+-------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+------------------------------------+-------------------+------------------+----------------+--------------+
|  vairiance/clk_x |                                    |                   |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | laplacian/valid_o_i_1_n_0          |                   |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | laplacian/pixel_counter[3]_i_1_n_0 | rst_i_IBUF_inst/O |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/__0                      | rst_i_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/pixel_7[7]_i_1_n_0       | rst_i_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/temp_pixel_3[7]_i_1_n_0  | rst_i_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/temp_pixel_1_n_0         | rst_i_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/temp_pixel_5[7]_i_1_n_0  | rst_i_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/pixel_4[7]_i_1_n_0       |                   |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | rgb2gray/valid_x                   | rst_i_IBUF_inst/O |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | laplacian/valid_x                  | rst_i_IBUF_inst/O |                3 |             11 |         3.67 |
|  vairiance/clk_x | vairiance/var_o[15]_i_1_n_0        | rst_i_IBUF_inst/O |                3 |             16 |         5.33 |
|  clk_i_IBUF_BUFG | valid_i_IBUF_inst/O                | rst_i_IBUF_inst/O |                4 |             16 |         4.00 |
|  clk_i_IBUF_BUFG | laplacian/pixel_5[7]_i_1_n_0       |                   |                5 |             24 |         4.80 |
|  clk_i_IBUF_BUFG |                                    |                   |                4 |             34 |         8.50 |
|  vairiance/clk_x | vairiance/vsum0                    | laplacian/AR[0]   |               15 |             60 |         4.00 |
|  vairiance/clk_x |                                    | laplacian/AR[0]   |               17 |             66 |         3.88 |
|  vairiance/clk_x |                                    | vairiance/SCLR    |                6 |             75 |        12.50 |
|  vairiance/clk_x |                                    | rst_i_IBUF_inst/O |               18 |            115 |         6.39 |
|  clk_i_IBUF_BUFG |                                    | rst_i_IBUF_inst/O |               30 |            157 |         5.23 |
+------------------+------------------------------------+-------------------+------------------+----------------+--------------+


