{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "1a9c67592e9087db",
        "type": "tabs",
        "children": [
          {
            "id": "22e912234223fd9e",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/In-Near-Memory Computing.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "In-Near-Memory Computing"
            }
          },
          {
            "id": "422cb7a0ebd84b18",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Chip Finishing and Signoff.md",
                "mode": "source",
                "source": false
              },
              "icon": "lucide-file",
              "title": "Chip Finishing and Signoff"
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical",
                "autoReveal": false
              },
              "icon": "lucide-folder-closed",
              "title": "Files"
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Chip Finishing and Signoff.md",
                "followCursor": false,
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-list",
              "title": "Outline of Chip Finishing and Signoff"
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "sta",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              },
              "icon": "lucide-search",
              "title": "Search"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 424.5026054382324
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Computer Architecture/PaperReading/PIM/A Modern Primer on Processing in Memory.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-coming-in",
              "title": "Backlinks for A Modern Primer on Processing in Memory"
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Computer Architecture/PaperReading/PIM/A Modern Primer on Processing in Memory.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              },
              "icon": "links-going-out",
              "title": "Outgoing links from A Modern Primer on Processing in Memory"
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              },
              "icon": "lucide-tags",
              "title": "Tags"
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {},
              "icon": "lucide-bookmark",
              "title": "Bookmarks"
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {},
              "icon": "lucide-file",
              "title": "Plugin no longer active"
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              },
              "icon": "lucide-archive",
              "title": "All properties"
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "2fd97cb827b9533c",
  "lastOpenFiles": [
    "EE/Physical design/vlsi-expert.com/STA.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Timing Analysis.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Routing.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Clock Tree Synthesis (CTS).md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Placement.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Introduction.md",
    "Computer Architecture/Modern Processor Design/Advanced Instruction Flow Techniques.md",
    "EE/Physical design/Digital VLSI Design (RTL to GDS)/chapters/Chip Finishing and Signoff.md",
    "Computer Architecture/In-Near-Memory Computing.md",
    "resources/img/Pasted image 20250126171544.png",
    "resources/img/Pasted image 20250126170725.png",
    "resources/img/Pasted image 20250124141320.png",
    "resources/img/Pasted image 20250124141047.png",
    "resources/img/Pasted image 20250124140244.png",
    "resources/img/Pasted image 20250124134706.png",
    "resources/img/Pasted image 20250124132711.png",
    "resources/img/Pasted image 20250124124547.png",
    "resources/img/Pasted image 20250124123921.png",
    "resources/img/Pasted image 20250124122959.png",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
    "Computer Architecture/PaperReading/people/Sinclair.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/Memory Consistency Model.md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/TSO (Total Store Order).md",
    "Computer Architecture/A Primer On Memory Consistency and Cache Coherence/SC (Sequential Consistency).md",
    "Computer Architecture/CAQA/DLP.md",
    "People/Tullsen.md",
    "Computer Architecture/PaperReading/people/sinclair",
    "Computer Architecture/PaperReading/people/Andre DeHon.md",
    "Computer Architecture/PaperReading/people/Calvin Lin.md",
    "Computer Architecture/PaperReading/uarch/LSQ/Correlated Load-Address Predictors.md",
    "Computer Architecture/Quantum Computing/Quantum Control Hardware.md",
    "Computer Architecture/Quantum Computing",
    "Computer Architecture/PaperReading/security/side-channel/Half&Half：Demystifying Intel’s Directional Branch Predictors for Fast, Secure Partitioned Execution.md",
    "People/NA/Luis Ceze.md",
    "People/NA/Anant Agarwal.md",
    "People/NA/Josep Torrellas.md",
    "Computer Architecture/PaperReading/uarch/PRF/Multiple-Banked Register File Architectures.md",
    "Computer Architecture/PaperReading/security/side-channel",
    "Computer Architecture/PaperReading/security",
    "Computer Architecture/PaperReading/PIM",
    "Computer Architecture/Summaries",
    "Computer Architecture/real designs",
    "Computer Architecture/PaperReading/people/Nigam",
    "Computer Architecture/PaperReading/people/Jian Huang",
    "Computer Architecture/PaperReading/people",
    "Untitled.canvas",
    "People/Untitled.canvas"
  ]
}