verilog xil_defaultlib --include "../../../../zynq-dna.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zynq-dna.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../zynq-dna.srcs/sources_1/bd/design_1/ipshared/e4d1/hdl" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_AXI_DNA_v1_0_0_0/sim/design_1_AXI_DNA_v1_0_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
