# This is a comment line in the MAKEFILE language

# Define compiler variable
CC = gcc

# Define linking flags
LINK_FLAGS = -lm -lc -Wall

# Define source files variable
SOURCES = main.c functions.c

# Define object files variable using substitution
OBJECTS = $(SOURCES:.c=.o)

# Define executable target
TARGET = myprogram

# Define cleaning rule
.PHONY: clean
clean:
    rm -rf $(OBJECTS) $(TARGET)

# Define compile rule
.c.o:
    $(CC) -c $< -o $@

# Define linking rule
$(TARGET): $(OBJECTS)
    $(CC) $^ -o $@ $(LINK_FLAGS)

# Define default target
.DEFAULT_GOAL = $(TARGET)