{
  "Top": "tiled_matvec",
  "RtlTop": "tiled_matvec",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1157",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "Atile": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "tilevec",
        "structImpl": "flat-interface",
        "fields": {"vec": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "int",
            "arraySizes": ["2"]
          }}
      }
    },
    "xtile": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "tilevec",
        "structImpl": "flat-interface",
        "fields": {"vec": {
            "order": "0",
            "kinds": ["array"],
            "dataType": "int",
            "arraySizes": ["2"]
          }}
      }
    },
    "ypartial": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["8"],
        "multiInterfaceRef": [
          "ypartial_address0",
          "ypartial_d0",
          "ypartial_q0"
        ]
      }
    },
    "i1": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "i1"
      }
    },
    "i2": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "i2"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "28",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "tiled_matvec",
    "Version": "1.0",
    "DisplayName": "Tiled_matvec",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/matvec.cpp"],
    "Vhdl": ["impl\/vhdl\/tiled_matvec.vhd"],
    "Verilog": ["impl\/verilog\/tiled_matvec.v"],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/mickael\/stageFGPA\/TP\/matvec\/matvec\/solution1\/.autopilot\/db\/tiled_matvec.design.xml",
    "DebugDir": "\/home\/mickael\/stageFGPA\/TP\/matvec\/matvec\/solution1\/.debug",
    "ProtoInst": ["\/home\/mickael\/stageFGPA\/TP\/matvec\/matvec\/solution1\/.debug\/tiled_matvec.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "Atile_V_vec_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "Atile_V_vec_1": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "i1": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "i1",
      "bundle_role": "default"
    },
    "i2": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "i2",
      "bundle_role": "default"
    },
    "xtile_V_vec_0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "xtile_V_vec_1": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "ypartial_address0": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "3"
        }},
      "bundle_name": "ypartial",
      "bundle_role": "address0"
    },
    "ypartial_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ypartial",
      "bundle_role": "d0"
    },
    "ypartial_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ypartial",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "Atile_V_vec_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "Atile_V_vec_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Atile_V_vec_0_read": {
      "dir": "out",
      "width": "1"
    },
    "Atile_V_vec_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "Atile_V_vec_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "Atile_V_vec_1_read": {
      "dir": "out",
      "width": "1"
    },
    "xtile_V_vec_0_dout": {
      "dir": "in",
      "width": "32"
    },
    "xtile_V_vec_0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "xtile_V_vec_0_read": {
      "dir": "out",
      "width": "1"
    },
    "xtile_V_vec_1_dout": {
      "dir": "in",
      "width": "32"
    },
    "xtile_V_vec_1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "xtile_V_vec_1_read": {
      "dir": "out",
      "width": "1"
    },
    "ypartial_address0": {
      "dir": "out",
      "width": "3"
    },
    "ypartial_ce0": {
      "dir": "out",
      "width": "1"
    },
    "ypartial_we0": {
      "dir": "out",
      "width": "1"
    },
    "ypartial_d0": {
      "dir": "out",
      "width": "32"
    },
    "ypartial_q0": {
      "dir": "in",
      "width": "32"
    },
    "i1": {
      "dir": "in",
      "width": "32"
    },
    "i2": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "tiled_matvec"},
    "Info": {"tiled_matvec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"tiled_matvec": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "29",
          "LatencyWorst": "30",
          "PipelineIIMin": "29",
          "PipelineIIMax": "31",
          "PipelineII": "29 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.836"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "4",
            "Loops": [{
                "Name": "tiled_matvec_loadA",
                "TripCount": "2",
                "Latency": "2",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "tiled_matvec_loadx",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "2",
            "Latency": "12",
            "PipelineII": "",
            "PipelineDepth": "6",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "2",
                "Latency": "4",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "2",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "DSP48E": "3",
          "FF": "674",
          "LUT": "767",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "tiled_matvec",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-06-01 11:20:01 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
