==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:68:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.53 seconds. CPU system time: 0.65 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.73 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:14) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:11) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/sort_top.c:42) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/sort_top.c:25) in function 'sort_seperate_bucket' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.103 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/sort_top.c:33:12) in function 'sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:19:10) in function 'sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:28:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:29:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:68:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.49 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.07 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.83 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:57) in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:64) in function 'sort_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:64) in function 'sort_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/sort_top.c:70) in function 'sort_top' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/sort_top.c:79) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/sort_top.c:90) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'sort_top': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:60:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:73:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:75:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:82:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:83:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:86:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:91) on array 'bucket' and 'store' operation ('bucket_addr_write_ln82', sort_seperate_bucket/sort_top.c:82) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:80 on array 'bucket'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:69:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.44 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:14) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:11) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/sort_top.c:43) in function 'sort_seperate_bucket' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/sort_top.c:25) in function 'sort_seperate_bucket' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_34_1' (sort_seperate_bucket/sort_top.c:35:9) in function 'sort_seperate_bucket'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/sort_top.c:33:12) in function 'sort_seperate_bucket' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:19:10) in function 'sort_seperate_bucket' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.input_bucket.0': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:28:49)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:29:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:44:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_seperate_bucket' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln28) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_seperate_bucket_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.138 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/sort_top.c:69:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.79 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.076 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/sort_top.c:58) in function 'sort_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:65) in function 'sort_top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/sort_top.c:65) in function 'sort_top' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/sort_top.c:71) in function 'sort_top' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/sort_top.c:80) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/sort_top.c:91) in function 'sort_top' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'sort_top': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/sort_top.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/sort_top.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/sort_top.c:87:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'sort_top_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/sort_top.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/sort_top.c:83) of variable 'sorted_data_load', sort_seperate_bucket/sort_top.c:81 on array 'bucket'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.21 seconds. CPU system time: 1.92 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'merge_sort' into 'sort_top' (sort_seperate_bucket/sort_top.c:8:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.37 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1' completely with a factor of 49.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_1' to 'radix_sort_unified_bucket_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1' to 'radix_sort_unified_bucket_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 97.22 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 1.88 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8:1), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.103 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 98.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 98.59 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 100.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 100.13 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:22:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:69:9)
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 1.92 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:58) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:65) in function 'radix_sort_unified_bucket.1.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.2' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:71) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:80) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-489] Unrolling loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:91) in function 'radix_sort_unified_bucket.1.1' completely with a factor of 49.
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:53:33) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:53:33) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.102 GB.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'radix_sort_unified_bucket.1.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:59:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:61:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:74:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:76:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:83:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:84:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_sort_procedure' to 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_68', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 99.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 99.84 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sort_procedure'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-880] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'load' operation ('bucket_load_48', sort_seperate_bucket/radix_sort.c:92) on array 'bucket' and 'store' operation ('bucket_addr_write_ln83', sort_seperate_bucket/radix_sort.c:83) of variable 'sorted_data_load', sort_seperate_bucket/radix_sort.c:81 on array 'bucket'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 131). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
WARNING: [HLS 200-885] The II Violation in module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' (loop 'sort_procedure'): Unable to schedule 'load' operation ('bucket_sizes_load_5', sort_seperate_bucket/radix_sort.c:75) on array 'bucket_sizes' due to limited memory ports (II = 132). Please consider using a memory core with more ports or partitioning the array 'bucket_sizes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 133, Depth = 133, loop 'sort_procedure'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 100.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 100.25 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_sort_procedure'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sort_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_top'.
INFO: [HLS 200-740] Implementing PIPO sort_top_half_sorted0_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'sort_top_half_sorted0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.282 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sort_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sort_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 267.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 216.77 seconds. CPU system time: 3.08 seconds. Elapsed time: 219.94 seconds; current allocated memory: 213.082 MB.
INFO: [HLS 200-112] Total CPU user time: 220.67 seconds. Total CPU system time: 3.78 seconds. Total elapsed time: 234.36 seconds; peak allocated memory: 1.283 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
