/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [7:0] celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  reg [4:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [26:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = celloutsig_0_8z[1] ? celloutsig_0_20z[8] : celloutsig_0_24z[3];
  assign celloutsig_0_43z = ~(celloutsig_0_42z & celloutsig_0_33z[1]);
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_17z = !(celloutsig_0_2z[11] ? celloutsig_0_11z : celloutsig_0_6z[4]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[5] | celloutsig_1_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_7z | celloutsig_1_6z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z | celloutsig_1_16z);
  assign celloutsig_0_12z = ~(celloutsig_0_6z[0] | in_data[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_2z[6]);
  assign celloutsig_0_28z = ~((celloutsig_0_14z | celloutsig_0_24z[0]) & celloutsig_0_5z);
  assign celloutsig_1_4z = celloutsig_1_0z[22] ^ celloutsig_1_1z[2];
  assign celloutsig_0_16z = { celloutsig_0_7z[18:12], celloutsig_0_15z } / { 1'h1, celloutsig_0_9z[7:2], celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_10z[8:7], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z } <= in_data[45:33];
  assign celloutsig_0_23z = { celloutsig_0_10z[4:2], celloutsig_0_4z } <= { celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_0_31z = { celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_3z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_14z } && { celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_6z };
  assign celloutsig_0_11z = celloutsig_0_8z[2:0] && in_data[39:37];
  assign celloutsig_0_21z = celloutsig_0_16z[6:0] < { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_42z = celloutsig_0_31z & ~(celloutsig_0_30z);
  assign celloutsig_0_5z = celloutsig_0_4z & ~(celloutsig_0_2z[0]);
  assign celloutsig_1_16z = celloutsig_1_8z & ~(celloutsig_1_10z);
  assign celloutsig_0_1z = in_data[51] & ~(celloutsig_0_0z);
  assign celloutsig_0_13z = celloutsig_0_2z[8:2] * celloutsig_0_9z[6:0];
  assign celloutsig_1_10z = celloutsig_1_1z[2:0] != celloutsig_1_5z[5:3];
  assign celloutsig_0_18z = { celloutsig_0_2z[3:2], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_13z } != { celloutsig_0_16z[4:0], celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_30z = | { celloutsig_0_10z[7:3], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_22z };
  assign celloutsig_1_8z = celloutsig_1_1z[0] & celloutsig_1_2z;
  assign celloutsig_0_22z = | { celloutsig_0_17z, celloutsig_0_7z[24:17] };
  assign celloutsig_0_0z = ~^ in_data[18:0];
  assign celloutsig_0_33z = celloutsig_0_16z[3:1] >> { celloutsig_0_2z[2], celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_1_0z = in_data[168:142] >> in_data[175:149];
  assign celloutsig_0_7z = { celloutsig_0_2z[11:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } >> in_data[93:65];
  assign celloutsig_0_2z = { in_data[40:29], celloutsig_0_0z } >> { in_data[87:76], celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_2z[10:0] - { celloutsig_0_6z[5:0], celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_20z[0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z } - celloutsig_0_6z[5:0];
  assign celloutsig_1_5z = celloutsig_1_0z[22:16] ^ { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_9z = { celloutsig_0_2z[10:5], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z } ^ { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_7z[10], celloutsig_0_16z } ^ celloutsig_0_2z[9:1];
  assign celloutsig_1_3z = ~((celloutsig_1_1z[3] & celloutsig_1_2z) | in_data[112]);
  assign celloutsig_1_7z = ~((in_data[161] & celloutsig_1_4z) | celloutsig_1_0z[4]);
  assign celloutsig_0_29z = ~((celloutsig_0_28z & celloutsig_0_20z[8]) | celloutsig_0_27z);
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[152:148];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[87:80];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_8z = celloutsig_0_7z[25:21];
  assign celloutsig_1_2z = ~((in_data[102] & in_data[152]) | (celloutsig_1_0z[5] & in_data[151]));
  assign celloutsig_0_14z = ~((celloutsig_0_6z[6] & celloutsig_0_3z) | (celloutsig_0_9z[7] & celloutsig_0_12z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
