<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="44" Path="D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9906438ee537497f9296ade98e12215d"/>
    <Option Name="Part" Val="xc7a35tfgg484-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="pynq-z2"/>
    <Option Name="WTXSimLaunchSim" Val="25"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="8"/>
    <Option Name="WTModelSimExportSim" Val="8"/>
    <Option Name="WTQuestaExportSim" Val="8"/>
    <Option Name="WTIesExportSim" Val="8"/>
    <Option Name="WTVcsExportSim" Val="8"/>
    <Option Name="WTRivieraExportSim" Val="8"/>
    <Option Name="WTActivehdlExportSim" Val="8"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtx.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxArbM0.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM0.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxArbM1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM1.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxArbM2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM2.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxArbM3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM3.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxArbM4.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxArbM4.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxDecS0.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS0.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxDecS1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS1.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxDecS2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS2.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxDecS3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS3.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxDecS4.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxDecS4.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxInStg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxInStg.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM0.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM0.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM1.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM2.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM3.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM3.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtxOutStgM4.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtxOutStgM4.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtx_default_slave.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtx_default_slave.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbArb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbArb.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbDecS0.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbDecS0.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbInStg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbInStg.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbMtx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbMtx.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbMtx_default_slave.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbMtx_default_slave.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbOutStg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbOutStg.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/peripheral/cmsdk_ahb_default_slave.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/peripheral/cmsdk_ahb_default_slave.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gpio/cmsdk_ahb_gpio.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/cmsdk_ahb_to_ahb_sync.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/cmsdk_ahb_to_ahb_sync_error_canc.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/cmsdk_ahb_to_apb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/cmsdk_ahb_to_apb.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gpio/cmsdk_ahb_to_iop.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/peripheral/cmsdk_ahb_to_sram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/peripheral/cmsdk_ahb_to_sram.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/led/cmsdk_apb3_eg_slave_interface_led.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_interface_led.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/led/cmsdk_apb3_eg_slave_led.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/peripheral/led/cmsdk_apb3_eg_slave_led.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/apb/cmsdk_apb_slave_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/bus/apb/cmsdk_apb_slave_mux.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/peripheral/cmsdk_apb_uart.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/peripheral/cmsdk_apb_uart.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/peripheral/cmsdk_fpga_sram.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/peripheral/cmsdk_fpga_sram.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/gpio/cmsdk_iop_gpio.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/cortexm3ds_logic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/cortexm3ds_logic.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/button/custom_apb_button.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/peripheral/button/custom_apb_button.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/led/custom_apb_led.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/peripheral/led/custom_apb_led.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/swdio_tri_buf.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/ARM_SOC_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/bufg.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/bufg.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/cmsdk_ahb_slave_mux.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/cmsdk_ahb_slave_mux.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/AHB2BUTTON.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/AHB2BUTTON.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/AHB2LED.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/AHB2LED.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/AHBDCD.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/AHBDCD.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/AHBMUX.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/AHBMUX.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/CORTEXM3INTEGRATIONDS.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/CORTEXM3INTEGRATIONDS.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl_cortex/ARMSOC.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/ARM_Cortex-M3-master/Hardware/rtl_cortex/ARMSOC.v"/>
          <Attr Name="ImportTime" Val="1604445664"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1_AHBMatrix/L1_AHBMatrix_lite.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/my_CortexM3-master/my_rtl/bus/ahb/L1_AHBMatrix/L1_AHBMatrix_lite.v"/>
          <Attr Name="ImportTime" Val="1619557518"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L2AhbMtx/L2AhbMtx_lite.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L2AhbMtx/L2AhbMtx_lite.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/L1AhbMtx/L1AhbMtx_lite.v">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../学习/实验室/2023集创赛/1.cortex-m3代码资源V1/Hand-Writing-Digital-Recognization-Based-on-FPGA-main/bus/sys_ahb/L1AhbMtx/L1AhbMtx_lite.v"/>
          <Attr Name="ImportTime" Val="1637080042"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SOC_TOP_V2"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/new/SOC1.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/SOC1.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/new/M3_tb.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/CortexM3_Eval/M3_tb_1.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/M3_tb_1.wcfg"/>
          <Attr Name="ImportTime" Val="1673533219"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/CortexM3_Eval.sim/M3_tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PSIMDIR/M3_tb.v"/>
          <Attr Name="ImportTime" Val="1677150644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="M3_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/M3_tb_1.wcfg"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/sources_1/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tfgg484-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7a35tfgg484-2" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7a35tfgg484-2" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-2" ConstrsSet="clk_wiz_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="clk_wiz_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tfgg484-2" ConstrsSet="ila_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="ila_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
