#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 30 20:28:12 2023
# Process ID: 24224
# Current directory: D:/three_verilog/fpga_IP_define/Depacket_IMX222
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32468 D:\three_verilog\fpga_IP_define\Depacket_IMX222\tmp_edit_project.xpr
# Log file: D:/three_verilog/fpga_IP_define/Depacket_IMX222/vivado.log
# Journal file: D:/three_verilog/fpga_IP_define/Depacket_IMX222\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\three_verilog\fpga_IP_define\Depacket_IMX222\component.xml}
ipx::unload_core d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
ipx::open_ipxact_file {D:\three_verilog\fpga_IP_define\Depacket_IMX222\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property CONFIG.C_PROBE0_WIDTH {1024} [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files -ipstatic_source_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/modelsim} {questa=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/questa} {riviera=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci
file delete -force d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0
file delete -force d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.gen/sources_1/ip/ila_0
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property CONFIG.C_PROBE0_WIDTH {128} [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
wait_on_run ila_0_synth_1
export_simulation -of_objects [get_files d:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files -ipstatic_source_dir D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/modelsim} {questa=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/questa} {riviera=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/fpga_IP_define/Depacket_IMX222/tmp_edit_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/three_verilog/fpga_IP_define/Depacket_IMX222 [current_project]
update_ip_catalog
close_project
open_project D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd}
set_property  ip_repo_paths  D:/three_verilog/fpga_IP_define [current_project]
update_ip_catalog
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 192 297} [get_bd_cells Depacket_imx222_v11_0]
set_property location {2 438 178} [get_bd_cells processing_system7_0]
set_property location {2 589 371} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 157 190} [get_bd_cells processing_system7_0]
set_property location {0.5 40 221} [get_bd_cells processing_system7_0]
set_property location {1 24 179} [get_bd_cells processing_system7_0]
set_property location {1 22 161} [get_bd_cells processing_system7_0]
set_property location {1 40 133} [get_bd_cells processing_system7_0]
set_property location {1 19 163} [get_bd_cells processing_system7_0]
set_property location {1 -14 169} [get_bd_cells processing_system7_0]
set_property location {1 -19 180} [get_bd_cells processing_system7_0]
set_property location {1 179 422} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 -114 170} [get_bd_cells processing_system7_0]
set_property location {655 168} [get_bd_ports O_SCK]
set_property location {713 296} [get_bd_ports O_SDI]
set_property location {706 260} [get_bd_ports O_SDI]
set_property location {701 300} [get_bd_ports I_SDO]
set_property location {695 231} [get_bd_ports O_SDI]
set_property location {702 267} [get_bd_ports O_XCE]
set_property location {708 248} [get_bd_ports I_SDO]
set_property location {700 204} [get_bd_ports O_SDI]
set_property location {2.5 359 178} [get_bd_cells processing_system7_0]
set_property location {2 506 415} [get_bd_cells Depacket_imx222_v11_0]
set_property location {0.5 24 201} [get_bd_cells processing_system7_0]
set_property location {2.5 1019 195} [get_bd_cells Depacket_imx222_v11_0]
undo
set_property location {2.5 694 178} [get_bd_cells processing_system7_0]
set_property location {2.5 1559 214} [get_bd_cells Depacket_imx222_v11_0]
set_property location {1.5 1022 434} [get_bd_cells Depacket_imx222_v11_0]
undo
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name Depacket_imx222_v11_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Depacket_imx222_v11_v1_0_project d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
update_compile_order -fileset sources_1
set_property value ACTIVE_HIGH [ipx::get_bus_parameters POLARITY -of_objects [ipx::get_bus_interfaces I_Rst_n -of_objects [ipx::current_core]]]
set_property name I_Rst [ipx::get_bus_interfaces I_Rst_n -of_objects [ipx::current_core]]
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
delete_bd_objs [get_bd_cells Depacket_imx222_v11_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 250 312} [get_bd_cells Depacket_imx222_v11_0]
ipx::edit_ip_in_project -upgrade true -name Depacket_imx222_v11_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Depacket_imx222_v11_v1_0_project d:/three_verilog/fpga_IP_define/Depacket_IMX222/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/three_verilog/fpga_IP_define
report_ip_status -name ip_status 
upgrade_ip [get_ips  IMX_Depacket_imx222_v11_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips IMX_Depacket_imx222_v11_0_1] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd]
set_property location {2 527 345} [get_bd_cells Depacket_imx222_v11_0]
delete_bd_objs [get_bd_cells Depacket_imx222_v11_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Depacket_imx222_v11:1.0 Depacket_imx222_v11_0
endgroup
set_property location {1 172 215} [get_bd_cells Depacket_imx222_v11_0]
set_property location {2 573 343} [get_bd_cells Depacket_imx222_v11_0]
startgroup
make_bd_pins_external  [get_bd_pins Depacket_imx222_v11_0/I_CLK]
endgroup
set_property location {254 320} [get_bd_ports I_CLK_0]
set_property location {0.5 242 347} [get_bd_cells Depacket_imx222_v11_0]
regenerate_bd_layout
save_bd_design
set_property name O_GPIO_Rst [get_bd_ports O_GPIO_Rst_n]
startgroup
make_bd_pins_external  [get_bd_pins Depacket_imx222_v11_0/I_Cmos_Data]
endgroup
startgroup
set_property CONFIG.PCW_GPIO_EMIO_GPIO_IO {5} [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O]
report_ip_status -name ip_status 
regenerate_bd_layout
delete_bd_objs [get_bd_ports O_GPIO_Rst]
undo
set_property location {392 165} [get_bd_ports O_GPIO_Rst]
save_bd_design
close_project
create_project Mux_1_5 D:/three_verilog/fpga_IP_define/Mux_1_5 -part xc7z020clg400-1
file mkdir D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new
close [ open D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new/Mux_51.v w ]
add_files D:/three_verilog/fpga_IP_define/Mux_1_5/Mux_1_5.srcs/sources_1/new/Mux_51.v
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/three_verilog/fpga_IP_define/Mux_1_5/IP -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/three_verilog/fpga_IP_define/Mux_1_5/IP d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  d:/three_verilog/fpga_IP_define/Mux_1_5/IP [current_project]
update_ip_catalog
close_project
open_project D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.srcs/sources_1/bd/IMX/IMX.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Mux_51:1.0 Mux_51_0
endgroup
set_property location {2.5 842 275} [get_bd_cells Mux_51_0]
regenerate_bd_layout
set_property location {1.5 627 311} [get_bd_cells Mux_51_0]
ipx::edit_ip_in_project -upgrade true -name Mux_51_v1_0_project -directory D:/three_verilog/IMX222_HDMI/HW/IMX222_HDMI/IMX222_HDMI.tmp/Mux_51_v1_0_project d:/three_verilog/fpga_IP_define/Mux_1_5/IP/component.xml
update_compile_order -fileset sources_1
close_project
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins Mux_51_0/I_S]
set_property location {758 266} [get_bd_ports O_GPIO_Rst]
startgroup
connect_bd_net [get_bd_ports O_GPIO_Rst] [get_bd_pins Mux_51_0/O_S0]
endgroup
regenerate_bd_layout
set_property location {2.5 879 228} [get_bd_cells Mux_51_0]
regenerate_bd_layout
set_property location {2.5 884 27} [get_bd_cells Depacket_imx222_v11_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins Mux_51_0/O_S1] [get_bd_pins Depacket_imx222_v11_0/I_Rst]
regenerate_bd_layout
save_bd_design
