ARM GAS  /tmp/ccrlUFCn.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB141:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccrlUFCn.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 28
  36              		.cfi_offset 4, -28
  37              		.cfi_offset 5, -24
  38              		.cfi_offset 6, -20
  39              		.cfi_offset 7, -16
  40              		.cfi_offset 8, -12
  41              		.cfi_offset 9, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 45 3 view .LVU1
  47              		.loc 1 45 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 48 3 is_stmt 1 view .LVU3
  55              	.LBB2:
  56              		.loc 1 48 3 view .LVU4
  57              		.loc 1 48 3 view .LVU5
  58 0012 414B     		ldr	r3, .L3
  59 0014 1A6B     		ldr	r2, [r3, #48]
  60 0016 42F01002 		orr	r2, r2, #16
  61 001a 1A63     		str	r2, [r3, #48]
  62              		.loc 1 48 3 view .LVU6
  63 001c 1A6B     		ldr	r2, [r3, #48]
  64 001e 02F01002 		and	r2, r2, #16
  65 0022 0192     		str	r2, [sp, #4]
  66              		.loc 1 48 3 view .LVU7
  67 0024 019A     		ldr	r2, [sp, #4]
ARM GAS  /tmp/ccrlUFCn.s 			page 3


  68              	.LBE2:
  69              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 49 3 view .LVU9
  71              	.LBB3:
  72              		.loc 1 49 3 view .LVU10
  73              		.loc 1 49 3 view .LVU11
  74 0026 1A6B     		ldr	r2, [r3, #48]
  75 0028 42F00402 		orr	r2, r2, #4
  76 002c 1A63     		str	r2, [r3, #48]
  77              		.loc 1 49 3 view .LVU12
  78 002e 1A6B     		ldr	r2, [r3, #48]
  79 0030 02F00402 		and	r2, r2, #4
  80 0034 0292     		str	r2, [sp, #8]
  81              		.loc 1 49 3 view .LVU13
  82 0036 029A     		ldr	r2, [sp, #8]
  83              	.LBE3:
  84              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 50 3 view .LVU15
  86              	.LBB4:
  87              		.loc 1 50 3 view .LVU16
  88              		.loc 1 50 3 view .LVU17
  89 0038 1A6B     		ldr	r2, [r3, #48]
  90 003a 42F08002 		orr	r2, r2, #128
  91 003e 1A63     		str	r2, [r3, #48]
  92              		.loc 1 50 3 view .LVU18
  93 0040 1A6B     		ldr	r2, [r3, #48]
  94 0042 02F08002 		and	r2, r2, #128
  95 0046 0392     		str	r2, [sp, #12]
  96              		.loc 1 50 3 view .LVU19
  97 0048 039A     		ldr	r2, [sp, #12]
  98              	.LBE4:
  99              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 51 3 view .LVU21
 101              	.LBB5:
 102              		.loc 1 51 3 view .LVU22
 103              		.loc 1 51 3 view .LVU23
 104 004a 1A6B     		ldr	r2, [r3, #48]
 105 004c 42F00102 		orr	r2, r2, #1
 106 0050 1A63     		str	r2, [r3, #48]
 107              		.loc 1 51 3 view .LVU24
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 02F00102 		and	r2, r2, #1
 110 0058 0492     		str	r2, [sp, #16]
 111              		.loc 1 51 3 view .LVU25
 112 005a 049A     		ldr	r2, [sp, #16]
 113              	.LBE5:
 114              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 52 3 view .LVU27
 116              	.LBB6:
 117              		.loc 1 52 3 view .LVU28
 118              		.loc 1 52 3 view .LVU29
 119 005c 1A6B     		ldr	r2, [r3, #48]
 120 005e 42F00202 		orr	r2, r2, #2
ARM GAS  /tmp/ccrlUFCn.s 			page 4


 121 0062 1A63     		str	r2, [r3, #48]
 122              		.loc 1 52 3 view .LVU30
 123 0064 1A6B     		ldr	r2, [r3, #48]
 124 0066 02F00202 		and	r2, r2, #2
 125 006a 0592     		str	r2, [sp, #20]
 126              		.loc 1 52 3 view .LVU31
 127 006c 059A     		ldr	r2, [sp, #20]
 128              	.LBE6:
 129              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 53 3 view .LVU33
 131              	.LBB7:
 132              		.loc 1 53 3 view .LVU34
 133              		.loc 1 53 3 view .LVU35
 134 006e 1A6B     		ldr	r2, [r3, #48]
 135 0070 42F00802 		orr	r2, r2, #8
 136 0074 1A63     		str	r2, [r3, #48]
 137              		.loc 1 53 3 view .LVU36
 138 0076 1B6B     		ldr	r3, [r3, #48]
 139 0078 03F00803 		and	r3, r3, #8
 140 007c 0693     		str	r3, [sp, #24]
 141              		.loc 1 53 3 view .LVU37
 142 007e 069B     		ldr	r3, [sp, #24]
 143              	.LBE7:
 144              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c **** 
  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(SPI4_SS_GPIO_Port, SPI4_SS_Pin, GPIO_PIN_RESET);
 145              		.loc 1 56 3 view .LVU39
 146 0080 264F     		ldr	r7, .L3+4
 147 0082 2246     		mov	r2, r4
 148 0084 0821     		movs	r1, #8
 149 0086 3846     		mov	r0, r7
 150 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL0:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  59:Core/Src/gpio.c ****   HAL_GPIO_WritePin(FPGA_config_nrst_GPIO_Port, FPGA_config_nrst_Pin, GPIO_PIN_SET);
 152              		.loc 1 59 3 view .LVU40
 153 008c 0122     		movs	r2, #1
 154 008e 1021     		movs	r1, #16
 155 0090 3846     		mov	r0, r7
 156 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 157              	.LVL1:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  62:Core/Src/gpio.c ****   HAL_GPIO_WritePin(Keys_Slave_Select_GPIO_Port, Keys_Slave_Select_Pin, GPIO_PIN_RESET);
 158              		.loc 1 62 3 view .LVU41
 159 0096 DFF88880 		ldr	r8, .L3+8
 160 009a 2246     		mov	r2, r4
 161 009c 0121     		movs	r1, #1
 162 009e 4046     		mov	r0, r8
 163 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 164              	.LVL2:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  65:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOD, Nyan_Keys_LED0_Pin|Nyan_Keys_LED1_Pin|Nyan_Keys_LED2_Pin|Nyan_Keys_LED3_
ARM GAS  /tmp/ccrlUFCn.s 			page 5


 165              		.loc 1 65 3 view .LVU42
 166 00a4 DFF87C90 		ldr	r9, .L3+12
 167 00a8 2246     		mov	r2, r4
 168 00aa 1F21     		movs	r1, #31
 169 00ac 4846     		mov	r0, r9
 170 00ae FFF7FEFF 		bl	HAL_GPIO_WritePin
 171              	.LVL3:
  66:Core/Src/gpio.c ****                           |Nyan_Keys_LED4_Pin, GPIO_PIN_RESET);
  67:Core/Src/gpio.c **** 
  68:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI4_SS_Pin;
 172              		.loc 1 69 3 view .LVU43
 173              		.loc 1 69 23 is_stmt 0 view .LVU44
 174 00b2 0823     		movs	r3, #8
 175 00b4 0793     		str	r3, [sp, #28]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 176              		.loc 1 70 3 is_stmt 1 view .LVU45
 177              		.loc 1 70 24 is_stmt 0 view .LVU46
 178 00b6 0125     		movs	r5, #1
 179 00b8 0895     		str	r5, [sp, #32]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 180              		.loc 1 71 3 is_stmt 1 view .LVU47
 181              		.loc 1 71 24 is_stmt 0 view .LVU48
 182 00ba 0226     		movs	r6, #2
 183 00bc 0996     		str	r6, [sp, #36]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 184              		.loc 1 72 3 is_stmt 1 view .LVU49
 185              		.loc 1 72 25 is_stmt 0 view .LVU50
 186 00be 0A96     		str	r6, [sp, #40]
  73:Core/Src/gpio.c ****   HAL_GPIO_Init(SPI4_SS_GPIO_Port, &GPIO_InitStruct);
 187              		.loc 1 73 3 is_stmt 1 view .LVU51
 188 00c0 07A9     		add	r1, sp, #28
 189 00c2 3846     		mov	r0, r7
 190 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
  74:Core/Src/gpio.c **** 
  75:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = FPGA_config_nrst_Pin;
 192              		.loc 1 76 3 view .LVU52
 193              		.loc 1 76 23 is_stmt 0 view .LVU53
 194 00c8 1023     		movs	r3, #16
 195 00ca 0793     		str	r3, [sp, #28]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 196              		.loc 1 77 3 is_stmt 1 view .LVU54
 197              		.loc 1 77 24 is_stmt 0 view .LVU55
 198 00cc 0895     		str	r5, [sp, #32]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 199              		.loc 1 78 3 is_stmt 1 view .LVU56
 200              		.loc 1 78 24 is_stmt 0 view .LVU57
 201 00ce 0995     		str	r5, [sp, #36]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 202              		.loc 1 79 3 is_stmt 1 view .LVU58
 203              		.loc 1 79 25 is_stmt 0 view .LVU59
 204 00d0 0A95     		str	r5, [sp, #40]
  80:Core/Src/gpio.c ****   HAL_GPIO_Init(FPGA_config_nrst_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 80 3 is_stmt 1 view .LVU60
 206 00d2 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccrlUFCn.s 			page 6


 207 00d4 3846     		mov	r0, r7
 208 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL5:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Nyan_FPGA_Config_Done_Pin;
 210              		.loc 1 83 3 view .LVU61
 211              		.loc 1 83 23 is_stmt 0 view .LVU62
 212 00da 4FF40053 		mov	r3, #8192
 213 00de 0793     		str	r3, [sp, #28]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 84 3 is_stmt 1 view .LVU63
 215              		.loc 1 84 24 is_stmt 0 view .LVU64
 216 00e0 0894     		str	r4, [sp, #32]
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 217              		.loc 1 85 3 is_stmt 1 view .LVU65
 218              		.loc 1 85 24 is_stmt 0 view .LVU66
 219 00e2 0996     		str	r6, [sp, #36]
  86:Core/Src/gpio.c ****   HAL_GPIO_Init(Nyan_FPGA_Config_Done_GPIO_Port, &GPIO_InitStruct);
 220              		.loc 1 86 3 is_stmt 1 view .LVU67
 221 00e4 07A9     		add	r1, sp, #28
 222 00e6 4046     		mov	r0, r8
 223 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL6:
  87:Core/Src/gpio.c **** 
  88:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Keys_Slave_Select_Pin;
 225              		.loc 1 89 3 view .LVU68
 226              		.loc 1 89 23 is_stmt 0 view .LVU69
 227 00ec 0795     		str	r5, [sp, #28]
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 228              		.loc 1 90 3 is_stmt 1 view .LVU70
 229              		.loc 1 90 24 is_stmt 0 view .LVU71
 230 00ee 0895     		str	r5, [sp, #32]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 231              		.loc 1 91 3 is_stmt 1 view .LVU72
 232              		.loc 1 91 24 is_stmt 0 view .LVU73
 233 00f0 0996     		str	r6, [sp, #36]
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 234              		.loc 1 92 3 is_stmt 1 view .LVU74
 235              		.loc 1 92 25 is_stmt 0 view .LVU75
 236 00f2 0A95     		str	r5, [sp, #40]
  93:Core/Src/gpio.c ****   HAL_GPIO_Init(Keys_Slave_Select_GPIO_Port, &GPIO_InitStruct);
 237              		.loc 1 93 3 is_stmt 1 view .LVU76
 238 00f4 07A9     		add	r1, sp, #28
 239 00f6 4046     		mov	r0, r8
 240 00f8 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL7:
  94:Core/Src/gpio.c **** 
  95:Core/Src/gpio.c ****   /*Configure GPIO pins : PDPin PDPin PDPin PDPin
  96:Core/Src/gpio.c ****                            PDPin */
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = Nyan_Keys_LED0_Pin|Nyan_Keys_LED1_Pin|Nyan_Keys_LED2_Pin|Nyan_Keys_LED3_Pin
 242              		.loc 1 97 3 view .LVU77
 243              		.loc 1 97 23 is_stmt 0 view .LVU78
 244 00fc 1F23     		movs	r3, #31
 245 00fe 0793     		str	r3, [sp, #28]
  98:Core/Src/gpio.c ****                           |Nyan_Keys_LED4_Pin;
ARM GAS  /tmp/ccrlUFCn.s 			page 7


  99:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 246              		.loc 1 99 3 is_stmt 1 view .LVU79
 247              		.loc 1 99 24 is_stmt 0 view .LVU80
 248 0100 0895     		str	r5, [sp, #32]
 100:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 249              		.loc 1 100 3 is_stmt 1 view .LVU81
 250              		.loc 1 100 24 is_stmt 0 view .LVU82
 251 0102 0996     		str	r6, [sp, #36]
 101:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 252              		.loc 1 101 3 is_stmt 1 view .LVU83
 253              		.loc 1 101 25 is_stmt 0 view .LVU84
 254 0104 0323     		movs	r3, #3
 255 0106 0A93     		str	r3, [sp, #40]
 102:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 256              		.loc 1 102 3 is_stmt 1 view .LVU85
 257 0108 07A9     		add	r1, sp, #28
 258 010a 4846     		mov	r0, r9
 259 010c FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL8:
 103:Core/Src/gpio.c **** 
 104:Core/Src/gpio.c **** }
 261              		.loc 1 104 1 is_stmt 0 view .LVU86
 262 0110 0DB0     		add	sp, sp, #52
 263              	.LCFI2:
 264              		.cfi_def_cfa_offset 28
 265              		@ sp needed
 266 0112 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 267              	.L4:
 268 0116 00BF     		.align	2
 269              	.L3:
 270 0118 00380240 		.word	1073887232
 271 011c 00100240 		.word	1073876992
 272 0120 00080240 		.word	1073874944
 273 0124 000C0240 		.word	1073875968
 274              		.cfi_endproc
 275              	.LFE141:
 277              		.section	.text.NYAN_SPI4_GPIO_Init,"ax",%progbits
 278              		.align	1
 279              		.global	NYAN_SPI4_GPIO_Init
 280              		.syntax unified
 281              		.thumb
 282              		.thumb_func
 284              	NYAN_SPI4_GPIO_Init:
 285              	.LFB142:
 105:Core/Src/gpio.c **** 
 106:Core/Src/gpio.c **** /* USER CODE BEGIN 2 */
 107:Core/Src/gpio.c **** void NYAN_SPI4_GPIO_Init(void) {
 286              		.loc 1 107 32 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 24
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 70B5     		push	{r4, r5, r6, lr}
 291              	.LCFI3:
 292              		.cfi_def_cfa_offset 16
 293              		.cfi_offset 4, -16
 294              		.cfi_offset 5, -12
 295              		.cfi_offset 6, -8
ARM GAS  /tmp/ccrlUFCn.s 			page 8


 296              		.cfi_offset 14, -4
 297 0002 86B0     		sub	sp, sp, #24
 298              	.LCFI4:
 299              		.cfi_def_cfa_offset 40
 108:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 300              		.loc 1 108 3 view .LVU88
 301              		.loc 1 108 20 is_stmt 0 view .LVU89
 302 0004 0024     		movs	r4, #0
 303 0006 0194     		str	r4, [sp, #4]
 304 0008 0294     		str	r4, [sp, #8]
 305 000a 0394     		str	r4, [sp, #12]
 306 000c 0494     		str	r4, [sp, #16]
 307 000e 0594     		str	r4, [sp, #20]
 109:Core/Src/gpio.c **** 
 110:Core/Src/gpio.c ****   // This should already be done but just incase
 111:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 308              		.loc 1 111 3 is_stmt 1 view .LVU90
 309              	.LBB8:
 310              		.loc 1 111 3 view .LVU91
 311              		.loc 1 111 3 view .LVU92
 312 0010 124B     		ldr	r3, .L7
 313 0012 1A6B     		ldr	r2, [r3, #48]
 314 0014 42F01002 		orr	r2, r2, #16
 315 0018 1A63     		str	r2, [r3, #48]
 316              		.loc 1 111 3 view .LVU93
 317 001a 1B6B     		ldr	r3, [r3, #48]
 318 001c 03F01003 		and	r3, r3, #16
 319 0020 0093     		str	r3, [sp]
 320              		.loc 1 111 3 view .LVU94
 321 0022 009B     		ldr	r3, [sp]
 322              	.LBE8:
 323              		.loc 1 111 3 view .LVU95
 112:Core/Src/gpio.c **** 
 113:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NYAN_SPI_GPIO_0_Pin;
 324              		.loc 1 113 3 view .LVU96
 325              		.loc 1 113 23 is_stmt 0 view .LVU97
 326 0024 0823     		movs	r3, #8
 327 0026 0193     		str	r3, [sp, #4]
 114:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 328              		.loc 1 114 3 is_stmt 1 view .LVU98
 115:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 329              		.loc 1 115 3 view .LVU99
 330              		.loc 1 115 24 is_stmt 0 view .LVU100
 331 0028 0226     		movs	r6, #2
 332 002a 0396     		str	r6, [sp, #12]
 116:Core/Src/gpio.c ****   HAL_GPIO_Init(NYAN_SPI_GPIO_0_Port, &GPIO_InitStruct);
 333              		.loc 1 116 3 is_stmt 1 view .LVU101
 334 002c 0C4D     		ldr	r5, .L7+4
 335 002e 01A9     		add	r1, sp, #4
 336 0030 2846     		mov	r0, r5
 337 0032 FFF7FEFF 		bl	HAL_GPIO_Init
 338              	.LVL9:
 117:Core/Src/gpio.c **** 
 118:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NYAN_SPI_GPIO_1_Pin;
 339              		.loc 1 118 3 view .LVU102
 340              		.loc 1 118 23 is_stmt 0 view .LVU103
 341 0036 2023     		movs	r3, #32
ARM GAS  /tmp/ccrlUFCn.s 			page 9


 342 0038 0193     		str	r3, [sp, #4]
 119:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343              		.loc 1 119 3 is_stmt 1 view .LVU104
 344              		.loc 1 119 24 is_stmt 0 view .LVU105
 345 003a 0294     		str	r4, [sp, #8]
 120:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 346              		.loc 1 120 3 is_stmt 1 view .LVU106
 347              		.loc 1 120 24 is_stmt 0 view .LVU107
 348 003c 0396     		str	r6, [sp, #12]
 121:Core/Src/gpio.c ****   HAL_GPIO_Init(NYAN_SPI_GPIO_1_Port, &GPIO_InitStruct);
 349              		.loc 1 121 3 is_stmt 1 view .LVU108
 350 003e 01A9     		add	r1, sp, #4
 351 0040 2846     		mov	r0, r5
 352 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.LVL10:
 122:Core/Src/gpio.c **** 
 123:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NYAN_SPI_GPIO_2_Pin;
 354              		.loc 1 123 3 view .LVU109
 355              		.loc 1 123 23 is_stmt 0 view .LVU110
 356 0046 4023     		movs	r3, #64
 357 0048 0193     		str	r3, [sp, #4]
 124:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 358              		.loc 1 124 3 is_stmt 1 view .LVU111
 359              		.loc 1 124 24 is_stmt 0 view .LVU112
 360 004a 0294     		str	r4, [sp, #8]
 125:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 361              		.loc 1 125 3 is_stmt 1 view .LVU113
 362              		.loc 1 125 24 is_stmt 0 view .LVU114
 363 004c 0396     		str	r6, [sp, #12]
 126:Core/Src/gpio.c ****   HAL_GPIO_Init(NYAN_SPI_GPIO_2_Port, &GPIO_InitStruct);
 364              		.loc 1 126 3 is_stmt 1 view .LVU115
 365 004e 01A9     		add	r1, sp, #4
 366 0050 2846     		mov	r0, r5
 367 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 368              	.LVL11:
 127:Core/Src/gpio.c **** 
 128:Core/Src/gpio.c **** }
 369              		.loc 1 128 1 is_stmt 0 view .LVU116
 370 0056 06B0     		add	sp, sp, #24
 371              	.LCFI5:
 372              		.cfi_def_cfa_offset 16
 373              		@ sp needed
 374 0058 70BD     		pop	{r4, r5, r6, pc}
 375              	.L8:
 376 005a 00BF     		.align	2
 377              	.L7:
 378 005c 00380240 		.word	1073887232
 379 0060 00100240 		.word	1073876992
 380              		.cfi_endproc
 381              	.LFE142:
 383              		.text
 384              	.Letext0:
 385              		.file 2 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 386              		.file 3 "/opt/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 387              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 388              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
ARM GAS  /tmp/ccrlUFCn.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccrlUFCn.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccrlUFCn.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccrlUFCn.s:270    .text.MX_GPIO_Init:0000000000000118 $d
     /tmp/ccrlUFCn.s:278    .text.NYAN_SPI4_GPIO_Init:0000000000000000 $t
     /tmp/ccrlUFCn.s:284    .text.NYAN_SPI4_GPIO_Init:0000000000000000 NYAN_SPI4_GPIO_Init
     /tmp/ccrlUFCn.s:378    .text.NYAN_SPI4_GPIO_Init:000000000000005c $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
