Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat May 21 16:25:11 2022
| Host         : tanish-HP-ENVY-Laptop-13-ba1xxx running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_timing_summary_routed.rpt -pb design_timing_summary_routed.pb -rpx design_timing_summary_routed.rpx -warn_on_violation
| Design       : \design 
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Receiver/done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.344        0.000                      0                  177        0.160        0.000                      0                  177        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.344        0.000                      0                  177        0.160        0.000                      0                  177        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.979ns (23.468%)  route 3.193ns (76.532%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.447     8.760    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X64Y29         FDRE                                         r  Receiver/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.321    14.321    Receiver/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  Receiver/clk_count_reg[0]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X64Y29         FDRE (Setup_fdre_C_R)       -0.423    14.104    Receiver/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.104    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.979ns (23.425%)  route 3.200ns (76.575%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.455     8.767    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.323    14.323    Receiver/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[10]/C
                         clock pessimism              0.241    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.352    14.177    Receiver/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.979ns (23.425%)  route 3.200ns (76.575%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.455     8.767    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.323    14.323    Receiver/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[11]/C
                         clock pessimism              0.241    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.352    14.177    Receiver/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.979ns (23.425%)  route 3.200ns (76.575%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.455     8.767    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.323    14.323    Receiver/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[12]/C
                         clock pessimism              0.241    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.352    14.177    Receiver/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.979ns (23.425%)  route 3.200ns (76.575%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.455     8.767    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.323    14.323    Receiver/clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  Receiver/clk_count_reg[9]/C
                         clock pessimism              0.241    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X65Y31         FDRE (Setup_fdre_C_R)       -0.352    14.177    Receiver/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.979ns (23.468%)  route 3.193ns (76.532%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.447     8.760    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.321    14.321    Receiver/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[1]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.352    14.175    Receiver/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.979ns (23.468%)  route 3.193ns (76.532%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.447     8.760    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.321    14.321    Receiver/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[2]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.352    14.175    Receiver/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.979ns (23.468%)  route 3.193ns (76.532%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.447     8.760    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.321    14.321    Receiver/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[3]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.352    14.175    Receiver/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.979ns (23.468%)  route 3.193ns (76.532%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.447     8.760    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.321    14.321    Receiver/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Receiver/clk_count_reg[4]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y29         FDRE (Setup_fdre_C_R)       -0.352    14.175    Receiver/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 Receiver/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.979ns (23.697%)  route 3.152ns (76.303%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.429     4.588    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.379     4.967 f  Receiver/clk_count_reg[8]/Q
                         net (fo=4, routed)           0.834     5.801    Receiver/clk_count_reg_n_0_[8]
    SLICE_X64Y29         LUT6 (Prop_lut6_I2_O)        0.105     5.906 f  Receiver/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.463     6.369    Receiver/FSM_sequential_state[1]_i_6_n_0
    SLICE_X63Y30         LUT6 (Prop_lut6_I5_O)        0.105     6.474 f  Receiver/FSM_sequential_state[1]_i_4/O
                         net (fo=3, routed)           0.776     7.250    Receiver/FSM_sequential_state[1]_i_4_n_0
    SLICE_X63Y28         LUT4 (Prop_lut4_I3_O)        0.115     7.365 f  Receiver/FSM_sequential_state[0]_i_4/O
                         net (fo=2, routed)           0.673     8.037    Receiver/FSM_sequential_state[0]_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.275     8.312 r  Receiver/clk_count[13]_i_1__0/O
                         net (fo=14, routed)          0.407     8.719    Receiver/clk_count[13]_i_1__0_n_0
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.322    14.322    Receiver/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Receiver/clk_count_reg[5]/C
                         clock pessimism              0.266    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X65Y30         FDRE (Setup_fdre_C_R)       -0.352    14.201    Receiver/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  5.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Multi_display/digit_C_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.293%)  route 0.079ns (29.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    Receiver/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Receiver/byteToDisplay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Receiver/byteToDisplay_reg[5]/Q
                         net (fo=3, routed)           0.079     1.688    Receiver/Multi_display/D[5]
    SLICE_X62Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.733 r  Receiver/Multi_display/digit_C/O
                         net (fo=1, routed)           0.000     1.733    Receiver/Multi_display/digit_C_n_0
    SLICE_X62Y27         FDSE                                         r  Receiver/Multi_display/digit_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    Receiver/Multi_display/clk_IBUF_BUFG
    SLICE_X62Y27         FDSE                                         r  Receiver/Multi_display/digit_C_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y27         FDSE (Hold_fdse_C_D)         0.092     1.573    Receiver/Multi_display/digit_C_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Multi_display/digit_D_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.270%)  route 0.079ns (29.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.583     1.466    Receiver/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  Receiver/byteToDisplay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Receiver/byteToDisplay_reg[4]/Q
                         net (fo=3, routed)           0.079     1.686    Receiver/Multi_display/D[4]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.731 r  Receiver/Multi_display/digit_D/O
                         net (fo=1, routed)           0.000     1.731    Receiver/Multi_display/digit_D_n_0
    SLICE_X62Y26         FDSE                                         r  Receiver/Multi_display/digit_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    Receiver/Multi_display/clk_IBUF_BUFG
    SLICE_X62Y26         FDSE                                         r  Receiver/Multi_display/digit_D_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDSE (Hold_fdse_C_D)         0.092     1.571    Receiver/Multi_display/digit_D_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Transmitter/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.920%)  route 0.114ns (38.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.470    Transmitter/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Transmitter/FSM_sequential_state_reg[2]/Q
                         net (fo=25, routed)          0.114     1.726    Transmitter/state[2]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.771 r  Transmitter/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    Transmitter/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X58Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     1.982    Transmitter/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.091     1.574    Transmitter/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Receiver/data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.295%)  route 0.117ns (38.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.471    Receiver/clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  Receiver/data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Receiver/data_reg/Q
                         net (fo=8, routed)           0.117     1.730    Receiver/data
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  Receiver/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    Receiver/FSM_sequential_state[2]_i_1_n_0
    SLICE_X63Y31         FDRE                                         r  Receiver/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     1.984    Receiver/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  Receiver/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.091     1.575    Receiver/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.066%)  route 0.119ns (38.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.470    Transmitter/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.119     1.730    Transmitter/state[1]
    SLICE_X59Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  Transmitter/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    Transmitter/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X59Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     1.982    Transmitter/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  Transmitter/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.091     1.574    Transmitter/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Receiver/Multi_display/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/Multi_display/counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.346%)  route 0.156ns (45.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    Receiver/Multi_display/clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  Receiver/Multi_display/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Receiver/Multi_display/counter_reg[19]/Q
                         net (fo=6, routed)           0.156     1.762    Receiver/Multi_display/counter_reg[19]
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  Receiver/Multi_display/counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Receiver/Multi_display/counter_new[1]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  Receiver/Multi_display/counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    Receiver/Multi_display/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  Receiver/Multi_display/counter_new_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091     1.591    Receiver/Multi_display/counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Transmitter/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.746%)  route 0.176ns (48.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.470    Transmitter/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  Transmitter/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Transmitter/bit_index_reg[0]/Q
                         net (fo=7, routed)           0.176     1.787    Transmitter/bit_index_reg_n_0_[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.048     1.835 r  Transmitter/bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Transmitter/bit_index[2]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  Transmitter/bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     1.982    Transmitter/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  Transmitter/bit_index_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.131     1.615    Transmitter/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Receiver/byteToDisplay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/byteToDisplay_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.009%)  route 0.129ns (40.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    Receiver/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Receiver/byteToDisplay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Receiver/byteToDisplay_reg[5]/Q
                         net (fo=3, routed)           0.129     1.738    Receiver/byteToDisplay_reg_n_0_[5]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  Receiver/byteToDisplay[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    Receiver/byteToDisplay[5]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  Receiver/byteToDisplay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     1.980    Receiver/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Receiver/byteToDisplay_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.092     1.560    Receiver/byteToDisplay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Transmitter/bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Transmitter/bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.346%)  route 0.176ns (48.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.470    Transmitter/clk_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  Transmitter/bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Transmitter/bit_index_reg[0]/Q
                         net (fo=7, routed)           0.176     1.787    Transmitter/bit_index_reg_n_0_[0]
    SLICE_X60Y31         LUT4 (Prop_lut4_I2_O)        0.045     1.832 r  Transmitter/bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Transmitter/bit_index[1]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  Transmitter/bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     1.982    Transmitter/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  Transmitter/bit_index_reg[1]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.605    Transmitter/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Receiver/bit_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Receiver/byteToDisplay_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.317%)  route 0.150ns (44.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.468    Receiver/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  Receiver/bit_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Receiver/bit_index_reg[1]/Q
                         net (fo=10, routed)          0.150     1.759    Receiver/bit_index_reg_n_0_[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  Receiver/byteToDisplay[6]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Receiver/byteToDisplay[6]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  Receiver/byteToDisplay_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.851     1.978    Receiver/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  Receiver/byteToDisplay_reg[6]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.092     1.571    Receiver/byteToDisplay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   Receiver/Multi_display/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   Receiver/Multi_display/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y21   Receiver/Multi_display/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Receiver/Multi_display/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Receiver/Multi_display/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Receiver/Multi_display/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   Receiver/Multi_display/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   Receiver/Multi_display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y21   Receiver/Multi_display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   Receiver/Multi_display/counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   Receiver/Multi_display/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   Receiver/Multi_display/counter_new_reg[1]/C



