

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl2/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:2 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_0mncMk
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_joRr0L"
Running: cat _ptx_joRr0L | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Nf0u0e
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Nf0u0e --output-file  /dev/null 2> _ptx_joRr0Linfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_joRr0L _ptx2_Nf0u0e _ptx_joRr0Linfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3840 (ipc= 7.7) sim_rate=384 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:44:15 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 46112 (ipc=46.1) sim_rate=4192 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:44:16 2016
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 78720 (ipc=52.5) sim_rate=4630 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:44:22 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(11,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 290112 (ipc=64.5) sim_rate=16117 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:44:23 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 472128 (ipc=67.4) sim_rate=24848 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:44:24 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 691744 (ipc=72.8) sim_rate=34587 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:44:25 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(13,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(11,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 866272 (ipc=75.3) sim_rate=41251 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:44:26 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 1167200 (ipc=86.5) sim_rate=53054 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:44:27 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(5,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(9,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1584349 (ipc=102.2) sim_rate=68884 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:44:28 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1808797 (ipc=97.8) sim_rate=75366 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:44:29 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(12,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(13,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 2044029 (ipc=97.3) sim_rate=81761 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:44:30 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 2241949 (ipc=95.4) sim_rate=86228 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:44:31 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(11,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(10,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 2455517 (ipc=94.4) sim_rate=90945 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:44:32 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(3,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(8,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(19,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 2962064 (ipc=107.7) sim_rate=105788 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:44:33 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27576,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27577,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27639,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27640,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27644,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27645,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27681,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27682,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27683,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27684,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27732,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27733,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27739,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27740,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27742,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27743,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27766,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27767,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27774,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27775,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27791,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27792,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27801,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27802,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27812,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27813,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27818,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27819,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27875,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(20,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(19,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 3145722 (ipc=106.6) sim_rate=108473 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:44:34 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(28,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 3304378 (ipc=104.9) sim_rate=110145 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:44:35 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(15,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(16,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(29,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 3531450 (ipc=103.9) sim_rate=113917 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:44:36 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(29,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(16,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 3730650 (ipc=102.2) sim_rate=116582 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:44:37 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(44,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(20,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 3939290 (ipc=102.3) sim_rate=119372 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:44:38 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(15,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(25,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(18,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(21,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(31,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 4448266 (ipc=111.2) sim_rate=130831 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:44:39 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(24,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(17,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 4656663 (ipc=109.6) sim_rate=133047 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:44:40 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(18,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(20,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 4832535 (ipc=108.6) sim_rate=134237 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:44:41 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(28,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(25,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 5046551 (ipc=107.4) sim_rate=136393 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:44:42 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(27,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(21,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 5233751 (ipc=105.7) sim_rate=137730 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:44:43 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(16,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(33,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(20,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 5504471 (ipc=106.9) sim_rate=141140 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:44:44 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(22,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(25,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(16,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(27,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(29,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52780,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52781,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52803,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(52804,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (52807,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(52808,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (52894,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(52895,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52906,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52907,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52911,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(52912,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52936,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52937,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52967,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(52968,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 5956256 (ipc=112.4) sim_rate=148906 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:44:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53012,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53013,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53041,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53042,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53044,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53045,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53066,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53067,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53160,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53161,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53172,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53173,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53226,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53227,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(43,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(35,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 6123092 (ipc=111.3) sim_rate=149343 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:44:46 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(40,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(34,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 6340596 (ipc=110.3) sim_rate=150966 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:44:47 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(32,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(39,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 6502324 (ipc=109.3) sim_rate=151216 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:44:48 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(34,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(43,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 6730740 (ipc=108.6) sim_rate=152971 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:44:49 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(30,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(33,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(31,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 6969396 (ipc=108.9) sim_rate=154875 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:44:50 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(44,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(44,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(42,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(55,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(30,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 7441140 (ipc=113.6) sim_rate=161763 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:44:51 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(38,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(39,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 7635089 (ipc=112.3) sim_rate=162448 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:44:52 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(38,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 7798577 (ipc=111.4) sim_rate=162470 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:44:53 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(36,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(36,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(42,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 8020305 (ipc=110.6) sim_rate=163679 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:44:54 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(34,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(32,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 8215121 (ipc=109.5) sim_rate=164302 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:44:55 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(53,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(38,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(33,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 8552193 (ipc=111.1) sim_rate=167690 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:44:56 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(30,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(34,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(49,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (77800,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(77801,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77859,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(77860,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (77904,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(77905,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (77908,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(77909,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(40,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78029,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(78030,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (78096,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(78097,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (78199,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(78200,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (78218,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(78219,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (78257,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78474,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (78491,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (78497,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 8947342 (ipc=114.0) sim_rate=172064 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:44:57 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (78550,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78552,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (78572,0), 5 CTAs running
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(53,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(55,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 9114414 (ipc=113.2) sim_rate=171970 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:44:58 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(52,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(47,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 9314798 (ipc=112.2) sim_rate=172496 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:44:59 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(49,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(67,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 9505646 (ipc=111.8) sim_rate=172829 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:45:00 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(71,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(45,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 9669102 (ipc=111.1) sim_rate=172662 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:45:01 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(69,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(53,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(57,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(55,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 10056078 (ipc=112.4) sim_rate=176422 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:45:02 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(47,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(71,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(58,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 10434242 (ipc=114.7) sim_rate=179900 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:45:03 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(54,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 10583755 (ipc=113.8) sim_rate=179385 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:45:04 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(47,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(56,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(53,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 10783499 (ipc=112.9) sim_rate=179724 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:45:05 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(45,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(52,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 11005867 (ipc=112.3) sim_rate=180424 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:45:06 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(49,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 11161163 (ipc=111.6) sim_rate=180018 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:45:07 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(54,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(47,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(55,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(48,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 11456731 (ipc=112.3) sim_rate=181852 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:45:08 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(46,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(49,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(51,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (102853,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (102899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (102921,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (103048,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (103066,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (103188,0), 5 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(58,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (103245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (103286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (103305,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 11875644 (ipc=114.7) sim_rate=185556 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:45:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (103605,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (103628,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (103878,0), 4 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(73,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (103960,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (103968,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (103973,0), 4 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(73,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 12095880 (ipc=114.1) sim_rate=186090 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:45:10 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(68,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(69,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(83,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 12313128 (ipc=113.5) sim_rate=186562 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:45:11 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(81,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(69,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 12526312 (ipc=112.8) sim_rate=186959 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:45:12 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(79,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(84,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 12735784 (ipc=112.2) sim_rate=187290 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:45:13 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(68,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(89,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(64,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(70,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 13132292 (ipc=114.2) sim_rate=190323 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:45:14 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(61,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(64,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(66,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(64,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 13462885 (ipc=115.1) sim_rate=192326 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:45:15 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(65,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(71,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 13659365 (ipc=114.3) sim_rate=192385 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:45:16 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(61,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(60,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 13881861 (ipc=113.8) sim_rate=192803 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:45:17 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(74,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(73,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 14071173 (ipc=113.0) sim_rate=192755 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:45:18 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(60,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(72,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(62,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 14381605 (ipc=113.2) sim_rate=194346 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:45:19 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(65,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(81,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(60,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(74,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (128090,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128110,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (128209,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (128211,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (128240,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (128264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (128275,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (128336,0), 3 CTAs running
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(71,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 14795640 (ipc=115.1) sim_rate=197275 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:45:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (128513,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (128607,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (128746,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (129024,0), 3 CTAs running
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(76,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (129262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (129283,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (129290,0), 3 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(76,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 14987746 (ipc=114.8) sim_rate=197207 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:45:21 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(87,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(83,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 15207618 (ipc=114.3) sim_rate=197501 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:45:22 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(100,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(95,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 15386146 (ipc=114.0) sim_rate=197258 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:45:23 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(92,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(97,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 15598306 (ipc=113.4) sim_rate=197446 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:45:24 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(92,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(92,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(87,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(89,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(83,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 16101818 (ipc=115.4) sim_rate=201272 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:45:25 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(81,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(81,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(75,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 16353535 (ipc=115.6) sim_rate=201895 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:45:26 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(75,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(82,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 16549471 (ipc=114.9) sim_rate=201822 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:45:27 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(76,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(86,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 16780671 (ipc=114.5) sim_rate=202176 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:45:28 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(87,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(82,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 16974463 (ipc=113.9) sim_rate=202076 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:45:29 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(78,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(81,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(79,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(88,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(82,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 17395491 (ipc=114.8) sim_rate=204652 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:45:30 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(77,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (151958,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (151972,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (151993,0), 3 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(75,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (152107,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (152145,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (152221,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (152313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (152394,0), 2 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(88,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (152591,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (152632,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (152716,0), 2 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(90,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (153377,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (153413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (153436,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 17777061 (ipc=115.8) sim_rate=206710 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:45:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (153804,0), 2 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(97,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(91,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 17984284 (ipc=115.3) sim_rate=206715 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:45:32 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(108,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(108,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(119,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 18251388 (ipc=114.8) sim_rate=207402 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:45:33 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(117,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(114,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 18458460 (ipc=114.3) sim_rate=207398 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:45:34 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(115,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(113,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(96,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(102,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(104,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 18926981 (ipc=115.4) sim_rate=210299 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:45:35 2016
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(104,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(103,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(96,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 19265273 (ipc=116.1) sim_rate=211706 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:45:36 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(100,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(90,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 19454361 (ipc=115.5) sim_rate=211460 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:45:37 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(94,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(92,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(103,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 19725977 (ipc=115.0) sim_rate=212107 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:45:38 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(99,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(94,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(91,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 19958937 (ipc=114.4) sim_rate=212329 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:45:39 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(102,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(93,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(91,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(90,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (176473,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 20336592 (ipc=115.2) sim_rate=214069 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:45:40 2016
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(100,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (176993,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (177059,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (177119,0), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(109,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (177142,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (177193,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (177376,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (177556,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (177571,0), 1 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(98,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (177675,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (177996,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (178018,0), 1 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(114,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (178397,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (178604,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (178710,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 20749750 (ipc=115.9) sim_rate=216143 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:45:41 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(109,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(123,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 20954326 (ipc=115.1) sim_rate=216023 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:45:42 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(125,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(112,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 21137558 (ipc=114.3) sim_rate=215689 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:45:43 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(123,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(113,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(111,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(117,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 21543526 (ipc=114.6) sim_rate=217611 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:45:44 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(112,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(115,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(114,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(116,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 21872760 (ipc=115.1) sim_rate=218727 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:45:45 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(110,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(114,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 22108147 (ipc=114.5) sim_rate=218892 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:45:46 2016
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(115,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(105,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(116,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 22375923 (ipc=114.2) sim_rate=219371 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:45:47 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(114,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(110,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 22611379 (ipc=113.6) sim_rate=219527 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:45:48 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(107,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(106,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(124,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(118,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(118,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (200728,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (200767,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (200891,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 23059198 (ipc=114.7) sim_rate=221723 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:45:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (201084,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(120,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (201224,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (201443,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (201462,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (201548,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(111,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (201773,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (201934,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (201974,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (202063,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (202226,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (202751,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(123,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (203118,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 23313456 (ipc=114.0) sim_rate=222032 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:45:50 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(124,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23466608 (ipc=111.0) sim_rate=221383 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:45:51 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(124,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(126,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(122,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(122,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23803464 (ipc=110.5) sim_rate=222462 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:45:52 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(121,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(122,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24032296 (ipc=109.0) sim_rate=222521 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:45:53 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(123,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(123,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(125,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(122,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (224874,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 24401423 (ipc=108.5) sim_rate=223866 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:45:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (225030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (225127,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(127,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (225287,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (225335,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (225703,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (225734,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (226101,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 226102
gpu_sim_insn = 24441600
gpu_ipc =     108.0999
gpu_tot_sim_cycle = 226102
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     108.0999
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 428
gpu_stall_icnt2sh    = 11417
gpu_total_sim_rate=224234

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 840
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 548
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 312
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 992
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 60
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19652
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 462776
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 840
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 992
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4088	W0_Idle:202502	W0_Scoreboard:5407654	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 397 
averagemflatency = 270 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 226101 
mrq_lat_table:55798 	737 	1126 	4622 	3241 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235 	65572 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	65849 	60 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41456 	22977 	1118 	0 	0 	0 	0 	0 	0 	0 	15 	15 	38 	82 	106 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     14468     15575     13280     16644     13811     16016     13627     17183     15347     16450     14822     17322     24790     24589     24378     24558 
dram[1]:     12267     16533     12890     15390     11819     15015     12665     18329     13137     17354     12861     18036     24781     24568     23651     24537 
dram[2]:     15903     14693     15719     13285     16175     14134     17184     12675     17209     23862     17321     15174     24622     24707     23617     24604 
dram[3]:     16938     12803     14444     12822     14553     12553     18270     13106     17610     12658     18084     12868     24586     24695     23600     24608 
dram[4]:     14690     16019     13042     15805     13704     16906     13228     18194     23341     16447     15166     16384     24779     24476     24597     24557 
dram[5]:     12822     14940     12812     14664     11978     15030     13107     17838     12839     17844     12814     18110     24778     24463     24599     24537 
average row accesses per activate:
dram[0]:  2.947598  3.230769  3.169811  3.555556  3.186916  3.216981  3.259259  3.537688  4.093023  4.855173  2.961039  3.253456  3.184834  3.754190  3.840000  4.097561 
dram[1]:  3.256039  3.278049  3.446154  3.246377  3.515464  3.376238  3.156951  3.156951  4.888889  4.400000  3.437186  3.241860  3.343284  3.184834  3.929825  4.173913 
dram[2]:  3.336634  2.921739  3.463917  3.215311  3.172093  3.272727  3.485148  3.305164  4.888889  3.977401  3.562500  3.157408  3.672131  3.246377  4.307693  3.775281 
dram[3]:  3.416244  3.154930  3.200000  3.518325  3.444444  3.454545  3.047619  3.171171  4.266667  4.662251  3.369458  3.410000  3.230769  3.326733  4.226415  3.818182 
dram[4]:  3.013453  3.294118  3.262136  3.411168  3.157408  3.109091  3.368421  3.537688  4.093023  4.693333  3.025974  3.410000  3.215311  3.712707  4.000000  4.200000 
dram[5]:  3.140187  3.230769  3.536842  3.262136  3.461929  3.320388  3.229358  3.115044  4.957747  4.141177  3.440000  3.263158  3.446154  3.262136  3.775281  4.048193 
average row locality = 65606/18818 = 3.486343
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       688       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       686       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65559
bank skew: 704/672 = 1.05
chip skew: 10931/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0        18         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        14         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 47
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        275       269       270       271       270       272       270       271       269       268       270       276       270       270       269       269
dram[1]:        271       270       273       270       272       271       273       272       270       269       272       279       272       271       271       269
dram[2]:        269       270       271       270       272       271       271       271       268       270       270       271       271       271       269       270
dram[3]:        270       272       271       272       271       273       273       274       269       270       270       273       271       272       269       271
dram[4]:        270       270       270       271       270       272       271       271       270       270       281       270       271       271       269       269
dram[5]:        272       271       272       271       272       272       274       272       270       269       284       271       272       271       271       269
maximum mf latency per bank:
dram[0]:        313       315       319       300       333       312       355       316       370       305       311       332       325       328       342       305
dram[1]:        344       297       350       320       349       324       349       325       345       311       336       307       356       301       329       301
dram[2]:        311       348       316       349       309       379       306       397       321       378       318       379       317       382       308       323
dram[3]:        307       326       308       334       319       370       315       388       311       344       311       358       313       377       326       326
dram[4]:        352       298       358       312       373       311       391       316       391       321       373       317       385       322       383       313
dram[5]:        332       312       350       311       346       312       388       324       388       329       369       313       382       307       378       310

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270238 n_act=3173 n_pre=3157 n_req=10949 n_rd=21862 n_write=24 bw_util=0.1467
n_activity=173434 dram_eff=0.2524
bk0: 1350a 289534i bk1: 1344a 289942i bk2: 1344a 289767i bk3: 1344a 290237i bk4: 1364a 289766i bk5: 1364a 289558i bk6: 1408a 289539i bk7: 1408a 289822i bk8: 1408a 290673i bk9: 1408a 291457i bk10: 1368a 289436i bk11: 1376a 289261i bk12: 1344a 289722i bk13: 1344a 290370i bk14: 1344a 290725i bk15: 1344a 290971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0768762
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270364 n_act=3118 n_pre=3102 n_req=10939 n_rd=21856 n_write=14 bw_util=0.1466
n_activity=169384 dram_eff=0.2582
bk0: 1348a 290106i bk1: 1344a 290109i bk2: 1344a 290074i bk3: 1344a 289842i bk4: 1364a 290129i bk5: 1364a 289963i bk6: 1408a 289236i bk7: 1408a 288957i bk8: 1408a 291286i bk9: 1408a 291090i bk10: 1368a 290215i bk11: 1372a 289600i bk12: 1344a 290043i bk13: 1344a 289738i bk14: 1344a 290725i bk15: 1344a 291088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0954117
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270364 n_act=3127 n_pre=3111 n_req=10926 n_rd=21852 n_write=0 bw_util=0.1464
n_activity=172378 dram_eff=0.2535
bk0: 1348a 290223i bk1: 1344a 289485i bk2: 1344a 290193i bk3: 1344a 289901i bk4: 1364a 289527i bk5: 1368a 289706i bk6: 1408a 289812i bk7: 1408a 289487i bk8: 1408a 291305i bk9: 1408a 290645i bk10: 1368a 290250i bk11: 1364a 289723i bk12: 1344a 290370i bk13: 1344a 289801i bk14: 1344a 291106i bk15: 1344a 290694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0768628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270372 n_act=3124 n_pre=3108 n_req=10925 n_rd=21850 n_write=0 bw_util=0.1464
n_activity=168830 dram_eff=0.2588
bk0: 1346a 290316i bk1: 1344a 289805i bk2: 1344a 289691i bk3: 1344a 290185i bk4: 1364a 289980i bk5: 1368a 290018i bk6: 1408a 288885i bk7: 1408a 289074i bk8: 1408a 290745i bk9: 1408a 291276i bk10: 1368a 290085i bk11: 1364a 290098i bk12: 1344a 289844i bk13: 1344a 289961i bk14: 1344a 291082i bk15: 1344a 290708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0995296
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270313 n_act=3145 n_pre=3129 n_req=10939 n_rd=21850 n_write=17 bw_util=0.1465
n_activity=172621 dram_eff=0.2534
bk0: 1344a 289821i bk1: 1344a 290083i bk2: 1344a 289912i bk3: 1344a 290153i bk4: 1364a 289449i bk5: 1368a 289377i bk6: 1408a 289640i bk7: 1408a 289808i bk8: 1408a 290740i bk9: 1408a 291253i bk10: 1370a 289312i bk11: 1364a 289997i bk12: 1344a 289794i bk13: 1344a 290435i bk14: 1344a 290895i bk15: 1344a 291088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0768293
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=298454 n_nop=270355 n_act=3131 n_pre=3115 n_req=10928 n_rd=21848 n_write=5 bw_util=0.1464
n_activity=169057 dram_eff=0.2585
bk0: 1344a 289915i bk1: 1344a 289912i bk2: 1344a 290189i bk3: 1344a 289760i bk4: 1364a 290066i bk5: 1368a 289866i bk6: 1408a 289428i bk7: 1408a 288835i bk8: 1408a 291334i bk9: 1408a 290850i bk10: 1368a 290124i bk11: 1364a 289953i bk12: 1344a 290159i bk13: 1344a 289852i bk14: 1344a 290580i bk15: 1344a 290909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0971171

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 334
L2_cache_bank[1]: Access = 5524, Miss = 5466, Miss_rate = 0.990, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 182
L2_cache_bank[3]: Access = 5524, Miss = 5464, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 8, Reservation_fails = 177
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65559
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 42
L2_total_cache_reservation_fails = 808
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 222
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 177
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 530
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.097

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0699
	minimum = 6
	maximum = 56
Network latency average = 9.72298
	minimum = 6
	maximum = 45
Slowest packet = 318
Flit latency average = 8.38746
	minimum = 6
	maximum = 41
Slowest flit = 816
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0215937
	minimum = 0.0182219 (at node 0)
	maximum = 0.0244315 (at node 16)
Accepted packet rate average = 0.0215937
	minimum = 0.0182219 (at node 0)
	maximum = 0.0244315 (at node 16)
Injected flit rate average = 0.0646503
	minimum = 0.0182926 (at node 0)
	maximum = 0.121649 (at node 15)
Accepted flit rate average= 0.0646503
	minimum = 0.0241572 (at node 20)
	maximum = 0.102149 (at node 2)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0699 (1 samples)
	minimum = 6 (1 samples)
	maximum = 56 (1 samples)
Network latency average = 9.72298 (1 samples)
	minimum = 6 (1 samples)
	maximum = 45 (1 samples)
Flit latency average = 8.38746 (1 samples)
	minimum = 6 (1 samples)
	maximum = 41 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0215937 (1 samples)
	minimum = 0.0182219 (1 samples)
	maximum = 0.0244315 (1 samples)
Accepted packet rate average = 0.0215937 (1 samples)
	minimum = 0.0182219 (1 samples)
	maximum = 0.0244315 (1 samples)
Injected flit rate average = 0.0646503 (1 samples)
	minimum = 0.0182926 (1 samples)
	maximum = 0.121649 (1 samples)
Accepted flit rate average = 0.0646503 (1 samples)
	minimum = 0.0241572 (1 samples)
	maximum = 0.102149 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 224234 (inst/sec)
gpgpu_simulation_rate = 2074 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 98698.226562 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
