Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0a91071ec084006932f47640295320e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Full_Test_behav xil_defaultlib.Full_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_Receiver
Compiling module xil_defaultlib.ASCIIConverter
Compiling module xil_defaultlib.UART_Receiver_wrapper
Compiling module xil_defaultlib.ASCII_Encoder
Compiling module xil_defaultlib.UART_Sender
Compiling module xil_defaultlib.UART_Sender_wrapper
Compiling module xil_defaultlib.Counter(step=-1,count_module=4)
Compiling module xil_defaultlib.Counter(step=-1,count_module=3)
Compiling module xil_defaultlib.GaussComputeEngine_default
Compiling module xil_defaultlib.UserController
Compiling module xil_defaultlib.Full_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Full_Test_behav
