// Seed: 1863229255
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  string id_14 = "";
  wire   id_15;
  reg id_16, id_17;
  module_0(
      id_6, id_15, id_5
  );
  always @(negedge id_5[1] & id_6)
    if (id_6)
      if (1) id_13 = 1;
      else id_16 <= id_5[1];
endmodule
