/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/sumNb/sum1b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/sumNb/sum1b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sum1b
-- Compiling architecture sum1b_arq of sum1b

} {} {}} /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/sumNb/simulation/sumNb_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/test_vhdl/sumNb/simulation/sumNb_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity sumNb_tb
-- Compiling architecture sumNb_tb_arq of sumNb_tb
-- Loading entity sumNb

} {} {}}
