Power minimization algorithms for LUT-based FPGA technology mapping