[07/19 00:42:36      0s] 
[07/19 00:42:36      0s] Cadence Innovus(TM) Implementation System.
[07/19 00:42:36      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/19 00:42:36      0s] 
[07/19 00:42:36      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[07/19 00:42:36      0s] Options:	
[07/19 00:42:36      0s] Date:		Sat Jul 19 00:42:36 2025
[07/19 00:42:36      0s] Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[07/19 00:42:36      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[07/19 00:42:36      0s] 
[07/19 00:42:36      0s] License:
[07/19 00:42:36      0s] 		[00:42:36.432508] Configured Lic search path (23.02-s006): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[07/19 00:42:36      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[07/19 00:42:36      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/19 00:42:47     10s] Memory management switch to non-aggressive memory release mode.
[07/19 00:42:47     10s] 
[07/19 00:42:47     10s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[07/19 00:42:47     10s] 
[07/19 00:42:50     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[07/19 00:42:52     14s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[07/19 00:42:52     14s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[07/19 00:42:52     14s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[07/19 00:42:52     14s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[07/19 00:42:52     14s] @(#)CDS: CPE v23.14-s082
[07/19 00:42:52     14s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[07/19 00:42:52     14s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[07/19 00:42:52     14s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[07/19 00:42:52     14s] @(#)CDS: RCDB 11.15.0
[07/19 00:42:52     14s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[07/19 00:42:52     14s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[07/19 00:42:52     14s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[07/19 00:42:52     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1452085_3d68ef91-72fd-4a3b-ba83-c58c5b5e9da7_ei-vm-018.othr.de_bas33767_webuNO.

[07/19 00:42:52     14s] Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
[07/19 00:42:53     15s] Info: Process UID = 1452085 / 3d68ef91-72fd-4a3b-ba83-c58c5b5e9da7 / HgrbeP18OS
[07/19 00:42:53     15s] 
[07/19 00:42:53     15s] **INFO:  MMMC transition support version v31-84 
[07/19 00:42:53     15s] 
[07/19 00:42:53     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/19 00:42:53     15s] <CMD> suppressMessage ENCEXT-2799
[07/19 00:42:53     15s] <CMD> getVersion
[07/19 00:42:53     15s] <CMD> getVersion
[07/19 00:42:54     15s] <CMD> getVersion
[07/19 00:42:54     16s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[07/19 00:42:56     16s] [INFO] Loading Pegasus 24.10 fill procedures
[07/19 00:42:56     16s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/19 00:42:56     16s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/19 00:42:56     16s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[07/19 00:42:56     16s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[07/19 00:42:56     16s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[07/19 00:42:56     16s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[07/19 00:42:56     16s] <CMD> win
[07/19 00:43:36     18s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[07/19 00:43:36     18s] <CMD> set ::dft::debug_attribute 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_constraint_performance_statistics_precision 2
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_efficient_set_timing_derate 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_diskcaching_io_performance 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_dump_reset_clock 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_efficient_clocks_collection 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_efficient_hier_obj 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_efficient_save_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_input_port_path_group_tag 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_enable_view_pruning_enhancements 4
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_is_imm_info_cached 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_latch_period_based_threshold 0.0001
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[07/19 00:43:36     18s] <CMD> set dbgDualViewAwareXTree 1
[07/19 00:43:36     18s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[07/19 00:43:36     18s] <CMD> set defHierChar /
[07/19 00:43:36     18s] <CMD> set distributed_client_message_echo 1
[07/19 00:43:36     18s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[07/19 00:43:36     18s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[07/19 00:43:36     18s] <CMD> set enc_before_startup_file 0
[07/19 00:43:36     18s] <CMD> set enc_check_rename_command_name 1
[07/19 00:43:36     18s] <CMD> set enc_enable_print_mode_command_reset_options 1
[07/19 00:43:36     18s] <CMD> set init_design_settop 0
[07/19 00:43:36     18s] <CMD> set init_gnd_net {VSS iovss vss}
[07/19 00:43:36     18s] <CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
[07/19 00:43:36     18s] <CMD> set init_mmmc_file Fabric_MMMC.view
[07/19 00:43:36     18s] <CMD> set init_pwr_net {VDD iovdd vdd}
[07/19 00:43:36     18s] <CMD> set init_verilog SRC/fabric_netlists.v
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set latch_time_borrow_mode max_borrow
[07/19 00:43:36     18s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[07/19 00:43:36     18s] <CMD> set pegDefaultResScaleFactor 1
[07/19 00:43:36     18s] <CMD> set pegDetailResScaleFactor 1
[07/19 00:43:36     18s] <CMD> set pegEnableDualViewForTQuantus 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[07/19 00:43:36     18s] <CMD> set spgUnflattenIlmInCheckPlace 2
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_aocv_efficient_accurate_mode 1
[07/19 00:43:36     18s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/19 00:43:36     18s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/19 00:43:36     18s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_clock_root_frequency_compatibility 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_efficient_lib_pin 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_add_brackets_name 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_efficient_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_disable_efficient_derate_mode 1
[07/19 00:43:36     18s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/19 00:43:36     18s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> unsuppressMessage -silent GLOBAL-100
[07/19 00:43:36     18s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[07/19 00:43:36     18s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_multi_threaded_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_new_power_view_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_view_based_tlatch_mode 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_disable_3d_arcs 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_improved_waveform_cache 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[07/19 00:43:36     18s] <CMD> set timing_library_ca_derate_data_consistency 0
[07/19 00:43:36     18s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[07/19 00:43:36     18s] <CMD> set timing_library_refactor_db_arc_processing 1
[07/19 00:43:36     18s] <CMD> set timing_library_refactor_db_arc_processing3 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_path_based_override_distance 1e+30
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_backward_compatible_to_adjust 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_efficient_collection_handling 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_efficient_cone_marking 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_improved_drv_reporting 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_enable_variable_verbose_fields 0
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_latch_analysis_compatibility 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> get_message -id GLOBAL-100 -suppress
[07/19 00:43:36     18s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[07/19 00:43:36     18s] <CMD> set defStreamOutCheckUncolored false
[07/19 00:43:36     18s] <CMD> set init_lef_check_antenna 1
[07/19 00:43:36     18s] <CMD> set init_verilog_tolerate_port_mismatch 0
[07/19 00:43:36     18s] <CMD> set lefdefInputCheckColoredShape 0
[07/19 00:43:36     18s] <CMD> set load_netlist_ignore_undefined_cell 1
[07/19 00:43:36     18s] <CMD> set init_design_uniquify 1
[07/19 00:43:36     18s] <CMD> init_design
[07/19 00:43:36     18s] #% Begin Load MMMC data ... (date=07/19 00:43:36, mem=1894.8M)
[07/19 00:43:36     18s] #% End Load MMMC data ... (date=07/19 00:43:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.2M, current mem=1896.2M)
[07/19 00:43:36     18s] 
[07/19 00:43:36     18s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...
[07/19 00:43:36     18s] 
[07/19 00:43:36     18s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
[07/19 00:43:36     18s] Set DBUPerIGU to M1 pitch 480.
[07/19 00:43:36     18s] 
[07/19 00:43:36     18s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-200' for more detail.
[07/19 00:43:36     18s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[07/19 00:43:36     18s] To increase the message display limit, refer to the product command reference manual.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/19 00:43:36     18s] Type 'man IMPLF-201' for more detail.
[07/19 00:43:36     18s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[07/19 00:43:36     18s] Loading view definition file from Fabric_MMMC.view
[07/19 00:43:36     18s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[07/19 00:43:36     18s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[07/19 00:43:36     18s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[07/19 00:43:36     18s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[07/19 00:43:36     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1973.2M, current mem=1914.0M)
[07/19 00:43:36     18s] *** End library_loading (cpu=0.00min, real=0.00min, mem=73.5M, fe_cpu=0.33min, fe_real=1.00min, fe_mem=1853.1M) ***
[07/19 00:43:36     18s] #% Begin Load netlist data ... (date=07/19 00:43:36, mem=1913.3M)
[07/19 00:43:36     18s] *** Begin netlist parsing (mem=1853.1M) ***
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[07/19 00:43:36     18s] Type 'man IMPVL-159' for more detail.
[07/19 00:43:36     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[07/19 00:43:36     18s] To increase the message display limit, refer to the product command reference manual.
[07/19 00:43:36     18s] Created 78 new cells from 2 timing libraries.
[07/19 00:43:36     18s] Reading netlist ...
[07/19 00:43:36     18s] Backslashed names will retain backslash and a trailing blank character.
[07/19 00:43:36     18s] Reading verilog netlist 'SRC/fabric_netlists.v'
[07/19 00:43:36     18s] 
[07/19 00:43:36     18s] *** Memory Usage v#2 (Current mem = 1853.062M, initial mem = 847.781M) ***
[07/19 00:43:36     18s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1853.1M) ***
[07/19 00:43:36     18s] #% End Load netlist data ... (date=07/19 00:43:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1922.4M, current mem=1922.4M)
[07/19 00:43:36     18s] Ignoring unreferenced cell dffr1.
[07/19 00:43:36     18s] Ignoring unreferenced cell MULTI_MODE_DFFSRQ.
[07/19 00:43:36     18s] Warning: The top level cell is ambiguous.
[07/19 00:43:36     18s] Setting top level cell to be fpga_top.
[07/19 00:43:36     18s] Hooked 156 DB cells to tlib cells.
[07/19 00:43:36     18s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1931.5M, current mem=1931.5M)
[07/19 00:43:36     18s] Starting recursive module instantiation check.
[07/19 00:43:36     18s] No recursion found.
[07/19 00:43:36     18s] Building hierarchical netlist for Cell fpga_top ...
[07/19 00:43:36     18s] ***** UseNewTieNetMode *****.
[07/19 00:43:36     19s] *** Netlist is NOT unique.
[07/19 00:43:36     19s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[07/19 00:43:36     19s] ** info: there are 241 modules.
[07/19 00:43:36     19s] ** info: there are 50221 stdCell insts.
[07/19 00:43:36     19s] ** info: there are 50221 stdCell insts with at least one signal pin.
[07/19 00:43:36     19s] ** info: there are 71 Pad insts.
[07/19 00:43:36     19s] 
[07/19 00:43:36     19s] *** Memory Usage v#2 (Current mem = 1936.562M, initial mem = 847.781M) ***
[07/19 00:43:37     19s] Initializing I/O assignment ...
[07/19 00:43:37     19s] Adjusting Core to Bottom to: 0.1800.
[07/19 00:43:37     19s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/19 00:43:37     19s] Type 'man IMPFP-3961' for more detail.
[07/19 00:43:37     19s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/19 00:43:37     19s] Start create_tracks
[07/19 00:43:37     19s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/19 00:43:37     19s] Extraction setup Started for TopCell fpga_top 
[07/19 00:43:37     19s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[07/19 00:43:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2773' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2773' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[07/19 00:43:37     19s] Type 'man IMPEXT-2776' for more detail.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[07/19 00:43:37     19s] Summary of Active RC-Corners : 
[07/19 00:43:37     19s]  
[07/19 00:43:37     19s]  Analysis View: WORST_CASE
[07/19 00:43:37     19s]     RC-Corner Name        : RC_BEST
[07/19 00:43:37     19s]     RC-Corner Index       : 0
[07/19 00:43:37     19s]     RC-Corner Temperature : 40 Celsius
[07/19 00:43:37     19s]     RC-Corner Cap Table   : ''
[07/19 00:43:37     19s]     RC-Corner PreRoute Res Factor         : 1
[07/19 00:43:37     19s]     RC-Corner PreRoute Cap Factor         : 1
[07/19 00:43:37     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/19 00:43:37     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/19 00:43:37     19s]  
[07/19 00:43:37     19s]  Analysis View: Best_CASE
[07/19 00:43:37     19s]     RC-Corner Name        : RC_WORST
[07/19 00:43:37     19s]     RC-Corner Index       : 1
[07/19 00:43:37     19s]     RC-Corner Temperature : 125 Celsius
[07/19 00:43:37     19s]     RC-Corner Cap Table   : ''
[07/19 00:43:37     19s]     RC-Corner PreRoute Res Factor         : 1
[07/19 00:43:37     19s]     RC-Corner PreRoute Cap Factor         : 1
[07/19 00:43:37     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/19 00:43:37     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[07/19 00:43:37     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/19 00:43:37     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/19 00:43:37     19s] eee: RC Grid memory allocated = 201348 (47 X 51 X 7 X 12b)
[07/19 00:43:37     19s] Updating RC Grid density data for preRoute extraction ...
[07/19 00:43:37     19s] eee: pegSigSF=1.070000
[07/19 00:43:37     19s] Initializing multi-corner resistance tables ...
[07/19 00:43:37     19s] eee: Grid unit RC data computation started
[07/19 00:43:37     19s] eee: Grid unit RC data computation completed
[07/19 00:43:37     19s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[07/19 00:43:37     19s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:43:37     19s] eee: LAM-FP: thresh=1 ; dimX=4095.238095 ; dimY=4476.190476 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 00:43:37     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 00:43:37     19s] eee: NetCapCache creation started. (Current Mem: 2162.633M) 
[07/19 00:43:37     19s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2162.633M) 
[07/19 00:43:37     19s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1720.000000, 1880.000000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (46 X 50)
[07/19 00:43:37     19s] eee: Metal Layers Info:
[07/19 00:43:37     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:43:37     19s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 00:43:37     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:43:37     19s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/19 00:43:37     19s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:43:37     19s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:43:37     19s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:43:37     19s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:43:37     19s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/19 00:43:37     19s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/19 00:43:37     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:43:37     19s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 00:43:37     19s] eee: +-----------------------NDR Info-----------------------+
[07/19 00:43:37     19s] eee: NDR Count = 0, Fake NDR = 0
[07/19 00:43:37     19s] *Info: initialize multi-corner CTS.
[07/19 00:43:37     20s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2322.5M, current mem=2097.6M)
[07/19 00:43:37     20s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[07/19 00:43:37     20s] Current (total cpu=0:00:21.3, real=0:01:01, peak res=2473.6M, current mem=2473.6M)
[07/19 00:43:38     20s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2513.4M, current mem=2513.4M)
[07/19 00:43:38     20s] Current (total cpu=0:00:21.4, real=0:01:02, peak res=2513.4M, current mem=2513.4M)
[07/19 00:43:38     20s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[07/19 00:43:38     20s] Current (total cpu=0:00:21.5, real=0:01:02, peak res=2513.4M, current mem=2513.4M)
[07/19 00:43:38     20s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2513.8M, current mem=2513.8M)
[07/19 00:43:38     20s] Current (total cpu=0:00:21.6, real=0:01:02, peak res=2513.8M, current mem=2513.8M)
[07/19 00:43:38     20s] Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
[07/19 00:43:38     20s] Current (total cpu=0:00:21.6, real=0:01:02, peak res=2513.8M, current mem=2513.8M)
[07/19 00:43:38     20s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2514.5M, current mem=2514.5M)
[07/19 00:43:38     20s] Current (total cpu=0:00:21.7, real=0:01:02, peak res=2514.5M, current mem=2514.5M)
[07/19 00:43:38     20s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[07/19 00:43:38     20s] Current (total cpu=0:00:21.8, real=0:01:02, peak res=2514.5M, current mem=2514.5M)
[07/19 00:43:38     20s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2515.0M, current mem=2515.0M)
[07/19 00:43:38     20s] Current (total cpu=0:00:21.8, real=0:01:02, peak res=2515.0M, current mem=2515.0M)
[07/19 00:43:38     20s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[07/19 00:43:38     20s] Current (total cpu=0:00:21.9, real=0:01:02, peak res=2515.0M, current mem=2515.0M)
[07/19 00:43:38     20s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2515.4M, current mem=2515.4M)
[07/19 00:43:38     20s] Current (total cpu=0:00:22.0, real=0:01:02, peak res=2515.4M, current mem=2515.4M)
[07/19 00:43:38     20s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[07/19 00:43:38     21s] Current (total cpu=0:00:22.0, real=0:01:02, peak res=2515.4M, current mem=2515.4M)
[07/19 00:43:38     21s] INFO (CTE): Constraints read successfully.
[07/19 00:43:38     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2516.3M, current mem=2516.3M)
[07/19 00:43:38     21s] Current (total cpu=0:00:22.1, real=0:01:02, peak res=2516.3M, current mem=2516.3M)
[07/19 00:43:38     21s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[07/19 00:43:38     21s] Current (total cpu=0:00:22.2, real=0:01:02, peak res=2516.3M, current mem=2516.3M)
[07/19 00:43:39     21s] INFO (CTE): Constraints read successfully.
[07/19 00:43:39     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.8, real=0:00:01.0, peak res=2526.0M, current mem=2526.0M)
[07/19 00:43:39     21s] Current (total cpu=0:00:23.0, real=0:01:03, peak res=2526.0M, current mem=2526.0M)
[07/19 00:43:39     21s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[07/19 00:43:39     22s] Current (total cpu=0:00:23.0, real=0:01:03, peak res=2526.0M, current mem=2526.0M)
[07/19 00:43:40     22s] INFO (CTE): Constraints read successfully.
[07/19 00:43:40     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2532.5M, current mem=2532.5M)
[07/19 00:43:40     22s] Current (total cpu=0:00:23.4, real=0:01:04, peak res=2532.5M, current mem=2532.5M)
[07/19 00:43:40     22s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[07/19 00:43:40     22s] Current (total cpu=0:00:23.4, real=0:01:04, peak res=2532.6M, current mem=2532.6M)
[07/19 00:43:40     22s] INFO (CTE): Constraints read successfully.
[07/19 00:43:40     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2538.0M, current mem=2538.0M)
[07/19 00:43:40     22s] Current (total cpu=0:00:23.6, real=0:01:04, peak res=2538.0M, current mem=2538.0M)
[07/19 00:43:40     22s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[07/19 00:43:40     22s] Current (total cpu=0:00:23.7, real=0:01:04, peak res=2538.0M, current mem=2538.0M)
[07/19 00:43:40     22s] INFO (CTE): Constraints read successfully.
[07/19 00:43:40     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2538.5M, current mem=2538.5M)
[07/19 00:43:40     22s] Current (total cpu=0:00:23.8, real=0:01:04, peak res=2538.5M, current mem=2538.5M)
[07/19 00:43:40     22s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[07/19 00:43:40     22s] Current (total cpu=0:00:23.8, real=0:01:04, peak res=2538.5M, current mem=2538.5M)
[07/19 00:43:40     22s] INFO (CTE): Constraints read successfully.
[07/19 00:43:40     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2539.2M, current mem=2539.2M)
[07/19 00:43:40     22s] Current (total cpu=0:00:23.9, real=0:01:04, peak res=2539.2M, current mem=2539.2M)
[07/19 00:43:40     22s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[07/19 00:43:40     22s] Current (total cpu=0:00:23.9, real=0:01:04, peak res=2539.2M, current mem=2539.2M)
[07/19 00:43:41     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:41     24s] Ending "Constraint file reading stats" (total cpu=0:00:01.3, real=0:00:01.0, peak res=2540.8M, current mem=2540.8M)
[07/19 00:43:42     24s] Current (total cpu=0:00:25.3, real=0:01:06, peak res=2540.8M, current mem=2540.8M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[07/19 00:43:42     24s] Current (total cpu=0:00:25.4, real=0:01:06, peak res=2540.8M, current mem=2540.8M)
[07/19 00:43:42     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2541.2M, current mem=2541.2M)
[07/19 00:43:42     24s] Current (total cpu=0:00:25.5, real=0:01:06, peak res=2541.2M, current mem=2541.2M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[07/19 00:43:42     24s] Current (total cpu=0:00:25.5, real=0:01:06, peak res=2541.2M, current mem=2541.2M)
[07/19 00:43:42     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2541.5M, current mem=2541.5M)
[07/19 00:43:42     24s] Current (total cpu=0:00:25.6, real=0:01:06, peak res=2541.5M, current mem=2541.5M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[07/19 00:43:42     24s] Current (total cpu=0:00:25.6, real=0:01:06, peak res=2541.6M, current mem=2541.6M)
[07/19 00:43:42     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2541.9M, current mem=2541.9M)
[07/19 00:43:42     24s] Current (total cpu=0:00:25.7, real=0:01:06, peak res=2541.9M, current mem=2541.9M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[07/19 00:43:42     24s] Current (total cpu=0:00:25.8, real=0:01:06, peak res=2541.9M, current mem=2541.9M)
[07/19 00:43:42     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.3M, current mem=2542.3M)
[07/19 00:43:42     24s] Current (total cpu=0:00:25.8, real=0:01:06, peak res=2542.3M, current mem=2542.3M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[07/19 00:43:42     24s] Current (total cpu=0:00:25.9, real=0:01:06, peak res=2542.3M, current mem=2542.3M)
[07/19 00:43:42     24s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2542.7M, current mem=2542.7M)
[07/19 00:43:42     24s] Current (total cpu=0:00:26.0, real=0:01:06, peak res=2542.7M, current mem=2542.7M)
[07/19 00:43:42     24s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[07/19 00:43:42     25s] Current (total cpu=0:00:26.0, real=0:01:06, peak res=2542.7M, current mem=2542.7M)
[07/19 00:43:42     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.0M, current mem=2543.0M)
[07/19 00:43:42     25s] Current (total cpu=0:00:26.1, real=0:01:06, peak res=2543.0M, current mem=2543.0M)
[07/19 00:43:42     25s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[07/19 00:43:42     25s] Current (total cpu=0:00:26.1, real=0:01:06, peak res=2543.1M, current mem=2543.1M)
[07/19 00:43:42     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:42     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.4M, current mem=2543.4M)
[07/19 00:43:42     25s] Current (total cpu=0:00:26.2, real=0:01:06, peak res=2543.4M, current mem=2543.4M)
[07/19 00:43:42     25s] Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
[07/19 00:43:42     25s] Current (total cpu=0:00:26.3, real=0:01:06, peak res=2543.4M, current mem=2543.4M)
[07/19 00:43:42     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2543.8M, current mem=2543.8M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.4, real=0:01:07, peak res=2543.8M, current mem=2543.8M)
[07/19 00:43:43     25s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/19 00:43:43     25s] Current (total cpu=0:00:26.4, real=0:01:07, peak res=2543.8M, current mem=2543.8M)
[07/19 00:43:43     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.4M, current mem=2544.4M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.5, real=0:01:07, peak res=2544.4M, current mem=2544.4M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.6, real=0:01:07, peak res=2544.4M, current mem=2544.4M)
[07/19 00:43:43     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2544.8M, current mem=2544.8M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.7, real=0:01:07, peak res=2544.8M, current mem=2544.8M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.7, real=0:01:07, peak res=2544.8M, current mem=2544.8M)
[07/19 00:43:43     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.2M, current mem=2545.2M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.8, real=0:01:07, peak res=2545.2M, current mem=2545.2M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.9, real=0:01:07, peak res=2545.2M, current mem=2545.2M)
[07/19 00:43:43     25s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.8M, current mem=2545.8M)
[07/19 00:43:43     25s] Current (total cpu=0:00:26.9, real=0:01:07, peak res=2545.8M, current mem=2545.8M)
[07/19 00:43:43     25s] Current (total cpu=0:00:27.0, real=0:01:07, peak res=2545.8M, current mem=2545.8M)
[07/19 00:43:43     26s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.5M, current mem=2546.5M)
[07/19 00:43:43     26s] Current (total cpu=0:00:27.1, real=0:01:07, peak res=2546.5M, current mem=2546.5M)
[07/19 00:43:43     26s] Current (total cpu=0:00:27.1, real=0:01:07, peak res=2546.5M, current mem=2546.5M)
[07/19 00:43:43     26s] INFO (CTE): Constraints read successfully.
[07/19 00:43:43     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2546.9M, current mem=2546.9M)
[07/19 00:43:43     26s] Current (total cpu=0:00:27.2, real=0:01:07, peak res=2546.9M, current mem=2546.9M)
[07/19 00:43:44     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/19 00:43:44     26s] Summary for sequential cells identification: 
[07/19 00:43:44     26s]   Identified SBFF number: 3
[07/19 00:43:44     26s]   Identified MBFF number: 0
[07/19 00:43:44     26s]   Identified SB Latch number: 5
[07/19 00:43:44     26s]   Identified MB Latch number: 0
[07/19 00:43:44     26s]   Not identified SBFF number: 0
[07/19 00:43:44     26s]   Not identified MBFF number: 0
[07/19 00:43:44     26s]   Not identified SB Latch number: 0
[07/19 00:43:44     26s]   Not identified MB Latch number: 0
[07/19 00:43:44     26s]   Number of sequential cells which are not FFs: 2
[07/19 00:43:44     26s] Total number of combinational cells: 56
[07/19 00:43:44     26s] Total number of sequential cells: 10
[07/19 00:43:44     26s] Total number of tristate cells: 6
[07/19 00:43:44     26s] Total number of level shifter cells: 0
[07/19 00:43:44     26s] Total number of power gating cells: 0
[07/19 00:43:44     26s] Total number of isolation cells: 0
[07/19 00:43:44     26s] Total number of power switch cells: 0
[07/19 00:43:44     26s] Total number of pulse generator cells: 0
[07/19 00:43:44     26s] Total number of always on buffers: 0
[07/19 00:43:44     26s] Total number of retention cells: 0
[07/19 00:43:44     26s] Total number of physical cells: 6
[07/19 00:43:44     26s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[07/19 00:43:44     26s] Total number of usable buffers: 5
[07/19 00:43:44     26s] List of unusable buffers:
[07/19 00:43:44     26s] Total number of unusable buffers: 0
[07/19 00:43:44     26s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[07/19 00:43:44     26s] Total number of usable inverters: 5
[07/19 00:43:44     26s] List of unusable inverters:
[07/19 00:43:44     26s] Total number of unusable inverters: 0
[07/19 00:43:44     26s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[07/19 00:43:44     26s] Total number of identified usable delay cells: 3
[07/19 00:43:44     26s] List of identified unusable delay cells:
[07/19 00:43:44     26s] Total number of identified unusable delay cells: 0
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Deleting Cell Server Begin ...
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Deleting Cell Server End ...
[07/19 00:43:44     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2550.2M, current mem=2550.2M)
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 00:43:44     26s] Summary for sequential cells identification: 
[07/19 00:43:44     26s]   Identified SBFF number: 3
[07/19 00:43:44     26s]   Identified MBFF number: 0
[07/19 00:43:44     26s]   Identified SB Latch number: 5
[07/19 00:43:44     26s]   Identified MB Latch number: 0
[07/19 00:43:44     26s]   Not identified SBFF number: 0
[07/19 00:43:44     26s]   Not identified MBFF number: 0
[07/19 00:43:44     26s]   Not identified SB Latch number: 0
[07/19 00:43:44     26s]   Not identified MB Latch number: 0
[07/19 00:43:44     26s]   Number of sequential cells which are not FFs: 2
[07/19 00:43:44     26s]  Visiting view : WORST_CASE
[07/19 00:43:44     26s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 00:43:44     26s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 00:43:44     26s]  Visiting view : Best_CASE
[07/19 00:43:44     26s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 00:43:44     26s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 00:43:44     26s] TLC MultiMap info (StdDelay):
[07/19 00:43:44     26s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 00:43:44     26s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 00:43:44     26s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 00:43:44     26s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 00:43:44     26s]  Setting StdDelay to: 25.6ps
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Deleting Cell Server Begin ...
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] TimeStamp Deleting Cell Server End ...
[07/19 00:43:44     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/19 00:43:44     26s] Type 'man IMPSYC-2' for more detail.
[07/19 00:43:44     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/19 00:43:44     26s] Type 'man IMPSYC-2' for more detail.
[07/19 00:43:44     26s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[07/19 00:43:44     26s] Type 'man IMPSYC-2' for more detail.
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] *** Summary of all messages that are not suppressed in this session:
[07/19 00:43:44     26s] Severity  ID               Count  Summary                                  
[07/19 00:43:44     26s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/19 00:43:44     26s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[07/19 00:43:44     26s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[07/19 00:43:44     26s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[07/19 00:43:44     26s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[07/19 00:43:44     26s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[07/19 00:43:44     26s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[07/19 00:43:44     26s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[07/19 00:43:44     26s] *** Message Summary: 232 warning(s), 0 error(s)
[07/19 00:43:44     26s] 
[07/19 00:43:44     26s] <CMD> setDrawView fplan
[07/19 00:43:44     26s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[07/19 00:43:44     26s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[07/19 00:43:44     26s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/19 00:43:44     26s] Type 'man IMPFP-4008' for more detail.
[07/19 00:43:44     26s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[07/19 00:43:44     26s] Type 'man IMPFP-4008' for more detail.
[07/19 00:43:44     26s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
[07/19 00:43:44     26s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/19 00:43:44     26s] Start create_tracks
[07/19 00:43:44     26s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/19 00:43:44     26s] <CMD> floorPlan -site CoreSite -b 0.2 -0.04 1857.8 1950.74 400.52 400.22 1457.96 1549.76 425.48 425.42 1433.48 1525.4
[07/19 00:43:44     26s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.2000000000 , -0.0400000000) (1857.8000000000 , 1950.7400000000)} to {(0.2000000000 , -0.0400000000) (1857.8000000000 , 1950.8600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[07/19 00:43:44     26s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/19 00:43:44     26s] Type 'man IMPFP-3961' for more detail.
[07/19 00:43:44     26s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[07/19 00:43:44     26s] Start create_tracks
[07/19 00:43:44     26s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[07/19 00:43:44     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_0__0_ {{180.00000 206.64000 207.36000 282.24000} {180.00000 180.18000 295.09200 206.64000}}
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of sb_0__0_ {(180.0000000000 , 180.1800000000) (295.0920000000 , 282.2400000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_0__0_ -ref_type core_boundary -horizontal_edge_separate {3  0  5} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module grid_clb_1__1_ 235.069 231.047 678.589 714.887
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__1_ {(235.0690000000 , 231.0470000000) (678.5890000000 , 714.8870000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type object -ref sb_0__0_ -horizontal_edge_separate {3  10  3} -vertical_edge_separate {2  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_0__1_ 180.00000 293.58000 207.36000 539.59200
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cby_0__1_ {(180.0000000000 , 293.5800000000) (207.3600000000 , 539.5920000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref sb_0__0_ -horizontal_edge_separate {1 10  3} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_0__1_ {{180.00000 713.16000 262.71700 743.40000} {180.00000 550.62000 207.36000 713.16000}}
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of sb_0__1_ {(180.0000000000 , 550.6200000000) (262.7170000000 , 743.4000000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref cby_0__1_ -horizontal_edge_separate {1 10  5} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_1__0_ 305.28000 180.18000 544.38400 206.64000
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cbx_1__0_ {(305.2800000000 , 180.1800000000) (544.3840000000 , 206.6400000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref sb_0__0_ -horizontal_edge_separate {5 0  3} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_1__0_ {{915.08000 451.88000 941.48000 546.38000} {797.94100 425.42000 941.48000 451.88000}}
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref cbx_1__0_ -horizontal_edge_separate {3 0  5} -vertical_edge_separate {2  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_1__1_ 671.04000 312.48000 697.44000 554.78200
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cby_1__1_ {(671.0400000000 , 312.4800000000) (697.4400000000 , 554.7820000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref sb_1__0_ -horizontal_edge_separate {3 10 3} -vertical_edge_separate {2  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_1__1_ {{543.30900 713.16000 697.44000 743.40000} {671.04000 565.74000 697.44000 713.16000}}
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref cby_1__1_ -horizontal_edge_separate {1 10 5} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_1__1_ 518.12000 958.40000 778.44800 988.64000
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref sb_0__1_ -horizontal_edge_separate {3 0 3} -vertical_edge_separate {2  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module grid_clb_2__1_ 707.52 241.383 1151.04 725.223
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__1_ {(707.5200000000 , 241.3830000000) (1151.0400000000 , 725.2230000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type object -ref sb_1__0_ -horizontal_edge_separate {1 10 3} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_2__0_ 707.52000 180.18000 1031.91300 206.64000
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cbx_2__0_ {(707.5200000000 , 180.1800000000) (1031.9130000000 , 206.6400000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref sb_1__0_ -horizontal_edge_separate {5 0 3} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_2__0_ {{1160.64000 206.64000 1187.04000 282.24000} {1041.45100 180.18000 1187.04000 206.64000}}
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of sb_2__0_ {(1041.4510000000 , 180.1800000000) (1187.0400000000 , 282.2400000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref cbx_2__0_ -horizontal_edge_separate {3 0 5} -vertical_edge_separate {2  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_2__1_ 1407.08000 538.82000 1433.48000 833.73400
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref sb_2__0_ -horizontal_edge_separate {3 10 3} -vertical_edge_separate {2  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_2__1_ {{1039.39500 713.16000 1187.52000 743.40000} {1161.12000 599.76000 1187.52000 713.16000}}
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref cby_2__1_ -horizontal_edge_separate {1 10 5} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_2__1_ 707.52000 713.16000 1029.12000 743.40000
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref sb_1__1_ -horizontal_edge_separate {1 0 3} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module grid_clb_1__2_ 263.008 766.08 706.528 1249.92
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__2_ {(263.0080000000 , 766.0800000000) (706.5280000000 , 1249.9200000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type object -ref sb_0__1_ -horizontal_edge_separate {1 10 3} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_0__2_ 180.0 949.151 207.36 1232.651
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cby_0__2_ {(180.0000000000 , 949.1510000000) (207.3600000000 , 1232.6510000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref sb_0__1_ -horizontal_edge_separate {1 10 3} -vertical_edge_separate {0 0 0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module sb_0__2_ 180.00000 1049.58000 207.36000 1280.04500
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of sb_0__2_ {(180.0000000000 , 1049.5800000000) (207.3600000000 , 1280.0450000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref cby_0__2_ -horizontal_edge_separate {1 10 3} -vertical_edge_separate {0 0 0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_1__2_ 217.44000 1249.92000 505.20800 1280.16000
[07/19 00:43:44     26s] **WARN: (IMPFP-10191):	The provided box of cbx_1__2_ {(217.4400000000 , 1249.9200000000) (505.2080000000 , 1280.1600000000)} is not completely inside the core box. 
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref sb_0__2_ -horizontal_edge_separate {1 0 1} -vertical_edge_separate {2 10 0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_1__2_ {{515.61700 1249.92000 697.44000 1280.16000} {671.04000 1102.50000 697.44000 1249.92000}}
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref cbx_1__2_ -horizontal_edge_separate {1 0 3} -vertical_edge_separate {2  10  2}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_1__2_ 671.04000 755.40700 697.44000 1091.16000
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref sb_1__1_ -horizontal_edge_separate {3 10 3} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module grid_clb_2__2_ 745.781 762.3 1189.301 1246.14
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type object -ref cbx_2__1_ -horizontal_edge_separate {1 10 3} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cby_2__2_ 1161.12000 754.74000 1187.52000 1115.47800
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref sb_2__1_ -horizontal_edge_separate {3 10 3} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBoxList Module sb_2__2_ {{1027.59800 1249.92000 1187.52000 1280.16000} {1161.12000 1125.18000 1187.52000 1249.92000}}
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref cby_2__2_ -horizontal_edge_separate {1 10 5} -vertical_edge_separate {0  0  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:44     26s] <CMD> setObjFPlanBox Module cbx_2__2_ 707.52000 1249.92000 1017.67300 1280.16000
[07/19 00:43:44     26s] <CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref sb_1__2_ -horizontal_edge_separate {3 0 1} -vertical_edge_separate {4  10  0}
[07/19 00:43:44     26s] <CMD> delete_relative_floorplan -all
[07/19 00:43:52     27s] <CMD> selectObject Module grid_clb_1__2_
[07/19 00:43:55     27s] <CMD> selectObject Module grid_clb_2__2_
[07/19 00:43:55     27s] <CMD> selectObject Module grid_clb_2__1_
[07/19 00:43:56     27s] <CMD> selectObject Module grid_clb_1__1_
[07/19 00:43:57     27s] <CMD> deselectAll
[07/19 00:43:57     27s] <CMD> selectObject Module grid_clb_2__1_
[07/19 00:44:02     27s] <CMD> gui_select -rect {1450.21700 405.06900 413.22800 1546.65300}
[07/19 00:44:02     27s] <CMD> deselectAll
[07/19 00:44:18     28s] <CMD> deselectAll
[07/19 00:45:03     30s] <CMD> setDesignMode -process 130
[07/19 00:45:03     30s] ##  Process: 130           (User Set)               
[07/19 00:45:03     30s] ##     Node: (not set)                           
[07/19 00:45:03     30s] 
##  Check design process and node:  
##  Design tech node is not set.

[07/19 00:45:03     30s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[07/19 00:45:03     30s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[07/19 00:45:03     30s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[07/19 00:45:03     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[07/19 00:45:03     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[07/19 00:45:03     30s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
[07/19 00:45:03     30s] 50221 new pwr-pin connections were made to global net 'vdd'.
[07/19 00:45:03     30s] <CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
[07/19 00:45:03     30s] 50221 new gnd-pin connections were made to global net 'vss'.
[07/19 00:45:03     30s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[07/19 00:45:03     30s] 84 new pwr-pin connections were made to global net 'vdd'.
[07/19 00:45:03     30s] <CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
[07/19 00:45:03     30s] 84 new gnd-pin connections were made to global net 'vss'.
[07/19 00:45:03     30s] <CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
[07/19 00:45:03     30s] 84 new pwr-pin connections were made to global net 'iovdd'.
[07/19 00:45:03     30s] <CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
[07/19 00:45:03     30s] 84 new gnd-pin connections were made to global net 'iovss'.
[07/19 00:45:03     30s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/19 00:45:03     30s] #% Begin addRing (date=07/19 00:45:03, mem=2645.9M)
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] viaInitial starts at Sat Jul 19 00:45:03 2025
viaInitial ends at Sat Jul 19 00:45:03 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2572.7M)
[07/19 00:45:03     30s] Ring generation is complete.
[07/19 00:45:03     30s] vias are now being generated.
[07/19 00:45:03     30s] addRing created 8 wires.
[07/19 00:45:03     30s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] |  Layer |     Created    |     Deleted    |
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] |TopMetal1|        4       |       NA       |
[07/19 00:45:03     30s] | TopVia2|        8       |        0       |
[07/19 00:45:03     30s] |TopMetal2|        4       |       NA       |
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] #% End addRing (date=07/19 00:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2649.9M, current mem=2649.9M)
[07/19 00:45:03     30s] <CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 130 -start_from left -start_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[07/19 00:45:03     30s] #% Begin addStripe (date=07/19 00:45:03, mem=2649.9M)
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] Initialize fgc environment(mem: 2572.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2572.7M)
[07/19 00:45:03     30s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2572.7M)
[07/19 00:45:03     30s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2572.7M)
[07/19 00:45:03     30s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2572.7M)
[07/19 00:45:03     30s] Starting stripe generation ...
[07/19 00:45:03     30s] Non-Default Mode Option Settings :
[07/19 00:45:03     30s]   NONE
[07/19 00:45:03     30s] Stripe generation is complete.
[07/19 00:45:03     30s] vias are now being generated.
[07/19 00:45:03     30s] addStripe created 14 wires.
[07/19 00:45:03     30s] ViaGen created 28 vias, deleted 0 via to avoid violation.
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] |  Layer |     Created    |     Deleted    |
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] | TopVia2|       28       |        0       |
[07/19 00:45:03     30s] |TopMetal2|       14       |       NA       |
[07/19 00:45:03     30s] +--------+----------------+----------------+
[07/19 00:45:03     30s] #% End addStripe (date=07/19 00:45:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=2651.5M, current mem=2651.5M)
[07/19 00:45:03     30s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/19 00:45:03     30s] #% Begin sroute (date=07/19 00:45:03, mem=2651.5M)
[07/19 00:45:03     30s] *** Begin SPECIAL ROUTE on Sat Jul 19 00:45:03 2025 ***
[07/19 00:45:03     30s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/19 00:45:03     30s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] Begin option processing ...
[07/19 00:45:03     30s] srouteConnectPowerBump set to false
[07/19 00:45:03     30s] routeSelectNet set to "vdd vss"
[07/19 00:45:03     30s] routeSpecial set to true
[07/19 00:45:03     30s] srouteBlockPin set to "useLef"
[07/19 00:45:03     30s] srouteBottomLayerLimit set to 1
[07/19 00:45:03     30s] srouteBottomTargetLayerLimit set to 1
[07/19 00:45:03     30s] srouteConnectConverterPin set to false
[07/19 00:45:03     30s] srouteConnectPadPin set to false
[07/19 00:45:03     30s] srouteCrossoverViaBottomLayer set to 1
[07/19 00:45:03     30s] srouteCrossoverViaTopLayer set to 7
[07/19 00:45:03     30s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/19 00:45:03     30s] srouteFollowCorePinEnd set to 3
[07/19 00:45:03     30s] srouteFollowPadPin set to false
[07/19 00:45:03     30s] srouteJogControl set to "preferWithChanges differentLayer"
[07/19 00:45:03     30s] sroutePadPinAllPorts set to true
[07/19 00:45:03     30s] sroutePreserveExistingRoutes set to true
[07/19 00:45:03     30s] srouteRoutePowerBarPortOnBothDir set to true
[07/19 00:45:03     30s] srouteStopBlockPin set to "nearestTarget"
[07/19 00:45:03     30s] srouteTopLayerLimit set to 7
[07/19 00:45:03     30s] srouteTopTargetLayerLimit set to 7
[07/19 00:45:03     30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 323.00 megs.
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] Reading DB technology information...
[07/19 00:45:03     30s] Finished reading DB technology information.
[07/19 00:45:03     30s] Reading floorplan and netlist information...
[07/19 00:45:03     30s] Finished reading floorplan and netlist information.
[07/19 00:45:03     30s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/19 00:45:03     30s] Read in 84 macros, 16 used
[07/19 00:45:03     30s] Read in 93 components
[07/19 00:45:03     30s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/19 00:45:03     30s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/19 00:45:03     30s] Read in 71 logical pins
[07/19 00:45:03     30s] Read in 71 nets
[07/19 00:45:03     30s] Read in 6 special nets, 2 routed
[07/19 00:45:03     30s] Read in 354 terminals
[07/19 00:45:03     30s] 2 nets selected.
[07/19 00:45:03     30s] 
[07/19 00:45:03     30s] Begin power routing ...
[07/19 00:45:03     30s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/19 00:45:03     30s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[07/19 00:45:03     31s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[07/19 00:45:03     31s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[07/19 00:45:03     31s] CPU time for vdd FollowPin 0 seconds
[07/19 00:45:03     31s] CPU time for vss FollowPin 0 seconds
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-929.42, -976.31) (-927.78, -974.67).
[07/19 00:45:03     31s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[07/19 00:45:03     31s] To increase the message display limit, refer to the product command reference manual.
[07/19 00:45:04     31s]   Number of Block ports routed: 0
[07/19 00:45:04     31s]   Number of Stripe ports routed: 0
[07/19 00:45:04     31s]   Number of Core ports routed: 584
[07/19 00:45:04     31s]   Number of Power Bump ports routed: 0
[07/19 00:45:04     31s]   Number of Followpin connections: 292
[07/19 00:45:04     31s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 343.00 megs.
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s]  Begin updating DB with routing results ...
[07/19 00:45:04     31s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/19 00:45:04     31s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/19 00:45:04     31s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/19 00:45:04     31s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 773 out of 773 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/19 00:45:04     31s] Type 'man IMPTR-2108' for more detail.
[07/19 00:45:04     31s]  As a result, your trialRoute congestion could be incorrect.
[07/19 00:45:04     31s] Pin and blockage extraction finished
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] sroute created 1460 wires.
[07/19 00:45:04     31s] ViaGen created 15768 vias, deleted 0 via to avoid violation.
[07/19 00:45:04     31s] +--------+----------------+----------------+
[07/19 00:45:04     31s] |  Layer |     Created    |     Deleted    |
[07/19 00:45:04     31s] +--------+----------------+----------------+
[07/19 00:45:04     31s] | Metal1 |       876      |       NA       |
[07/19 00:45:04     31s] |  Via1  |      2628      |        0       |
[07/19 00:45:04     31s] | Metal2 |       584      |       NA       |
[07/19 00:45:04     31s] |  Via2  |      2628      |        0       |
[07/19 00:45:04     31s] |  Via3  |      2628      |        0       |
[07/19 00:45:04     31s] |  Via4  |      2628      |        0       |
[07/19 00:45:04     31s] | TopVia1|      2628      |        0       |
[07/19 00:45:04     31s] | TopVia2|      2628      |        0       |
[07/19 00:45:04     31s] +--------+----------------+----------------+
[07/19 00:45:04     31s] #% End sroute (date=07/19 00:45:04, total cpu=0:00:01.0, real=0:00:01.0, peak res=2683.6M, current mem=2675.4M)
[07/19 00:45:04     31s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/19 00:45:04     31s] #% Begin sroute (date=07/19 00:45:04, mem=2675.4M)
[07/19 00:45:04     31s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/19 00:45:04     31s] *** Begin SPECIAL ROUTE on Sat Jul 19 00:45:04 2025 ***
[07/19 00:45:04     31s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/19 00:45:04     31s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] Begin option processing ...
[07/19 00:45:04     31s] srouteConnectPowerBump set to false
[07/19 00:45:04     31s] routeSelectNet set to "iovdd iovss vdd vss"
[07/19 00:45:04     31s] routeSpecial set to true
[07/19 00:45:04     31s] srouteBottomLayerLimit set to 1
[07/19 00:45:04     31s] srouteBottomTargetLayerLimit set to 1
[07/19 00:45:04     31s] srouteConnectBlockPin set to false
[07/19 00:45:04     31s] srouteConnectConverterPin set to false
[07/19 00:45:04     31s] srouteConnectCorePin set to false
[07/19 00:45:04     31s] srouteConnectStripe set to false
[07/19 00:45:04     31s] srouteCrossoverViaBottomLayer set to 1
[07/19 00:45:04     31s] srouteCrossoverViaTopLayer set to 7
[07/19 00:45:04     31s] srouteFollowCorePinEnd set to 3
[07/19 00:45:04     31s] srouteJogControl set to "preferWithChanges differentLayer"
[07/19 00:45:04     31s] sroutePadPinAllPorts set to true
[07/19 00:45:04     31s] sroutePreserveExistingRoutes set to true
[07/19 00:45:04     31s] srouteRoutePowerBarPortOnBothDir set to true
[07/19 00:45:04     31s] srouteStopBlockPin set to "nearestTarget"
[07/19 00:45:04     31s] srouteTopLayerLimit set to 7
[07/19 00:45:04     31s] srouteTopTargetLayerLimit set to 7
[07/19 00:45:04     31s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 343.00 megs.
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] Reading DB technology information...
[07/19 00:45:04     31s] Finished reading DB technology information.
[07/19 00:45:04     31s] Reading floorplan and netlist information...
[07/19 00:45:04     31s] Finished reading floorplan and netlist information.
[07/19 00:45:04     31s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/19 00:45:04     31s] Read in 15 macros, 15 used
[07/19 00:45:04     31s] Read in 93 components
[07/19 00:45:04     31s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/19 00:45:04     31s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/19 00:45:04     31s] Read in 71 logical pins
[07/19 00:45:04     31s] Read in 71 nets
[07/19 00:45:04     31s] Read in 6 special nets, 2 routed
[07/19 00:45:04     31s] Read in 354 terminals
[07/19 00:45:04     31s] 4 nets selected.
[07/19 00:45:04     31s] 
[07/19 00:45:04     31s] Begin power routing ...
[07/19 00:45:04     31s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[07/19 00:45:04     31s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/19 00:45:04     31s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[07/19 00:45:04     31s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/19 00:45:04     31s] Type 'man IMPSR-1256' for more detail.
[07/19 00:45:04     31s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/19 00:45:04     31s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[07/19 00:45:04     31s] Type 'man IMPSR-1256' for more detail.
[07/19 00:45:04     31s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/19 00:45:08     36s]   Number of IO ports routed: 8  open: 15
[07/19 00:45:08     36s]   Number of Pad ports routed: 0
[07/19 00:45:08     36s]   Number of Pad Ring connections: 274
[07/19 00:45:08     36s] End power routing: cpu: 0:00:04, real: 0:00:04, peak: 570.00 megs.
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s]  Begin updating DB with routing results ...
[07/19 00:45:08     36s]  Updating DB with 0 via definition ...
[07/19 00:45:08     36s] sroute created 282 wires.
[07/19 00:45:08     36s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/19 00:45:08     36s] +--------+----------------+----------------+
[07/19 00:45:08     36s] |  Layer |     Created    |     Deleted    |
[07/19 00:45:08     36s] +--------+----------------+----------------+
[07/19 00:45:08     36s] | Metal3 |       57       |       NA       |
[07/19 00:45:08     36s] |  Via3  |        1       |        0       |
[07/19 00:45:08     36s] | Metal4 |       58       |       NA       |
[07/19 00:45:08     36s] |  Via4  |        3       |        0       |
[07/19 00:45:08     36s] | Metal5 |       58       |       NA       |
[07/19 00:45:08     36s] | TopVia1|        3       |        0       |
[07/19 00:45:08     36s] |TopMetal1|       58       |       NA       |
[07/19 00:45:08     36s] | TopVia2|        1       |        0       |
[07/19 00:45:08     36s] |TopMetal2|       51       |       NA       |
[07/19 00:45:08     36s] +--------+----------------+----------------+
[07/19 00:45:08     36s] #% End sroute (date=07/19 00:45:08, total cpu=0:00:04.4, real=0:00:04.0, peak res=2914.7M, current mem=2683.8M)
[07/19 00:45:08     36s] <CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[07/19 00:45:08     36s] #% Begin sroute (date=07/19 00:45:08, mem=2683.8M)
[07/19 00:45:08     36s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[07/19 00:45:08     36s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/19 00:45:08     36s] *** Begin SPECIAL ROUTE on Sat Jul 19 00:45:08 2025 ***
[07/19 00:45:08     36s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[07/19 00:45:08     36s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.58.1.el8_10.x86_64 x86_64 3.79Ghz)
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s] Begin option processing ...
[07/19 00:45:08     36s] srouteConnectPowerBump set to false
[07/19 00:45:08     36s] routeSelectNet set to "vdd vss"
[07/19 00:45:08     36s] routeSpecial set to true
[07/19 00:45:08     36s] srouteBlockPin set to "useLef"
[07/19 00:45:08     36s] srouteBottomLayerLimit set to 1
[07/19 00:45:08     36s] srouteBottomTargetLayerLimit set to 1
[07/19 00:45:08     36s] srouteConnectBlockPin set to false
[07/19 00:45:08     36s] srouteConnectConverterPin set to false
[07/19 00:45:08     36s] srouteConnectCorePin set to false
[07/19 00:45:08     36s] srouteConnectStripe set to false
[07/19 00:45:08     36s] srouteCrossoverViaBottomLayer set to 1
[07/19 00:45:08     36s] srouteCrossoverViaTopLayer set to 7
[07/19 00:45:08     36s] srouteFollowCorePinEnd set to 3
[07/19 00:45:08     36s] srouteFollowPadPin set to false
[07/19 00:45:08     36s] srouteJogControl set to "preferWithChanges differentLayer"
[07/19 00:45:08     36s] sroutePadPinAllPorts set to true
[07/19 00:45:08     36s] sroutePreserveExistingRoutes set to true
[07/19 00:45:08     36s] srouteRoutePowerBarPortOnBothDir set to true
[07/19 00:45:08     36s] srouteStopBlockPin set to "nearestTarget"
[07/19 00:45:08     36s] srouteTopLayerLimit set to 7
[07/19 00:45:08     36s] srouteTopTargetLayerLimit set to 7
[07/19 00:45:08     36s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 570.00 megs.
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s] Reading DB technology information...
[07/19 00:45:08     36s] Finished reading DB technology information.
[07/19 00:45:08     36s] Reading floorplan and netlist information...
[07/19 00:45:08     36s] Finished reading floorplan and netlist information.
[07/19 00:45:08     36s] Read in 15 layers, 7 routing layers, 1 overlap layer
[07/19 00:45:08     36s] Read in 15 macros, 15 used
[07/19 00:45:08     36s] Read in 93 components
[07/19 00:45:08     36s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[07/19 00:45:08     36s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[07/19 00:45:08     36s] Read in 71 logical pins
[07/19 00:45:08     36s] Read in 71 nets
[07/19 00:45:08     36s] Read in 6 special nets, 4 routed
[07/19 00:45:08     36s] Read in 354 terminals
[07/19 00:45:08     36s] 2 nets selected.
[07/19 00:45:08     36s] 
[07/19 00:45:08     36s] Begin power routing ...
[07/19 00:45:13     41s]   Number of IO ports routed: 0  open: 15
[07/19 00:45:13     41s] End power routing: cpu: 0:00:05, real: 0:00:05, peak: 741.00 megs.
[07/19 00:45:13     41s] 
[07/19 00:45:13     41s] 
[07/19 00:45:13     41s] 
[07/19 00:45:13     41s]  Begin updating DB with routing results ...
[07/19 00:45:13     41s]  Updating DB with 0 via definition ...
[07/19 00:45:13     41s] sroute created 0 wire.
[07/19 00:45:13     41s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/19 00:45:13     41s] #% End sroute (date=07/19 00:45:13, total cpu=0:00:04.8, real=0:00:05.0, peak res=2919.2M, current mem=2687.1M)
[07/19 00:45:13     41s] <CMD> is_innovus_plus
[07/19 00:45:13     41s] <CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
[07/19 00:45:13     41s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[07/19 00:45:13     41s] Setting releaseMultiCpuLicenseMode to false.
[07/19 00:45:13     41s] <CMD> setDistributeHost -local
[07/19 00:45:13     41s] The timeout for a remote job to respond is 3600 seconds.
[07/19 00:45:13     41s] Submit command for task runs will be: local
[07/19 00:45:13     41s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/19 00:45:13     41s] <CMD> setEndCapMode -reset
[07/19 00:45:13     41s] <CMD> setEndCapMode -boundary_tap false
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[07/19 00:45:13     41s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 00:45:13     41s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[07/19 00:45:13     41s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/19 00:45:13     41s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[07/19 00:45:13     41s] <CMD> setPlaceMode -reset
[07/19 00:45:13     41s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[07/19 00:45:13     41s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 00:45:13     41s] <CMD> setPlaceMode -fp false
[07/19 00:45:13     41s] <CMD> place_design
[07/19 00:45:13     41s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[07/19 00:45:13     41s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 00:45:13     41s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:42.2/0:02:36.3 (0.3), mem = 2991.1M
[07/19 00:45:13     41s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 80, number of sequential = 5397, percentage of missing scan cell = 0.00% (0 / 5397)
[07/19 00:45:13     41s] *** Starting placeDesign default flow ***
[07/19 00:45:13     41s] [oiLAM] Zs 7, 8
[07/19 00:45:13     41s] ### Creating LA Mngr. totSessionCpu=0:00:42.3 mem=2991.1M
[07/19 00:45:13     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.3 mem=2991.1M
[07/19 00:45:13     41s] Multithreaded Timing Analysis is initialized with 8 threads
[07/19 00:45:13     41s] 
[07/19 00:45:13     41s] Info: 8 threads available for lower-level modules during optimization.
[07/19 00:45:13     41s] *** Start deleteBufferTree ***
[07/19 00:45:13     41s] The software has determined that multi-drive net pReset[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/19 00:45:13     41s] The software has determined that multi-drive net prog_clk[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[07/19 00:45:14     43s] Info: Detect buffers to remove automatically.
[07/19 00:45:14     43s] Analyzing netlist ...
[07/19 00:45:22     51s] Updating netlist
[07/19 00:45:22     51s] 
[07/19 00:45:22     52s] *summary: 15992 instances (buffers/inverters) removed
[07/19 00:45:22     52s] *** Finish deleteBufferTree (0:00:10.7) ***
[07/19 00:45:22     52s] Info: pop threads available for lower-level modules during optimization.
[07/19 00:45:23     52s] **INFO: Enable pre-place timing setting for timing analysis
[07/19 00:45:23     52s] Set Using Default Delay Limit as 101.
[07/19 00:45:23     52s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/19 00:45:23     52s] Set Default Net Delay as 0 ps.
[07/19 00:45:23     52s] Set Default Net Load as 0 pF. 
[07/19 00:45:23     52s] Set Default Input Pin Transition as 1 ps.
[07/19 00:45:23     52s] **INFO: Analyzing IO path groups for slack adjustment
[07/19 00:45:23     53s] Effort level <high> specified for reg2reg_tmp.1452085 path_group
[07/19 00:45:23     53s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:45:23     53s] AAE DB initialization (MEM=2923.175781 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 00:45:23     53s] #################################################################################
[07/19 00:45:23     53s] # Design Stage: PreRoute
[07/19 00:45:23     53s] # Design Name: fpga_top
[07/19 00:45:23     53s] # Design Mode: 130nm
[07/19 00:45:23     53s] # Analysis Mode: MMMC OCV 
[07/19 00:45:23     53s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:45:23     53s] # Signoff Settings: SI Off 
[07/19 00:45:23     53s] #################################################################################
[07/19 00:45:24     54s] Calculate early delays in OCV mode...
[07/19 00:45:24     54s] Calculate late delays in OCV mode...
[07/19 00:45:24     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2992.3M, InitMEM = 2990.3M)
[07/19 00:45:24     55s] Start delay calculation (fullDC) (8 T). (MEM=2937.97)
[07/19 00:45:24     55s] Start AAE Lib Loading. (MEM=2956.113281)
[07/19 00:45:24     55s] End AAE Lib Loading. (MEM=2961.992188 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 00:45:24     55s] End AAE Lib Interpolated Model. (MEM=2961.992188 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:45:25     63s] Total number of fetched objects 41034
[07/19 00:45:25     63s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/19 00:45:25     63s] End delay calculation. (MEM=3116.73 CPU=0:00:07.7 REAL=0:00:01.0)
[07/19 00:45:25     63s] End delay calculation (fullDC). (MEM=3109.57 CPU=0:00:08.7 REAL=0:00:01.0)
[07/19 00:45:25     63s] *** CDM Built up (cpu=0:00:10.1  real=0:00:02.0  mem= 4213.6M) ***
[07/19 00:45:27     65s] **INFO: Disable pre-place timing setting for timing analysis
[07/19 00:45:27     66s] Set Using Default Delay Limit as 1000.
[07/19 00:45:27     66s] Set Default Net Delay as 1000 ps.
[07/19 00:45:27     66s] Set Default Input Pin Transition as 0.1 ps.
[07/19 00:45:27     66s] Set Default Net Load as 0.5 pF. 
[07/19 00:45:27     66s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/19 00:45:27     66s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:4155.9M, EPOCH TIME: 1752878727.991387
[07/19 00:45:27     66s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[07/19 00:45:27     66s]  Deleted 0 physical inst  (cell - / prefix -).
[07/19 00:45:27     66s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.002, REAL:0.002, MEM:4155.9M, EPOCH TIME: 1752878727.993503
[07/19 00:45:27     66s] INFO: #ExclusiveGroups=0
[07/19 00:45:27     66s] INFO: There are no Exclusive Groups.
[07/19 00:45:27     66s] *** Starting "NanoPlace(TM) placement v#9 (mem=4155.9M)" ...
[07/19 00:45:27     66s] Wait...
[07/19 00:45:27     66s] Estimated loop count for BSM: 1065
[07/19 00:45:28     66s] *** Build Buffered Sizing Timing Model
[07/19 00:45:28     66s] (cpu=0:00:00.0 mem=4219.9M) ***
[07/19 00:45:28     66s] *** Build Virtual Sizing Timing Model
[07/19 00:45:28     66s] (cpu=0:00:00.0 mem=4219.9M) ***
[07/19 00:45:28     66s] No user-set net weight.
[07/19 00:45:28     66s] Net fanout histogram:
[07/19 00:45:28     66s] 2		: 27799 (81.5%) nets
[07/19 00:45:28     66s] 3		: 4241 (12.4%) nets
[07/19 00:45:28     66s] 4     -	14	: 1278 (3.7%) nets
[07/19 00:45:28     66s] 15    -	39	: 560 (1.6%) nets
[07/19 00:45:28     66s] 40    -	79	: 240 (0.7%) nets
[07/19 00:45:28     66s] 80    -	159	: 3 (0.0%) nets
[07/19 00:45:28     66s] 160   -	319	: 0 (0.0%) nets
[07/19 00:45:28     66s] 320   -	639	: 0 (0.0%) nets
[07/19 00:45:28     66s] 640   -	1279	: 0 (0.0%) nets
[07/19 00:45:28     66s] 1280  -	2559	: 0 (0.0%) nets
[07/19 00:45:28     66s] 2560  -	5119	: 0 (0.0%) nets
[07/19 00:45:28     66s] 5120+		: 2 (0.0%) nets
[07/19 00:45:28     66s] no activity file in design. spp won't run.
[07/19 00:45:28     66s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[07/19 00:45:28     66s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[07/19 00:45:28     66s] Define the scan chains before using this option.
[07/19 00:45:28     66s] Type 'man IMPSP-9042' for more detail.
[07/19 00:45:28     66s] Processing tracks to init pin-track alignment.
[07/19 00:45:28     66s] z: 1, totalTracks: 1
[07/19 00:45:28     66s] z: 3, totalTracks: 1
[07/19 00:45:28     66s] z: 5, totalTracks: 1
[07/19 00:45:28     66s] z: 7, totalTracks: 1
[07/19 00:45:28     66s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:45:28     66s] Cell fpga_top LLGs are deleted
[07/19 00:45:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:45:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:45:28     66s] # Building fpga_top llgBox search-tree.
[07/19 00:45:28     66s] #std cell=34229 (0 fixed + 34229 movable) #buf cell=0 #inv cell=10147 #block=0 (0 floating + 0 preplaced)
[07/19 00:45:28     66s] #ioInst=84 #net=34123 #term=115875 #term/net=3.40, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
[07/19 00:45:28     66s] stdCell: 34229 single + 0 double + 0 multi
[07/19 00:45:28     66s] #unpreplaced instances with no terms = 8
[07/19 00:45:28     66s] Total standard cell length = 171.9355 (mm), area = 0.6499 (mm^2)
[07/19 00:45:28     66s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4219.9M, EPOCH TIME: 1752878728.068692
[07/19 00:45:28     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:45:28     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:45:28     66s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4219.9M, EPOCH TIME: 1752878728.068929
[07/19 00:45:28     66s] Max number of tech site patterns supported in site array is 256.
[07/19 00:45:28     66s] Core basic site is CoreSite
[07/19 00:45:28     66s] DP-Init: Signature of floorplan is 83fa3cda980d2be0. Signature of routing blockage is f857f32e9bbd2760.
[07/19 00:45:28     66s] After signature check, allow fast init is false, keep pre-filter is false.
[07/19 00:45:28     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/19 00:45:28     66s] Use non-trimmed site array because memory saving is not enough.
[07/19 00:45:28     66s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 00:45:28     66s] SiteArray: use 3,354,624 bytes
[07/19 00:45:28     66s] SiteArray: current memory after site array memory allocation 4255.1M
[07/19 00:45:28     66s] SiteArray: FP blocked sites are writable
[07/19 00:45:28     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f48d6970f80.
[07/19 00:45:28     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[07/19 00:45:28     66s] Keep-away cache is enable on metals: 1-7
[07/19 00:45:28     66s] Estimated cell power/ground rail width = 0.531 um
[07/19 00:45:28     66s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:45:28     66s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4383.1M, EPOCH TIME: 1752878728.084271
[07/19 00:45:28     66s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 00:45:28     66s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.011, REAL:0.004, MEM:4383.1M, EPOCH TIME: 1752878728.088280
[07/19 00:45:28     66s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 00:45:28     66s] Atter site array init, number of instance map data is 0.
[07/19 00:45:28     66s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.043, REAL:0.022, MEM:4383.1M, EPOCH TIME: 1752878728.090923
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] Scanning PG Shapes for Pre-Colorizing...Done.
[07/19 00:45:28     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:45:28     66s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:45:28     66s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.027, MEM:4383.1M, EPOCH TIME: 1752878728.095610
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:45:28     66s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] Average module density = 0.634.
[07/19 00:45:28     66s] Density for module 'cbx_2__2_' = 0.430.
[07/19 00:45:28     66s]        = stdcell_area 2224 sites (4035 um^2) / alloc_area 5168 sites (9377 um^2).
[07/19 00:45:28     66s] Density for module 'sb_2__2_' = 0.400.
[07/19 00:45:28     66s]        = stdcell_area 1794 sites (3255 um^2) / alloc_area 4487 sites (8141 um^2).
[07/19 00:45:28     66s] Density for module 'cby_2__2_' = 0.426.
[07/19 00:45:28     66s]        = stdcell_area 2224 sites (4035 um^2) / alloc_area 5225 sites (9480 um^2).
[07/19 00:45:28     66s] Density for module 'grid_clb_2__2_' = 0.653.
[07/19 00:45:28     66s]        = stdcell_area 77280 sites (140217 um^2) / alloc_area 118272 sites (214593 um^2).
[07/19 00:45:28     66s] Density for module 'cby_1__2_' = 0.445.
[07/19 00:45:28     66s]        = stdcell_area 2176 sites (3948 um^2) / alloc_area 4895 sites (8881 um^2).
[07/19 00:45:28     66s] Density for module 'sb_1__2_' = 0.438.
[07/19 00:45:28     66s]        = stdcell_area 2266 sites (4111 um^2) / alloc_area 5177 sites (9393 um^2).
[07/19 00:45:28     66s] Density for module 'cbx_1__2_' = 0.474.
[07/19 00:45:28     66s]        = stdcell_area 2275 sites (4128 um^2) / alloc_area 4800 sites (8709 um^2).
[07/19 00:45:28     66s] Density for module 'sb_0__2_' = 0.524.
[07/19 00:45:28     66s]        = stdcell_area 1821 sites (3304 um^2) / alloc_area 3477 sites (6309 um^2).
[07/19 00:45:28     66s] Density for module 'cby_0__2_' = 0.520.
[07/19 00:45:28     66s]        = stdcell_area 2224 sites (4035 um^2) / alloc_area 4275 sites (7757 um^2).
[07/19 00:45:28     66s] Density for module 'grid_clb_1__2_' = 0.653.
[07/19 00:45:28     66s]        = stdcell_area 77280 sites (140217 um^2) / alloc_area 118272 sites (214593 um^2).
[07/19 00:45:28     66s] Density for module 'cbx_2__1_' = 0.408.
[07/19 00:45:28     66s]        = stdcell_area 2188 sites (3970 um^2) / alloc_area 5360 sites (9725 um^2).
[07/19 00:45:28     66s] Density for module 'sb_2__1_' = 0.533.
[07/19 00:45:28     66s]        = stdcell_area 2198 sites (3988 um^2) / alloc_area 4122 sites (7479 um^2).
[07/19 00:45:28     66s] Density for module 'cby_2__1_' = 0.530.
[07/19 00:45:28     66s]        = stdcell_area 2275 sites (4128 um^2) / alloc_area 4290 sites (7784 um^2).
[07/19 00:45:28     66s] Density for module 'sb_2__0_' = 0.564.
[07/19 00:45:28     66s]        = stdcell_area 1821 sites (3304 um^2) / alloc_area 3228 sites (5857 um^2).
[07/19 00:45:28     66s] Density for module 'cbx_2__0_' = 0.470.
[07/19 00:45:28     66s]        = stdcell_area 2224 sites (4035 um^2) / alloc_area 4732 sites (8586 um^2).
[07/19 00:45:28     66s] Density for module 'grid_clb_2__1_' = 0.657.
[07/19 00:45:28     66s]        = stdcell_area 77646 sites (140881 um^2) / alloc_area 118272 sites (214593 um^2).
[07/19 00:45:28     66s] Density for module 'cbx_1__1_' = 0.514.
[07/19 00:45:28     66s]        = stdcell_area 2230 sites (4046 um^2) / alloc_area 4336 sites (7867 um^2).
[07/19 00:45:28     66s] Density for module 'sb_1__1_' = 0.603.
[07/19 00:45:28     66s]        = stdcell_area 2847 sites (5166 um^2) / alloc_area 4721 sites (8566 um^2).
[07/19 00:45:28     66s] Density for module 'cby_1__1_' = 0.634.
[07/19 00:45:28     66s]        = stdcell_area 2230 sites (4046 um^2) / alloc_area 3520 sites (6387 um^2).
[07/19 00:45:28     66s] Density for module 'sb_1__0_' = 0.626.
[07/19 00:45:28     66s]        = stdcell_area 2170 sites (3937 um^2) / alloc_area 3468 sites (6292 um^2).
[07/19 00:45:28     66s] Density for module 'cbx_1__0_' = 0.653.
[07/19 00:45:28     66s]        = stdcell_area 2275 sites (4128 um^2) / alloc_area 3486 sites (6325 um^2).
[07/19 00:45:28     66s] Density for module 'sb_0__1_' = 0.590.
[07/19 00:45:28     66s]        = stdcell_area 2257 sites (4095 um^2) / alloc_area 3827 sites (6944 um^2).
[07/19 00:45:28     66s] Density for module 'cby_0__1_' = 0.614.
[07/19 00:45:28     66s]        = stdcell_area 2275 sites (4128 um^2) / alloc_area 3705 sites (6722 um^2).
[07/19 00:45:28     66s] Density for module 'grid_clb_1__1_' = 0.655.
[07/19 00:45:28     66s]        = stdcell_area 77463 sites (140549 um^2) / alloc_area 118272 sites (214593 um^2).
[07/19 00:45:28     66s] Density for module 'sb_0__0_' = 0.657.
[07/19 00:45:28     66s]        = stdcell_area 1848 sites (3353 um^2) / alloc_area 2813 sites (5104 um^2).
[07/19 00:45:28     66s] Density for the rest of the design = 0.055.
[07/19 00:45:28     66s]        = stdcell_area 2688 sites (4877 um^2) / alloc_area 48900 sites (88724 um^2).
[07/19 00:45:28     66s] Density for the design = 0.586.
[07/19 00:45:28     66s]        = stdcell_area 358199 sites (649916 um^2) / alloc_area 611100 sites (1108780 um^2).
[07/19 00:45:28     66s] Pin Density = 0.1896.
[07/19 00:45:28     66s]             = total # of pins 115875 / total area 611100.
[07/19 00:45:28     66s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:4383.1M, EPOCH TIME: 1752878728.110226
[07/19 00:45:28     66s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.009, REAL:0.009, MEM:4383.1M, EPOCH TIME: 1752878728.119076
[07/19 00:45:28     66s] OPERPROF: Starting pre-place ADS at level 1, MEM:4383.1M, EPOCH TIME: 1752878728.120447
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:4383.1M, EPOCH TIME: 1752878728.131909
[07/19 00:45:28     66s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:4383.1M, EPOCH TIME: 1752878728.131955
[07/19 00:45:28     66s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:4383.1M, EPOCH TIME: 1752878728.132007
[07/19 00:45:28     66s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:4383.1M, EPOCH TIME: 1752878728.132039
[07/19 00:45:28     66s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:4383.1M, EPOCH TIME: 1752878728.132067
[07/19 00:45:28     66s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.002, MEM:4383.1M, EPOCH TIME: 1752878728.134354
[07/19 00:45:28     66s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:4383.1M, EPOCH TIME: 1752878728.134393
[07/19 00:45:28     66s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:4383.1M, EPOCH TIME: 1752878728.134893
[07/19 00:45:28     66s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:4383.1M, EPOCH TIME: 1752878728.134926
[07/19 00:45:28     66s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:4383.1M, EPOCH TIME: 1752878728.135098
[07/19 00:45:28     66s] ADSU 0.586 -> 0.601. site 611100.000 -> 596106.000. GS 30.240
[07/19 00:45:28     66s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.035, REAL:0.033, MEM:4383.1M, EPOCH TIME: 1752878728.153691
[07/19 00:45:28     66s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:4383.1M, EPOCH TIME: 1752878728.155789
[07/19 00:45:28     66s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:4383.1M, EPOCH TIME: 1752878728.156664
[07/19 00:45:28     66s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:4383.1M, EPOCH TIME: 1752878728.156698
[07/19 00:45:28     66s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.001, REAL:0.001, MEM:4383.1M, EPOCH TIME: 1752878728.156726
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] Initial padding reaches pin density 0.211 for cbx_2__2_
[07/19 00:45:28     66s] InitPadU 0.438 -> 0.694 for cbx_2__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.211 for sb_2__2_
[07/19 00:45:28     66s] InitPadU 0.404 -> 0.676 for sb_2__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.211 for cby_2__2_
[07/19 00:45:28     66s] InitPadU 0.426 -> 0.687 for cby_2__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for grid_clb_2__2_
[07/19 00:45:28     66s] InitPadU 0.667 -> 0.809 for grid_clb_2__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.222 for cby_1__2_
[07/19 00:45:28     66s] InitPadU 0.487 -> 0.718 for cby_1__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.250 for sb_1__2_
[07/19 00:45:28     66s] InitPadU 0.465 -> 0.707 for sb_1__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.250 for cbx_1__2_
[07/19 00:45:28     66s] InitPadU 0.485 -> 0.718 for cbx_1__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for sb_0__2_
[07/19 00:45:28     66s] InitPadU 0.524 -> 0.737 for sb_0__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for cby_0__2_
[07/19 00:45:28     66s] InitPadU 0.520 -> 0.735 for cby_0__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for grid_clb_1__2_
[07/19 00:45:28     66s] InitPadU 0.672 -> 0.811 for grid_clb_1__2_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.211 for cbx_2__1_
[07/19 00:45:28     66s] InitPadU 0.416 -> 0.683 for cbx_2__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for sb_2__1_
[07/19 00:45:28     66s] InitPadU 0.540 -> 0.745 for sb_2__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for cby_2__1_
[07/19 00:45:28     66s] InitPadU 0.530 -> 0.740 for cby_2__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for sb_2__0_
[07/19 00:45:28     66s] InitPadU 0.580 -> 0.765 for sb_2__0_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.250 for cbx_2__0_
[07/19 00:45:28     66s] InitPadU 0.488 -> 0.719 for cbx_2__0_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for grid_clb_2__1_
[07/19 00:45:28     66s] InitPadU 0.670 -> 0.810 for grid_clb_2__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.286 for cbx_1__1_
[07/19 00:45:28     66s] InitPadU 0.530 -> 0.740 for cbx_1__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for sb_1__1_
[07/19 00:45:28     66s] InitPadU 0.642 -> 0.796 for sb_1__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.364 for cby_1__1_
[07/19 00:45:28     66s] InitPadU 0.694 -> 0.822 for cby_1__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for sb_1__0_
[07/19 00:45:28     66s] InitPadU 0.662 -> 0.806 for sb_1__0_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.364 for cbx_1__0_
[07/19 00:45:28     66s] InitPadU 0.687 -> 0.818 for cbx_1__0_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for sb_0__1_
[07/19 00:45:28     66s] InitPadU 0.590 -> 0.770 for sb_0__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for cby_0__1_
[07/19 00:45:28     66s] InitPadU 0.614 -> 0.782 for cby_0__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for grid_clb_1__1_
[07/19 00:45:28     66s] InitPadU 0.673 -> 0.812 for grid_clb_1__1_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.333 for sb_0__0_
[07/19 00:45:28     66s] InitPadU 0.676 -> 0.813 for sb_0__0_
[07/19 00:45:28     66s] Initial padding reaches pin density 0.100 for top
[07/19 00:45:28     66s] InitPadU 0.056 -> 0.166 for top
[07/19 00:45:28     66s] 
[07/19 00:45:28     66s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[07/19 00:45:28     66s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4383.1M, EPOCH TIME: 1752878728.214045
[07/19 00:45:28     66s] Enable eGR PG blockage caching
[07/19 00:45:28     66s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4383.1M, EPOCH TIME: 1752878728.214131
[07/19 00:45:28     66s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:4383.1M, EPOCH TIME: 1752878728.214166
[07/19 00:45:28     66s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4383.1M, EPOCH TIME: 1752878728.214194
[07/19 00:45:28     66s] no activity file in design. spp won't run.
[07/19 00:45:28     66s] [spp] 0
[07/19 00:45:28     66s] [adp] 0:1:1:3
[07/19 00:45:28     66s] Ignore, current top cell is fpga_top.
[07/19 00:45:31     72s] Unignore, current top cell is fpga_top.
[07/19 00:45:31     72s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:6.454, REAL:3.154, MEM:4368.8M, EPOCH TIME: 1752878731.368358
[07/19 00:45:31     72s] Ignore, current top cell is fpga_top.
[07/19 00:45:31     72s] Clock gating cells determined by native netlist tracing.
[07/19 00:45:31     72s] no activity file in design. spp won't run.
[07/19 00:45:31     72s] no activity file in design. spp won't run.
[07/19 00:45:31     72s] Unignore, current top cell is fpga_top.
[07/19 00:45:31     72s] Ignore, current top cell is fpga_top.
[07/19 00:45:31     72s] Effort level <high> specified for reg2reg path_group
[07/19 00:45:32     77s] Unignore, current top cell is fpga_top.
[07/19 00:45:32     77s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4376.8M, EPOCH TIME: 1752878732.661239
[07/19 00:45:32     77s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.003, REAL:0.003, MEM:4376.8M, EPOCH TIME: 1752878732.664620
[07/19 00:45:32     77s] === lastAutoLevel = 9 
[07/19 00:45:32     78s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4376.8M, EPOCH TIME: 1752878732.681022
[07/19 00:45:33     78s] OPERPROF:     Starting NP-Place at level 3, MEM:4568.8M, EPOCH TIME: 1752878733.758234
[07/19 00:45:33     78s] Iteration  1: Total net bbox = 4.363e+05 (1.80e+05 2.56e+05)
[07/19 00:45:33     78s]               Est.  stn bbox = 4.571e+05 (1.90e+05 2.67e+05)
[07/19 00:45:33     78s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 4472.8M
[07/19 00:45:33     78s] Iteration  2: Total net bbox = 4.363e+05 (1.80e+05 2.56e+05)
[07/19 00:45:33     78s]               Est.  stn bbox = 4.571e+05 (1.90e+05 2.67e+05)
[07/19 00:45:33     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4472.8M
[07/19 00:45:33     78s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48d36140e0.
[07/19 00:45:33     78s] exp_mt_sequential is set from setPlaceMode option to 1
[07/19 00:45:33     78s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[07/19 00:45:33     78s] place_exp_mt_interval set to default 32
[07/19 00:45:33     78s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/19 00:45:35     84s] Iteration  3: Total net bbox = 3.348e+05 (1.61e+05 1.74e+05)
[07/19 00:45:35     84s]               Est.  stn bbox = 4.219e+05 (2.03e+05 2.19e+05)
[07/19 00:45:35     84s]               cpu = 0:00:06.3 real = 0:00:02.0 mem = 4696.8M
[07/19 00:45:35     84s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48d36140e0.
[07/19 00:45:35     84s] Total number of setup views is 1.
[07/19 00:45:35     84s] Total number of active setup views is 1.
[07/19 00:45:35     84s] Active setup views:
[07/19 00:45:35     84s]     WORST_CASE
[07/19 00:45:36     89s] Iteration  4: Total net bbox = 4.121e+05 (1.96e+05 2.16e+05)
[07/19 00:45:36     89s]               Est.  stn bbox = 5.456e+05 (2.60e+05 2.85e+05)
[07/19 00:45:36     89s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 4696.8M
[07/19 00:45:36     89s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48d36140e0.
[07/19 00:45:37     96s] Iteration  5: Total net bbox = 7.176e+05 (3.42e+05 3.76e+05)
[07/19 00:45:37     96s]               Est.  stn bbox = 1.005e+06 (4.85e+05 5.20e+05)
[07/19 00:45:37     96s]               cpu = 0:00:07.4 real = 0:00:01.0 mem = 4696.8M
[07/19 00:45:37     96s] OPERPROF:     Finished NP-Place at level 3, CPU:18.721, REAL:3.846, MEM:4600.8M, EPOCH TIME: 1752878737.604580
[07/19 00:45:37     96s] OPERPROF:   Finished NP-MAIN at level 2, CPU:18.887, REAL:4.944, MEM:4600.8M, EPOCH TIME: 1752878737.625297
[07/19 00:45:37     96s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4600.8M, EPOCH TIME: 1752878737.633873
[07/19 00:45:37     96s] Ignore, current top cell is fpga_top.
[07/19 00:45:37     96s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:45:37     96s] Unignore, current top cell is fpga_top.
[07/19 00:45:37     96s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.007, REAL:0.007, MEM:4600.8M, EPOCH TIME: 1752878737.641278
[07/19 00:45:37     96s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4600.8M, EPOCH TIME: 1752878737.643239
[07/19 00:45:37     97s] OPERPROF:     Starting NP-Place at level 3, MEM:4696.8M, EPOCH TIME: 1752878737.711657
[07/19 00:45:37     97s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : 0x7f49184860e0.
[07/19 00:45:39    104s] Iteration  6: Total net bbox = 7.484e+05 (3.62e+05 3.87e+05)
[07/19 00:45:39    104s]               Est.  stn bbox = 1.078e+06 (5.25e+05 5.53e+05)
[07/19 00:45:39    104s]               cpu = 0:00:07.7 real = 0:00:02.0 mem = 4824.8M
[07/19 00:45:39    104s] OPERPROF:     Finished NP-Place at level 3, CPU:7.744, REAL:1.512, MEM:4728.8M, EPOCH TIME: 1752878739.223282
[07/19 00:45:39    104s] OPERPROF:   Finished NP-MAIN at level 2, CPU:7.950, REAL:1.603, MEM:4600.8M, EPOCH TIME: 1752878739.245886
[07/19 00:45:39    104s] Iteration  7: Total net bbox = 8.135e+05 (4.26e+05 3.87e+05)
[07/19 00:45:39    104s]               Est.  stn bbox = 1.144e+06 (5.91e+05 5.53e+05)
[07/19 00:45:39    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4600.8M
[07/19 00:45:39    104s] Ignore, current top cell is fpga_top.
[07/19 00:45:42    111s] 
[07/19 00:45:42    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 00:45:42    111s] TLC MultiMap info (StdDelay):
[07/19 00:45:42    111s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 00:45:42    111s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 00:45:42    111s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 00:45:42    111s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 00:45:42    111s]  Setting StdDelay to: 25.6ps
[07/19 00:45:42    111s] 
[07/19 00:45:42    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 00:45:42    111s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:45:46    118s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:45:46    118s] Unignore, current top cell is fpga_top.
[07/19 00:45:46    118s] Iteration  8: Total net bbox = 8.135e+05 (4.26e+05 3.87e+05)
[07/19 00:45:46    118s]               Est.  stn bbox = 1.144e+06 (5.91e+05 5.53e+05)
[07/19 00:45:46    118s]               cpu = 0:00:14.1 real = 0:00:07.0 mem = 4568.8M
[07/19 00:45:46    118s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4568.8M, EPOCH TIME: 1752878746.232511
[07/19 00:45:46    118s] Ignore, current top cell is fpga_top.
[07/19 00:45:46    118s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:45:46    118s] Unignore, current top cell is fpga_top.
[07/19 00:45:46    118s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4568.8M, EPOCH TIME: 1752878746.234686
[07/19 00:45:46    118s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4568.8M, EPOCH TIME: 1752878746.236623
[07/19 00:45:46    119s] OPERPROF:     Starting NP-Place at level 3, MEM:4696.8M, EPOCH TIME: 1752878746.352223
[07/19 00:45:46    119s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f488c96a0e0.
[07/19 00:45:47    125s] OPERPROF:     Finished NP-Place at level 3, CPU:6.371, REAL:1.230, MEM:4728.8M, EPOCH TIME: 1752878747.582500
[07/19 00:45:47    125s] OPERPROF:   Finished NP-MAIN at level 2, CPU:6.638, REAL:1.368, MEM:4600.8M, EPOCH TIME: 1752878747.605010
[07/19 00:45:47    125s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4600.8M, EPOCH TIME: 1752878747.606515
[07/19 00:45:47    125s] Ignore, current top cell is fpga_top.
[07/19 00:45:47    125s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:45:47    125s] Unignore, current top cell is fpga_top.
[07/19 00:45:47    125s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.004, REAL:0.004, MEM:4600.8M, EPOCH TIME: 1752878747.610068
[07/19 00:45:47    125s] Ignore, current top cell is fpga_top.
[07/19 00:45:47    125s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:4600.8M, EPOCH TIME: 1752878747.610504
[07/19 00:45:47    125s] Starting Early Global Route rough congestion estimation: mem = 4600.8M
[07/19 00:45:47    125s] (I)      Initializing eGR engine (rough)
[07/19 00:45:47    125s] Set min layer with default ( 2 )
[07/19 00:45:47    125s] Set max layer with parameter ( 7 )
[07/19 00:45:47    125s] (I)      clean place blk overflow:
[07/19 00:45:47    125s] (I)      H : enabled 0.60 0
[07/19 00:45:47    125s] (I)      V : enabled 0.60 0
[07/19 00:45:47    125s] (I)      Initializing eGR engine (rough)
[07/19 00:45:47    125s] Set min layer with default ( 2 )
[07/19 00:45:47    125s] Set max layer with parameter ( 7 )
[07/19 00:45:47    125s] (I)      clean place blk overflow:
[07/19 00:45:47    125s] (I)      H : enabled 0.60 0
[07/19 00:45:47    125s] (I)      V : enabled 0.60 0
[07/19 00:45:47    125s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.17 MB )
[07/19 00:45:47    125s] (I)      Running eGR Rough flow
[07/19 00:45:47    125s] (I)      # wire layers (front) : 8
[07/19 00:45:47    125s] (I)      # wire layers (back)  : 0
[07/19 00:45:47    125s] (I)      min wire layer : 1
[07/19 00:45:47    125s] (I)      max wire layer : 7
[07/19 00:45:47    125s] (I)      # cut layers (front) : 7
[07/19 00:45:47    125s] (I)      # cut layers (back)  : 0
[07/19 00:45:47    125s] (I)      min cut layer : 1
[07/19 00:45:47    125s] (I)      max cut layer : 6
[07/19 00:45:47    125s] (I)      ================================= Layers =================================
[07/19 00:45:47    125s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:47    125s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:45:47    125s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:47    125s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:45:47    125s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:45:47    125s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:45:47    125s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:45:47    125s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:45:47    125s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:45:47    125s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:45:47    125s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:45:47    125s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:47    125s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:45:47    125s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:45:47    125s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:45:47    125s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:45:47    125s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:47    125s] (I)      Started Import and model ( Curr Mem: 4.17 MB )
[07/19 00:45:47    125s] (I)      == Non-default Options ==
[07/19 00:45:47    125s] (I)      Print mode                                         : 2
[07/19 00:45:47    125s] (I)      Stop if highly congested                           : false
[07/19 00:45:47    125s] (I)      Local connection modeling                          : true
[07/19 00:45:47    125s] (I)      Maximum routing layer                              : 7
[07/19 00:45:47    125s] (I)      Top routing layer                                  : 7
[07/19 00:45:47    125s] (I)      Assign partition pins                              : false
[07/19 00:45:47    125s] (I)      Support large GCell                                : true
[07/19 00:45:47    125s] (I)      Number of threads                                  : 8
[07/19 00:45:47    125s] (I)      Number of rows per GCell                           : 9
[07/19 00:45:47    125s] (I)      Max num rows per GCell                             : 32
[07/19 00:45:47    125s] (I)      Route tie net to shape                             : auto
[07/19 00:45:47    125s] (I)      Method to set GCell size                           : row
[07/19 00:45:47    125s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:45:47    125s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:45:47    125s] (I)      ============== Pin Summary ==============
[07/19 00:45:47    125s] (I)      +-------+--------+---------+------------+
[07/19 00:45:47    125s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:45:47    125s] (I)      +-------+--------+---------+------------+
[07/19 00:45:47    125s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/19 00:45:47    125s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/19 00:45:47    125s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/19 00:45:47    125s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:45:47    125s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:45:47    125s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:45:47    125s] (I)      |     7 |     64 |    0.06 |      Other |
[07/19 00:45:47    125s] (I)      +-------+--------+---------+------------+
[07/19 00:45:47    125s] (I)      Custom ignore net properties:
[07/19 00:45:47    125s] (I)      1 : NotLegal
[07/19 00:45:47    125s] (I)      Default ignore net properties:
[07/19 00:45:47    125s] (I)      1 : Special
[07/19 00:45:47    125s] (I)      2 : Analog
[07/19 00:45:47    125s] (I)      3 : Fixed
[07/19 00:45:47    125s] (I)      4 : Skipped
[07/19 00:45:47    125s] (I)      5 : MixedSignal
[07/19 00:45:47    125s] (I)      Prerouted net properties:
[07/19 00:45:47    125s] (I)      1 : NotLegal
[07/19 00:45:47    125s] (I)      2 : Special
[07/19 00:45:47    125s] (I)      3 : Analog
[07/19 00:45:47    125s] (I)      4 : Fixed
[07/19 00:45:47    125s] (I)      5 : Skipped
[07/19 00:45:47    125s] (I)      6 : MixedSignal
[07/19 00:45:47    125s] (I)      Early global route reroute all routable nets
[07/19 00:45:47    125s] (I)      Use row-based GCell size
[07/19 00:45:47    125s] (I)      Use row-based GCell align
[07/19 00:45:47    125s] (I)      layer 0 area = 90000
[07/19 00:45:47    125s] (I)      layer 1 area = 144000
[07/19 00:45:47    125s] (I)      layer 2 area = 144000
[07/19 00:45:47    125s] (I)      layer 3 area = 144000
[07/19 00:45:47    125s] (I)      layer 4 area = 144000
[07/19 00:45:47    125s] (I)      layer 5 area = 0
[07/19 00:45:47    125s] (I)      layer 6 area = 0
[07/19 00:45:47    125s] (I)      GCell unit size   : 3780
[07/19 00:45:47    125s] (I)      GCell multiplier  : 9
[07/19 00:45:47    125s] (I)      GCell row height  : 3780
[07/19 00:45:47    125s] (I)      Actual row height : 3780
[07/19 00:45:47    125s] (I)      GCell align ref   : 425480 425420
[07/19 00:45:47    125s] (I)      Track table information for default rule: 
[07/19 00:45:47    125s] (I)      Metal1 has single uniform track structure
[07/19 00:45:47    125s] (I)      Metal2 has single uniform track structure
[07/19 00:45:47    125s] (I)      Metal3 has single uniform track structure
[07/19 00:45:47    125s] (I)      Metal4 has single uniform track structure
[07/19 00:45:47    125s] (I)      Metal5 has single uniform track structure
[07/19 00:45:47    125s] (I)      TopMetal1 has single uniform track structure
[07/19 00:45:47    125s] (I)      TopMetal2 has single uniform track structure
[07/19 00:45:47    125s] (I)      ================ Default via =================
[07/19 00:45:47    125s] (I)      +---+-------------------+--------------------+
[07/19 00:45:47    125s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:45:47    125s] (I)      +---+-------------------+--------------------+
[07/19 00:45:47    125s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:45:47    125s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:45:47    125s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:45:47    125s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:45:47    125s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:45:47    125s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:45:47    125s] (I)      +---+-------------------+--------------------+
[07/19 00:45:47    125s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:45:47    125s] (I)      Read 29884 PG shapes
[07/19 00:45:47    125s] (I)      Read 0 clock shapes
[07/19 00:45:47    125s] (I)      Read 0 other shapes
[07/19 00:45:47    125s] (I)      #Routing Blockages  : 0
[07/19 00:45:47    125s] (I)      #Bump Blockages     : 0
[07/19 00:45:47    125s] (I)      #Instance Blockages : 26000
[07/19 00:45:47    125s] (I)      #PG Blockages       : 29884
[07/19 00:45:47    125s] (I)      #Halo Blockages     : 0
[07/19 00:45:47    125s] (I)      #Boundary Blockages : 0
[07/19 00:45:47    125s] (I)      #Clock Blockages    : 0
[07/19 00:45:47    125s] (I)      #Other Blockages    : 0
[07/19 00:45:47    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:45:47    125s] (I)      #prerouted nets         : 0
[07/19 00:45:47    125s] (I)      #prerouted special nets : 0
[07/19 00:45:47    125s] (I)      #prerouted wires        : 0
[07/19 00:45:47    125s] (I)      Read 34123 nets ( ignored 0 )
[07/19 00:45:47    125s] (I)        Front-side 34123 ( ignored 0 )
[07/19 00:45:47    125s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:45:47    125s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 00:45:47    125s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 00:45:47    125s] (W)      Only the first 20 messages are printed.
[07/19 00:45:47    125s] (I)      handle routing halo
[07/19 00:45:47    125s] (I)      Reading macro buffers
[07/19 00:45:47    125s] (I)      Number of macro buffers: 0
[07/19 00:45:47    125s] (I)      early_global_route_priority property id does not exist.
[07/19 00:45:47    125s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:45:47    125s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:45:47    125s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:45:47    125s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:45:47    125s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:45:47    125s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:45:47    125s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:45:47    125s] (I)      Number of ignored nets                =      0
[07/19 00:45:47    125s] (I)      Number of connected nets              =      0
[07/19 00:45:47    125s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:45:47    125s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:45:47    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:45:47    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:45:47    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:45:47    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:45:47    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:45:47    125s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/19 00:45:47    125s] (I)      Ndr track 0 does not exist
[07/19 00:45:47    125s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:45:47    125s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:45:47    125s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:45:47    125s] (I)      Site width          :   480  (dbu)
[07/19 00:45:47    125s] (I)      Row height          :  3780  (dbu)
[07/19 00:45:47    125s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:45:47    125s] (I)      GCell width         : 34020  (dbu)
[07/19 00:45:47    125s] (I)      GCell height        : 34020  (dbu)
[07/19 00:45:47    125s] (I)      Grid                :    55    58     7
[07/19 00:45:47    125s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:45:47    125s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:45:47    125s] (I)      Vertical capacity   :     0     0 34020     0 34020     0 34020
[07/19 00:45:47    125s] (I)      Horizontal capacity :     0 34020     0 34020     0 34020     0
[07/19 00:45:47    125s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:45:47    125s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:45:47    125s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:45:47    125s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:45:47    125s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:45:47    125s] (I)      Num tracks per GCell: 100.06 81.00 70.88 81.00 70.88 10.37  8.51
[07/19 00:45:47    125s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:45:47    125s] (I)      --------------------------------------------------------
[07/19 00:45:47    125s] 
[07/19 00:45:47    125s] (I)      ============ Routing rule table ============
[07/19 00:45:47    125s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/19 00:45:47    125s] (I)      ========================================
[07/19 00:45:47    125s] (I)      
[07/19 00:45:47    125s] (I)      ==== NDR : (Default) ====
[07/19 00:45:47    125s] (I)      +--------------+--------+
[07/19 00:45:47    125s] (I)      |           ID |      0 |
[07/19 00:45:47    125s] (I)      |      Default |    yes |
[07/19 00:45:47    125s] (I)      |  Clk Special |     no |
[07/19 00:45:47    125s] (I)      | Hard spacing |     no |
[07/19 00:45:47    125s] (I)      |    NDR track | (none) |
[07/19 00:45:47    125s] (I)      |      NDR via | (none) |
[07/19 00:45:47    125s] (I)      |  Extra space |      0 |
[07/19 00:45:47    125s] (I)      |      Shields |      0 |
[07/19 00:45:47    125s] (I)      |   Demand (H) |      1 |
[07/19 00:45:47    125s] (I)      |   Demand (V) |      1 |
[07/19 00:45:47    125s] (I)      |        #Nets |  34059 |
[07/19 00:45:47    125s] (I)      +--------------+--------+
[07/19 00:45:47    125s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:47    125s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:45:47    125s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:47    125s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:45:47    125s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:47    125s] (I)      =============== Blocked Tracks ===============
[07/19 00:45:47    125s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:47    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:45:47    125s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:47    125s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:45:47    125s] (I)      |     2 |  255420 |   142577 |        55.82% |
[07/19 00:45:47    125s] (I)      |     3 |  224402 |   144707 |        64.49% |
[07/19 00:45:47    125s] (I)      |     4 |  255420 |   167429 |        65.55% |
[07/19 00:45:47    125s] (I)      |     5 |  224402 |   144512 |        64.40% |
[07/19 00:45:47    125s] (I)      |     6 |   42570 |    31978 |        75.12% |
[07/19 00:45:47    125s] (I)      |     7 |   26912 |    14783 |        54.93% |
[07/19 00:45:47    125s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:47    125s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 4.25 MB )
[07/19 00:45:47    125s] (I)      Reset routing kernel
[07/19 00:45:47    125s] (I)      numLocalWires=111936  numGlobalNetBranches=30312  numLocalNetBranches=25722
[07/19 00:45:47    125s] (I)      totalPins=115747  totalGlobalPin=36425 (31.47%)
[07/19 00:45:47    125s] (I)      total 2D Cap : 476350 = (268543 H, 207807 V)
[07/19 00:45:47    125s] (I)      total 2D Demand : 8121 = (8121 H, 0 V)
[07/19 00:45:47    125s] (I)      init route region map
[07/19 00:45:47    125s] (I)      #blocked GCells = 270
[07/19 00:45:47    125s] (I)      #regions = 1
[07/19 00:45:47    125s] (I)      init safety region map
[07/19 00:45:47    125s] (I)      #blocked GCells = 270
[07/19 00:45:47    125s] (I)      #regions = 1
[07/19 00:45:47    125s] (I)      
[07/19 00:45:47    125s] (I)      ============  Phase 1a Route ============
[07/19 00:45:47    126s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 16
[07/19 00:45:47    126s] (I)      Usage: 35406 = (17912 H, 17494 V) = (6.67% H, 8.42% V) = (6.094e+05um H, 5.951e+05um V)
[07/19 00:45:47    126s] (I)      
[07/19 00:45:47    126s] (I)      ============  Phase 1b Route ============
[07/19 00:45:47    126s] (I)      Usage: 35406 = (17912 H, 17494 V) = (6.67% H, 8.42% V) = (6.094e+05um H, 5.951e+05um V)
[07/19 00:45:47    126s] (I)      eGR overflow: 0.00% H + 0.06% V
[07/19 00:45:47    126s] 
[07/19 00:45:47    126s] (I)      Updating congestion map
[07/19 00:45:47    126s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 00:45:47    126s] (I)      Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.25 sec, Curr Mem: 4.26 MB )
[07/19 00:45:47    126s] Finished Early Global Route rough congestion estimation: mem = 4648.8M
[07/19 00:45:47    126s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.397, REAL:0.259, MEM:4648.8M, EPOCH TIME: 1752878747.869512
[07/19 00:45:47    126s] earlyGlobalRoute rough estimation gcell size 9 row height
[07/19 00:45:47    126s] Unignore, current top cell is fpga_top.
[07/19 00:45:47    126s] OPERPROF:   Starting CDPad at level 2, MEM:4648.8M, EPOCH TIME: 1752878747.870615
[07/19 00:45:47    126s] CDPadU 0.748 -> 0.748. R=0.601, N=34229, GS=34.020
[07/19 00:45:47    126s] OPERPROF:   Finished CDPad at level 2, CPU:0.215, REAL:0.068, MEM:4680.8M, EPOCH TIME: 1752878747.938170
[07/19 00:45:47    126s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4680.8M, EPOCH TIME: 1752878747.940186
[07/19 00:45:48    126s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878748.036919
[07/19 00:45:48    126s] OPERPROF:     Finished NP-Place at level 3, CPU:0.085, REAL:0.043, MEM:4776.8M, EPOCH TIME: 1752878748.079467
[07/19 00:45:48    126s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.360, REAL:0.170, MEM:4680.8M, EPOCH TIME: 1752878748.110273
[07/19 00:45:48    126s] Global placement CDP skipped at cutLevel 9.
[07/19 00:45:48    126s] Iteration  9: Total net bbox = 8.663e+05 (4.48e+05 4.19e+05)
[07/19 00:45:48    126s]               Est.  stn bbox = 1.215e+06 (6.21e+05 5.94e+05)
[07/19 00:45:48    126s]               cpu = 0:00:07.7 real = 0:00:02.0 mem = 4680.8M
[07/19 00:45:48    126s] Ignore, current top cell is fpga_top.
[07/19 00:45:51    133s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:45:55    140s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:45:55    140s] Unignore, current top cell is fpga_top.
[07/19 00:45:55    140s] Iteration 10: Total net bbox = 8.663e+05 (4.48e+05 4.19e+05)
[07/19 00:45:55    140s]               Est.  stn bbox = 1.215e+06 (6.21e+05 5.94e+05)
[07/19 00:45:55    140s]               cpu = 0:00:14.0 real = 0:00:07.0 mem = 4648.8M
[07/19 00:45:55    140s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4648.8M, EPOCH TIME: 1752878755.059714
[07/19 00:45:55    140s] Ignore, current top cell is fpga_top.
[07/19 00:45:55    140s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:45:55    140s] Unignore, current top cell is fpga_top.
[07/19 00:45:55    140s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4648.8M, EPOCH TIME: 1752878755.061988
[07/19 00:45:55    140s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4648.8M, EPOCH TIME: 1752878755.063913
[07/19 00:45:55    140s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878755.160302
[07/19 00:45:55    140s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48d2af60e0.
[07/19 00:45:56    145s] OPERPROF:     Finished NP-Place at level 3, CPU:4.987, REAL:0.969, MEM:4808.8M, EPOCH TIME: 1752878756.128854
[07/19 00:45:56    145s] OPERPROF:   Finished NP-MAIN at level 2, CPU:5.231, REAL:1.087, MEM:4680.8M, EPOCH TIME: 1752878756.151038
[07/19 00:45:56    145s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/19 00:45:56    145s] MH legal: No MH instances from GP
[07/19 00:45:56    145s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:45:56    145s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4680.8M, DRC: 0)
[07/19 00:45:56    145s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4680.8M, EPOCH TIME: 1752878756.153179
[07/19 00:45:56    145s] Ignore, current top cell is fpga_top.
[07/19 00:45:56    145s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:45:56    145s] Unignore, current top cell is fpga_top.
[07/19 00:45:56    145s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.004, REAL:0.004, MEM:4680.8M, EPOCH TIME: 1752878756.156886
[07/19 00:45:56    145s] Ignore, current top cell is fpga_top.
[07/19 00:45:56    145s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:4680.8M, EPOCH TIME: 1752878756.157311
[07/19 00:45:56    145s] Starting Early Global Route rough congestion estimation: mem = 4680.8M
[07/19 00:45:56    145s] (I)      Initializing eGR engine (rough)
[07/19 00:45:56    145s] Set min layer with default ( 2 )
[07/19 00:45:56    145s] Set max layer with parameter ( 7 )
[07/19 00:45:56    145s] (I)      clean place blk overflow:
[07/19 00:45:56    145s] (I)      H : enabled 0.60 0
[07/19 00:45:56    145s] (I)      V : enabled 0.60 0
[07/19 00:45:56    145s] (I)      Initializing eGR engine (rough)
[07/19 00:45:56    145s] Set min layer with default ( 2 )
[07/19 00:45:56    145s] Set max layer with parameter ( 7 )
[07/19 00:45:56    145s] (I)      clean place blk overflow:
[07/19 00:45:56    145s] (I)      H : enabled 0.60 0
[07/19 00:45:56    145s] (I)      V : enabled 0.60 0
[07/19 00:45:56    145s] (I)      Started Early Global Route kernel ( Curr Mem: 4.28 MB )
[07/19 00:45:56    145s] (I)      Running eGR Rough flow
[07/19 00:45:56    145s] (I)      # wire layers (front) : 8
[07/19 00:45:56    145s] (I)      # wire layers (back)  : 0
[07/19 00:45:56    145s] (I)      min wire layer : 1
[07/19 00:45:56    145s] (I)      max wire layer : 7
[07/19 00:45:56    145s] (I)      # cut layers (front) : 7
[07/19 00:45:56    145s] (I)      # cut layers (back)  : 0
[07/19 00:45:56    145s] (I)      min cut layer : 1
[07/19 00:45:56    145s] (I)      max cut layer : 6
[07/19 00:45:56    145s] (I)      ================================= Layers =================================
[07/19 00:45:56    145s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:56    145s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:45:56    145s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:56    145s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:45:56    145s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:45:56    145s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:45:56    145s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:45:56    145s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:45:56    145s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:45:56    145s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:45:56    145s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:45:56    145s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:56    145s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:45:56    145s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:45:56    145s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:45:56    145s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:45:56    145s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:45:56    145s] (I)      Started Import and model ( Curr Mem: 4.28 MB )
[07/19 00:45:56    146s] (I)      == Non-default Options ==
[07/19 00:45:56    146s] (I)      Print mode                                         : 2
[07/19 00:45:56    146s] (I)      Stop if highly congested                           : false
[07/19 00:45:56    146s] (I)      Local connection modeling                          : true
[07/19 00:45:56    146s] (I)      Maximum routing layer                              : 7
[07/19 00:45:56    146s] (I)      Top routing layer                                  : 7
[07/19 00:45:56    146s] (I)      Assign partition pins                              : false
[07/19 00:45:56    146s] (I)      Support large GCell                                : true
[07/19 00:45:56    146s] (I)      Number of threads                                  : 8
[07/19 00:45:56    146s] (I)      Number of rows per GCell                           : 5
[07/19 00:45:56    146s] (I)      Max num rows per GCell                             : 32
[07/19 00:45:56    146s] (I)      Route tie net to shape                             : auto
[07/19 00:45:56    146s] (I)      Method to set GCell size                           : row
[07/19 00:45:56    146s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:45:56    146s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:45:56    146s] (I)      ============== Pin Summary ==============
[07/19 00:45:56    146s] (I)      +-------+--------+---------+------------+
[07/19 00:45:56    146s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:45:56    146s] (I)      +-------+--------+---------+------------+
[07/19 00:45:56    146s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/19 00:45:56    146s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/19 00:45:56    146s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/19 00:45:56    146s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:45:56    146s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:45:56    146s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:45:56    146s] (I)      |     7 |     64 |    0.06 |      Other |
[07/19 00:45:56    146s] (I)      +-------+--------+---------+------------+
[07/19 00:45:56    146s] (I)      Custom ignore net properties:
[07/19 00:45:56    146s] (I)      1 : NotLegal
[07/19 00:45:56    146s] (I)      Default ignore net properties:
[07/19 00:45:56    146s] (I)      1 : Special
[07/19 00:45:56    146s] (I)      2 : Analog
[07/19 00:45:56    146s] (I)      3 : Fixed
[07/19 00:45:56    146s] (I)      4 : Skipped
[07/19 00:45:56    146s] (I)      5 : MixedSignal
[07/19 00:45:56    146s] (I)      Prerouted net properties:
[07/19 00:45:56    146s] (I)      1 : NotLegal
[07/19 00:45:56    146s] (I)      2 : Special
[07/19 00:45:56    146s] (I)      3 : Analog
[07/19 00:45:56    146s] (I)      4 : Fixed
[07/19 00:45:56    146s] (I)      5 : Skipped
[07/19 00:45:56    146s] (I)      6 : MixedSignal
[07/19 00:45:56    146s] (I)      Early global route reroute all routable nets
[07/19 00:45:56    146s] (I)      Use row-based GCell size
[07/19 00:45:56    146s] (I)      Use row-based GCell align
[07/19 00:45:56    146s] (I)      layer 0 area = 90000
[07/19 00:45:56    146s] (I)      layer 1 area = 144000
[07/19 00:45:56    146s] (I)      layer 2 area = 144000
[07/19 00:45:56    146s] (I)      layer 3 area = 144000
[07/19 00:45:56    146s] (I)      layer 4 area = 144000
[07/19 00:45:56    146s] (I)      layer 5 area = 0
[07/19 00:45:56    146s] (I)      layer 6 area = 0
[07/19 00:45:56    146s] (I)      GCell unit size   : 3780
[07/19 00:45:56    146s] (I)      GCell multiplier  : 5
[07/19 00:45:56    146s] (I)      GCell row height  : 3780
[07/19 00:45:56    146s] (I)      Actual row height : 3780
[07/19 00:45:56    146s] (I)      GCell align ref   : 425480 425420
[07/19 00:45:56    146s] (I)      Track table information for default rule: 
[07/19 00:45:56    146s] (I)      Metal1 has single uniform track structure
[07/19 00:45:56    146s] (I)      Metal2 has single uniform track structure
[07/19 00:45:56    146s] (I)      Metal3 has single uniform track structure
[07/19 00:45:56    146s] (I)      Metal4 has single uniform track structure
[07/19 00:45:56    146s] (I)      Metal5 has single uniform track structure
[07/19 00:45:56    146s] (I)      TopMetal1 has single uniform track structure
[07/19 00:45:56    146s] (I)      TopMetal2 has single uniform track structure
[07/19 00:45:56    146s] (I)      ================ Default via =================
[07/19 00:45:56    146s] (I)      +---+-------------------+--------------------+
[07/19 00:45:56    146s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:45:56    146s] (I)      +---+-------------------+--------------------+
[07/19 00:45:56    146s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:45:56    146s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:45:56    146s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:45:56    146s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:45:56    146s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:45:56    146s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:45:56    146s] (I)      +---+-------------------+--------------------+
[07/19 00:45:56    146s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:45:56    146s] (I)      Read 29884 PG shapes from cache
[07/19 00:45:56    146s] (I)      Read 0 clock shapes
[07/19 00:45:56    146s] (I)      Read 0 other shapes
[07/19 00:45:56    146s] (I)      #Routing Blockages  : 0
[07/19 00:45:56    146s] (I)      #Bump Blockages     : 0
[07/19 00:45:56    146s] (I)      #Instance Blockages : 26000
[07/19 00:45:56    146s] (I)      #PG Blockages       : 29884
[07/19 00:45:56    146s] (I)      #Halo Blockages     : 0
[07/19 00:45:56    146s] (I)      #Boundary Blockages : 0
[07/19 00:45:56    146s] (I)      #Clock Blockages    : 0
[07/19 00:45:56    146s] (I)      #Other Blockages    : 0
[07/19 00:45:56    146s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:45:56    146s] (I)      #prerouted nets         : 0
[07/19 00:45:56    146s] (I)      #prerouted special nets : 0
[07/19 00:45:56    146s] (I)      #prerouted wires        : 0
[07/19 00:45:56    146s] (I)      Read 34123 nets ( ignored 0 )
[07/19 00:45:56    146s] (I)        Front-side 34123 ( ignored 0 )
[07/19 00:45:56    146s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:45:56    146s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:45:56    146s] (I)      handle routing halo
[07/19 00:45:56    146s] (I)      Reading macro buffers
[07/19 00:45:56    146s] (I)      Number of macro buffers: 0
[07/19 00:45:56    146s] (I)      early_global_route_priority property id does not exist.
[07/19 00:45:56    146s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:45:56    146s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:45:56    146s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:45:56    146s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:45:56    146s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:45:56    146s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:45:56    146s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:45:56    146s] (I)      Number of ignored nets                =      0
[07/19 00:45:56    146s] (I)      Number of connected nets              =      0
[07/19 00:45:56    146s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:45:56    146s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:45:56    146s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:45:56    146s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:45:56    146s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:45:56    146s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:45:56    146s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:45:56    146s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/19 00:45:56    146s] (I)      Ndr track 0 does not exist
[07/19 00:45:56    146s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:45:56    146s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:45:56    146s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:45:56    146s] (I)      Site width          :   480  (dbu)
[07/19 00:45:56    146s] (I)      Row height          :  3780  (dbu)
[07/19 00:45:56    146s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:45:56    146s] (I)      GCell width         : 18900  (dbu)
[07/19 00:45:56    146s] (I)      GCell height        : 18900  (dbu)
[07/19 00:45:56    146s] (I)      Grid                :    99   104     7
[07/19 00:45:56    146s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:45:56    146s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:45:56    146s] (I)      Vertical capacity   :     0     0 18900     0 18900     0 18900
[07/19 00:45:56    146s] (I)      Horizontal capacity :     0 18900     0 18900     0 18900     0
[07/19 00:45:56    146s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:45:56    146s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:45:56    146s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:45:56    146s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:45:56    146s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:45:56    146s] (I)      Num tracks per GCell: 55.59 45.00 39.38 45.00 39.38  5.76  4.72
[07/19 00:45:56    146s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:45:56    146s] (I)      --------------------------------------------------------
[07/19 00:45:56    146s] 
[07/19 00:45:56    146s] (I)      ============ Routing rule table ============
[07/19 00:45:56    146s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/19 00:45:56    146s] (I)      ========================================
[07/19 00:45:56    146s] (I)      
[07/19 00:45:56    146s] (I)      ==== NDR : (Default) ====
[07/19 00:45:56    146s] (I)      +--------------+--------+
[07/19 00:45:56    146s] (I)      |           ID |      0 |
[07/19 00:45:56    146s] (I)      |      Default |    yes |
[07/19 00:45:56    146s] (I)      |  Clk Special |     no |
[07/19 00:45:56    146s] (I)      | Hard spacing |     no |
[07/19 00:45:56    146s] (I)      |    NDR track | (none) |
[07/19 00:45:56    146s] (I)      |      NDR via | (none) |
[07/19 00:45:56    146s] (I)      |  Extra space |      0 |
[07/19 00:45:56    146s] (I)      |      Shields |      0 |
[07/19 00:45:56    146s] (I)      |   Demand (H) |      1 |
[07/19 00:45:56    146s] (I)      |   Demand (V) |      1 |
[07/19 00:45:56    146s] (I)      |        #Nets |  34059 |
[07/19 00:45:56    146s] (I)      +--------------+--------+
[07/19 00:45:56    146s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:56    146s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:45:56    146s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:56    146s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:45:56    146s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:45:56    146s] (I)      =============== Blocked Tracks ===============
[07/19 00:45:56    146s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:56    146s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:45:56    146s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:56    146s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:45:56    146s] (I)      |     2 |  459756 |   235034 |        51.12% |
[07/19 00:45:56    146s] (I)      |     3 |  402376 |   249958 |        62.12% |
[07/19 00:45:56    146s] (I)      |     4 |  459756 |   285529 |        62.10% |
[07/19 00:45:56    146s] (I)      |     5 |  402376 |   249782 |        62.08% |
[07/19 00:45:56    146s] (I)      |     6 |   76626 |    54466 |        71.08% |
[07/19 00:45:56    146s] (I)      |     7 |   48256 |    26174 |        54.24% |
[07/19 00:45:56    146s] (I)      +-------+---------+----------+---------------+
[07/19 00:45:56    146s] (I)      Finished Import and model ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 4.30 MB )
[07/19 00:45:56    146s] (I)      Reset routing kernel
[07/19 00:45:56    146s] (I)      numLocalWires=83913  numGlobalNetBranches=22644  numLocalNetBranches=19363
[07/19 00:45:56    146s] (I)      totalPins=115747  totalGlobalPin=55157 (47.65%)
[07/19 00:45:56    146s] (I)      total 2D Cap : 865282 = (490606 H, 374676 V)
[07/19 00:45:56    146s] (I)      total 2D Demand : 12022 = (12022 H, 0 V)
[07/19 00:45:56    146s] (I)      init route region map
[07/19 00:45:56    146s] (I)      #blocked GCells = 2017
[07/19 00:45:56    146s] (I)      #regions = 69
[07/19 00:45:56    146s] (I)      init safety region map
[07/19 00:45:56    146s] (I)      #blocked GCells = 2017
[07/19 00:45:56    146s] (I)      #regions = 69
[07/19 00:45:56    146s] (I)      
[07/19 00:45:56    146s] (I)      ============  Phase 1a Route ============
[07/19 00:45:56    146s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 58
[07/19 00:45:56    146s] (I)      Usage: 65998 = (34458 H, 31540 V) = (7.02% H, 8.42% V) = (6.513e+05um H, 5.961e+05um V)
[07/19 00:45:56    146s] (I)      
[07/19 00:45:56    146s] (I)      ============  Phase 1b Route ============
[07/19 00:45:56    146s] (I)      Usage: 65998 = (34458 H, 31540 V) = (7.02% H, 8.42% V) = (6.513e+05um H, 5.961e+05um V)
[07/19 00:45:56    146s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/19 00:45:56    146s] 
[07/19 00:45:56    146s] (I)      Updating congestion map
[07/19 00:45:56    146s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 00:45:56    146s] (I)      Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.26 sec, Curr Mem: 4.31 MB )
[07/19 00:45:56    146s] Finished Early Global Route rough congestion estimation: mem = 4680.8M
[07/19 00:45:56    146s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.439, REAL:0.273, MEM:4680.8M, EPOCH TIME: 1752878756.429976
[07/19 00:45:56    146s] earlyGlobalRoute rough estimation gcell size 5 row height
[07/19 00:45:56    146s] Unignore, current top cell is fpga_top.
[07/19 00:45:56    146s] OPERPROF:   Starting CDPad at level 2, MEM:4680.8M, EPOCH TIME: 1752878756.431281
[07/19 00:45:56    146s] CDPadU 0.748 -> 0.748. R=0.601, N=34229, GS=18.900
[07/19 00:45:56    146s] OPERPROF:   Finished CDPad at level 2, CPU:0.203, REAL:0.064, MEM:4680.8M, EPOCH TIME: 1752878756.495024
[07/19 00:45:56    146s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4680.8M, EPOCH TIME: 1752878756.497367
[07/19 00:45:56    146s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878756.583977
[07/19 00:45:56    146s] OPERPROF:     Finished NP-Place at level 3, CPU:0.074, REAL:0.041, MEM:4776.8M, EPOCH TIME: 1752878756.624498
[07/19 00:45:56    146s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.324, REAL:0.157, MEM:4680.8M, EPOCH TIME: 1752878756.654831
[07/19 00:45:56    146s] Global placement CDP skipped at cutLevel 11.
[07/19 00:45:56    146s] Iteration 11: Total net bbox = 8.931e+05 (4.59e+05 4.34e+05)
[07/19 00:45:56    146s]               Est.  stn bbox = 1.249e+06 (6.35e+05 6.14e+05)
[07/19 00:45:56    146s]               cpu = 0:00:06.2 real = 0:00:01.0 mem = 4680.8M
[07/19 00:45:56    146s] Ignore, current top cell is fpga_top.
[07/19 00:46:00    154s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:46:03    161s] nrCritNet: 0.00% ( 0 / 34123 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[07/19 00:46:03    161s] Unignore, current top cell is fpga_top.
[07/19 00:46:03    161s] Adjust Halo Group For DCLS Group
[07/19 00:46:03    161s] Iteration 12: Total net bbox = 8.931e+05 (4.59e+05 4.34e+05)
[07/19 00:46:03    161s]               Est.  stn bbox = 1.249e+06 (6.35e+05 6.14e+05)
[07/19 00:46:03    161s]               cpu = 0:00:14.2 real = 0:00:07.0 mem = 4648.8M
[07/19 00:46:03    161s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4648.8M, EPOCH TIME: 1752878763.770100
[07/19 00:46:03    161s] Ignore, current top cell is fpga_top.
[07/19 00:46:03    161s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:46:03    161s] Unignore, current top cell is fpga_top.
[07/19 00:46:03    161s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.002, REAL:0.002, MEM:4648.8M, EPOCH TIME: 1752878763.772495
[07/19 00:46:03    161s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4648.8M, EPOCH TIME: 1752878763.774452
[07/19 00:46:03    161s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878763.871362
[07/19 00:46:03    161s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48d2e640e0.
[07/19 00:46:05    167s] OPERPROF:     Finished NP-Place at level 3, CPU:6.563, REAL:1.315, MEM:4808.8M, EPOCH TIME: 1752878765.186431
[07/19 00:46:05    167s] OPERPROF:   Finished NP-MAIN at level 2, CPU:6.805, REAL:1.437, MEM:4680.8M, EPOCH TIME: 1752878765.211330
[07/19 00:46:05    167s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/19 00:46:05    167s] MH legal: No MH instances from GP
[07/19 00:46:05    167s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:46:05    167s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4680.8M, DRC: 0)
[07/19 00:46:05    167s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.213730
[07/19 00:46:05    167s] Ignore, current top cell is fpga_top.
[07/19 00:46:05    167s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:46:05    167s] Unignore, current top cell is fpga_top.
[07/19 00:46:05    167s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.004, REAL:0.004, MEM:4680.8M, EPOCH TIME: 1752878765.217297
[07/19 00:46:05    167s] Ignore, current top cell is fpga_top.
[07/19 00:46:05    167s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.217735
[07/19 00:46:05    167s] Starting Early Global Route rough congestion estimation: mem = 4680.8M
[07/19 00:46:05    167s] (I)      Initializing eGR engine (rough)
[07/19 00:46:05    167s] Set min layer with default ( 2 )
[07/19 00:46:05    167s] Set max layer with parameter ( 7 )
[07/19 00:46:05    167s] (I)      clean place blk overflow:
[07/19 00:46:05    167s] (I)      H : enabled 0.60 0
[07/19 00:46:05    167s] (I)      V : enabled 0.60 0
[07/19 00:46:05    167s] (I)      Initializing eGR engine (rough)
[07/19 00:46:05    167s] Set min layer with default ( 2 )
[07/19 00:46:05    167s] Set max layer with parameter ( 7 )
[07/19 00:46:05    167s] (I)      clean place blk overflow:
[07/19 00:46:05    167s] (I)      H : enabled 0.60 0
[07/19 00:46:05    167s] (I)      V : enabled 0.60 0
[07/19 00:46:05    167s] (I)      Started Early Global Route kernel ( Curr Mem: 4.30 MB )
[07/19 00:46:05    167s] (I)      Running eGR Rough flow
[07/19 00:46:05    167s] (I)      # wire layers (front) : 8
[07/19 00:46:05    167s] (I)      # wire layers (back)  : 0
[07/19 00:46:05    167s] (I)      min wire layer : 1
[07/19 00:46:05    167s] (I)      max wire layer : 7
[07/19 00:46:05    167s] (I)      # cut layers (front) : 7
[07/19 00:46:05    167s] (I)      # cut layers (back)  : 0
[07/19 00:46:05    167s] (I)      min cut layer : 1
[07/19 00:46:05    167s] (I)      max cut layer : 6
[07/19 00:46:05    167s] (I)      ================================= Layers =================================
[07/19 00:46:05    167s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:05    167s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:46:05    167s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:05    167s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:46:05    167s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:46:05    167s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:46:05    167s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:46:05    167s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:46:05    167s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:46:05    167s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:46:05    167s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:46:05    167s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:05    167s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:46:05    167s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:46:05    167s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:46:05    167s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:46:05    167s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:05    167s] (I)      Started Import and model ( Curr Mem: 4.30 MB )
[07/19 00:46:05    168s] (I)      == Non-default Options ==
[07/19 00:46:05    168s] (I)      Print mode                                         : 2
[07/19 00:46:05    168s] (I)      Stop if highly congested                           : false
[07/19 00:46:05    168s] (I)      Local connection modeling                          : true
[07/19 00:46:05    168s] (I)      Maximum routing layer                              : 7
[07/19 00:46:05    168s] (I)      Top routing layer                                  : 7
[07/19 00:46:05    168s] (I)      Assign partition pins                              : false
[07/19 00:46:05    168s] (I)      Support large GCell                                : true
[07/19 00:46:05    168s] (I)      Number of threads                                  : 8
[07/19 00:46:05    168s] (I)      Number of rows per GCell                           : 3
[07/19 00:46:05    168s] (I)      Max num rows per GCell                             : 32
[07/19 00:46:05    168s] (I)      Route tie net to shape                             : auto
[07/19 00:46:05    168s] (I)      Method to set GCell size                           : row
[07/19 00:46:05    168s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:46:05    168s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:46:05    168s] (I)      ============== Pin Summary ==============
[07/19 00:46:05    168s] (I)      +-------+--------+---------+------------+
[07/19 00:46:05    168s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:46:05    168s] (I)      +-------+--------+---------+------------+
[07/19 00:46:05    168s] (I)      |     1 | 110144 |   95.11 |        Pin |
[07/19 00:46:05    168s] (I)      |     2 |   5397 |    4.66 | Pin access |
[07/19 00:46:05    168s] (I)      |     3 |    199 |    0.17 | Pin access |
[07/19 00:46:05    168s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:46:05    168s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:46:05    168s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:46:05    168s] (I)      |     7 |     64 |    0.06 |      Other |
[07/19 00:46:05    168s] (I)      +-------+--------+---------+------------+
[07/19 00:46:05    168s] (I)      Custom ignore net properties:
[07/19 00:46:05    168s] (I)      1 : NotLegal
[07/19 00:46:05    168s] (I)      Default ignore net properties:
[07/19 00:46:05    168s] (I)      1 : Special
[07/19 00:46:05    168s] (I)      2 : Analog
[07/19 00:46:05    168s] (I)      3 : Fixed
[07/19 00:46:05    168s] (I)      4 : Skipped
[07/19 00:46:05    168s] (I)      5 : MixedSignal
[07/19 00:46:05    168s] (I)      Prerouted net properties:
[07/19 00:46:05    168s] (I)      1 : NotLegal
[07/19 00:46:05    168s] (I)      2 : Special
[07/19 00:46:05    168s] (I)      3 : Analog
[07/19 00:46:05    168s] (I)      4 : Fixed
[07/19 00:46:05    168s] (I)      5 : Skipped
[07/19 00:46:05    168s] (I)      6 : MixedSignal
[07/19 00:46:05    168s] (I)      Early global route reroute all routable nets
[07/19 00:46:05    168s] (I)      Use row-based GCell size
[07/19 00:46:05    168s] (I)      Use row-based GCell align
[07/19 00:46:05    168s] (I)      layer 0 area = 90000
[07/19 00:46:05    168s] (I)      layer 1 area = 144000
[07/19 00:46:05    168s] (I)      layer 2 area = 144000
[07/19 00:46:05    168s] (I)      layer 3 area = 144000
[07/19 00:46:05    168s] (I)      layer 4 area = 144000
[07/19 00:46:05    168s] (I)      layer 5 area = 0
[07/19 00:46:05    168s] (I)      layer 6 area = 0
[07/19 00:46:05    168s] (I)      GCell unit size   : 3780
[07/19 00:46:05    168s] (I)      GCell multiplier  : 3
[07/19 00:46:05    168s] (I)      GCell row height  : 3780
[07/19 00:46:05    168s] (I)      Actual row height : 3780
[07/19 00:46:05    168s] (I)      GCell align ref   : 425480 425420
[07/19 00:46:05    168s] (I)      Track table information for default rule: 
[07/19 00:46:05    168s] (I)      Metal1 has single uniform track structure
[07/19 00:46:05    168s] (I)      Metal2 has single uniform track structure
[07/19 00:46:05    168s] (I)      Metal3 has single uniform track structure
[07/19 00:46:05    168s] (I)      Metal4 has single uniform track structure
[07/19 00:46:05    168s] (I)      Metal5 has single uniform track structure
[07/19 00:46:05    168s] (I)      TopMetal1 has single uniform track structure
[07/19 00:46:05    168s] (I)      TopMetal2 has single uniform track structure
[07/19 00:46:05    168s] (I)      ================ Default via =================
[07/19 00:46:05    168s] (I)      +---+-------------------+--------------------+
[07/19 00:46:05    168s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:46:05    168s] (I)      +---+-------------------+--------------------+
[07/19 00:46:05    168s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:46:05    168s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:46:05    168s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:46:05    168s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:46:05    168s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:46:05    168s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:46:05    168s] (I)      +---+-------------------+--------------------+
[07/19 00:46:05    168s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:46:05    168s] (I)      Read 29884 PG shapes from cache
[07/19 00:46:05    168s] (I)      Read 0 clock shapes
[07/19 00:46:05    168s] (I)      Read 0 other shapes
[07/19 00:46:05    168s] (I)      #Routing Blockages  : 0
[07/19 00:46:05    168s] (I)      #Bump Blockages     : 0
[07/19 00:46:05    168s] (I)      #Instance Blockages : 26000
[07/19 00:46:05    168s] (I)      #PG Blockages       : 29884
[07/19 00:46:05    168s] (I)      #Halo Blockages     : 0
[07/19 00:46:05    168s] (I)      #Boundary Blockages : 0
[07/19 00:46:05    168s] (I)      #Clock Blockages    : 0
[07/19 00:46:05    168s] (I)      #Other Blockages    : 0
[07/19 00:46:05    168s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:46:05    168s] (I)      #prerouted nets         : 0
[07/19 00:46:05    168s] (I)      #prerouted special nets : 0
[07/19 00:46:05    168s] (I)      #prerouted wires        : 0
[07/19 00:46:05    168s] (I)      Read 34123 nets ( ignored 0 )
[07/19 00:46:05    168s] (I)        Front-side 34123 ( ignored 0 )
[07/19 00:46:05    168s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:46:05    168s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:46:05    168s] (I)      handle routing halo
[07/19 00:46:05    168s] (I)      Reading macro buffers
[07/19 00:46:05    168s] (I)      Number of macro buffers: 0
[07/19 00:46:05    168s] (I)      early_global_route_priority property id does not exist.
[07/19 00:46:05    168s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:46:05    168s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:46:05    168s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:46:05    168s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:46:05    168s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:46:05    168s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:46:05    168s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:46:05    168s] (I)      Number of ignored nets                =      0
[07/19 00:46:05    168s] (I)      Number of connected nets              =      0
[07/19 00:46:05    168s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:46:05    168s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:46:05    168s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:46:05    168s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:46:05    168s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:46:05    168s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:46:05    168s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:46:05    168s] (I)      There are 2 clock nets ( 0 with NDR ).
[07/19 00:46:05    168s] (I)      Ndr track 0 does not exist
[07/19 00:46:05    168s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:46:05    168s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:46:05    168s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:46:05    168s] (I)      Site width          :   480  (dbu)
[07/19 00:46:05    168s] (I)      Row height          :  3780  (dbu)
[07/19 00:46:05    168s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:46:05    168s] (I)      GCell width         : 11340  (dbu)
[07/19 00:46:05    168s] (I)      GCell height        : 11340  (dbu)
[07/19 00:46:05    168s] (I)      Grid                :   164   172     7
[07/19 00:46:05    168s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:46:05    168s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:46:05    168s] (I)      Vertical capacity   :     0     0 11340     0 11340     0 11340
[07/19 00:46:05    168s] (I)      Horizontal capacity :     0 11340     0 11340     0 11340     0
[07/19 00:46:05    168s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:46:05    168s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:46:05    168s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:46:05    168s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:46:05    168s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:46:05    168s] (I)      Num tracks per GCell: 33.35 27.00 23.62 27.00 23.62  3.46  2.83
[07/19 00:46:05    168s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:46:05    168s] (I)      --------------------------------------------------------
[07/19 00:46:05    168s] 
[07/19 00:46:05    168s] (I)      ============ Routing rule table ============
[07/19 00:46:05    168s] (I)      Rule id: 0  Rule name: (Default)  Nets: 34059
[07/19 00:46:05    168s] (I)      ========================================
[07/19 00:46:05    168s] (I)      
[07/19 00:46:05    168s] (I)      ==== NDR : (Default) ====
[07/19 00:46:05    168s] (I)      +--------------+--------+
[07/19 00:46:05    168s] (I)      |           ID |      0 |
[07/19 00:46:05    168s] (I)      |      Default |    yes |
[07/19 00:46:05    168s] (I)      |  Clk Special |     no |
[07/19 00:46:05    168s] (I)      | Hard spacing |     no |
[07/19 00:46:05    168s] (I)      |    NDR track | (none) |
[07/19 00:46:05    168s] (I)      |      NDR via | (none) |
[07/19 00:46:05    168s] (I)      |  Extra space |      0 |
[07/19 00:46:05    168s] (I)      |      Shields |      0 |
[07/19 00:46:05    168s] (I)      |   Demand (H) |      1 |
[07/19 00:46:05    168s] (I)      |   Demand (V) |      1 |
[07/19 00:46:05    168s] (I)      |        #Nets |  34059 |
[07/19 00:46:05    168s] (I)      +--------------+--------+
[07/19 00:46:05    168s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:05    168s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:46:05    168s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:05    168s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:46:05    168s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:05    168s] (I)      =============== Blocked Tracks ===============
[07/19 00:46:05    168s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:05    168s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:46:05    168s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:05    168s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:46:05    168s] (I)      |     2 |  761616 |   351646 |        46.17% |
[07/19 00:46:05    168s] (I)      |     3 |  665468 |   403493 |        60.63% |
[07/19 00:46:05    168s] (I)      |     4 |  761616 |   455435 |        59.80% |
[07/19 00:46:05    168s] (I)      |     5 |  665468 |   403444 |        60.63% |
[07/19 00:46:05    168s] (I)      |     6 |  126936 |    86543 |        68.18% |
[07/19 00:46:05    168s] (I)      |     7 |   79808 |    42096 |        52.75% |
[07/19 00:46:05    168s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:05    168s] (I)      Finished Import and model ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 4.31 MB )
[07/19 00:46:05    168s] (I)      Reset routing kernel
[07/19 00:46:05    168s] (I)      numLocalWires=54666  numGlobalNetBranches=14134  numLocalNetBranches=13235
[07/19 00:46:05    168s] (I)      totalPins=115747  totalGlobalPin=75241 (65.00%)
[07/19 00:46:05    168s] (I)      total 2D Cap : 1439805 = (817435 H, 622370 V)
[07/19 00:46:05    168s] (I)      total 2D Demand : 15676 = (15676 H, 0 V)
[07/19 00:46:05    168s] (I)      init route region map
[07/19 00:46:05    168s] (I)      #blocked GCells = 6631
[07/19 00:46:05    168s] (I)      #regions = 205
[07/19 00:46:05    168s] (I)      init safety region map
[07/19 00:46:05    168s] (I)      #blocked GCells = 6631
[07/19 00:46:05    168s] (I)      #regions = 205
[07/19 00:46:05    168s] (I)      
[07/19 00:46:05    168s] (I)      ============  Phase 1a Route ============
[07/19 00:46:05    168s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 58
[07/19 00:46:05    168s] (I)      Usage: 114136 = (58973 H, 55163 V) = (7.21% H, 8.86% V) = (6.688e+05um H, 6.255e+05um V)
[07/19 00:46:05    168s] (I)      
[07/19 00:46:05    168s] (I)      ============  Phase 1b Route ============
[07/19 00:46:05    168s] (I)      Usage: 114136 = (58973 H, 55163 V) = (7.21% H, 8.86% V) = (6.688e+05um H, 6.255e+05um V)
[07/19 00:46:05    168s] (I)      eGR overflow: 0.00% H + 0.01% V
[07/19 00:46:05    168s] 
[07/19 00:46:05    168s] (I)      Updating congestion map
[07/19 00:46:05    168s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 00:46:05    168s] (I)      Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.29 sec, Curr Mem: 4.32 MB )
[07/19 00:46:05    168s] Finished Early Global Route rough congestion estimation: mem = 4680.8M
[07/19 00:46:05    168s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.537, REAL:0.307, MEM:4680.8M, EPOCH TIME: 1752878765.525109
[07/19 00:46:05    168s] earlyGlobalRoute rough estimation gcell size 3 row height
[07/19 00:46:05    168s] Unignore, current top cell is fpga_top.
[07/19 00:46:05    168s] OPERPROF:   Starting CDPad at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.526226
[07/19 00:46:05    168s] CDPadU 0.748 -> 0.748. R=0.601, N=34229, GS=11.340
[07/19 00:46:05    168s] OPERPROF:   Finished CDPad at level 2, CPU:0.187, REAL:0.063, MEM:4680.8M, EPOCH TIME: 1752878765.589384
[07/19 00:46:05    168s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.591344
[07/19 00:46:05    168s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878765.677195
[07/19 00:46:05    168s] OPERPROF:     Finished NP-Place at level 3, CPU:0.110, REAL:0.078, MEM:4776.8M, EPOCH TIME: 1752878765.755250
[07/19 00:46:05    169s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.345, REAL:0.197, MEM:4680.8M, EPOCH TIME: 1752878765.788425
[07/19 00:46:05    169s] Global placement CDP skipped at cutLevel 13.
[07/19 00:46:05    169s] Iteration 13: Total net bbox = 9.310e+05 (4.73e+05 4.58e+05)
[07/19 00:46:05    169s]               Est.  stn bbox = 1.288e+06 (6.49e+05 6.39e+05)
[07/19 00:46:05    169s]               cpu = 0:00:07.9 real = 0:00:02.0 mem = 4680.8M
[07/19 00:46:05    169s] Iteration 14: Total net bbox = 9.310e+05 (4.73e+05 4.58e+05)
[07/19 00:46:05    169s]               Est.  stn bbox = 1.288e+06 (6.49e+05 6.39e+05)
[07/19 00:46:05    169s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 4680.8M
[07/19 00:46:05    169s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.862874
[07/19 00:46:05    169s] Ignore, current top cell is fpga_top.
[07/19 00:46:05    169s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:46:05    169s] Unignore, current top cell is fpga_top.
[07/19 00:46:05    169s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.003, REAL:0.003, MEM:4680.8M, EPOCH TIME: 1752878765.866349
[07/19 00:46:05    169s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/19 00:46:05    169s] MH legal: No MH instances from GP
[07/19 00:46:05    169s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:46:05    169s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4680.8M, DRC: 0)
[07/19 00:46:05    169s] OPERPROF:   Starting NP-MAIN at level 2, MEM:4680.8M, EPOCH TIME: 1752878765.868057
[07/19 00:46:05    169s] OPERPROF:     Starting NP-Place at level 3, MEM:4776.8M, EPOCH TIME: 1752878765.944207
[07/19 00:46:05    169s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4885c4a0e0.
[07/19 00:46:06    173s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4885c4a0e0.
[07/19 00:46:06    173s] GP RA stats: MHOnly 0 nrInst 34229 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/19 00:46:07    177s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:5032.8M, EPOCH TIME: 1752878767.681954
[07/19 00:46:07    177s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.006, REAL:0.006, MEM:5032.8M, EPOCH TIME: 1752878767.687534
[07/19 00:46:07    177s] OPERPROF:     Finished NP-Place at level 3, CPU:8.479, REAL:1.746, MEM:4808.8M, EPOCH TIME: 1752878767.690453
[07/19 00:46:07    177s] OPERPROF:   Finished NP-MAIN at level 2, CPU:8.691, REAL:1.847, MEM:4680.8M, EPOCH TIME: 1752878767.714845
[07/19 00:46:07    177s] Iteration 15: Total net bbox = 9.798e+05 (4.93e+05 4.87e+05)
[07/19 00:46:07    177s]               Est.  stn bbox = 1.332e+06 (6.67e+05 6.66e+05)
[07/19 00:46:07    177s]               cpu = 0:00:08.7 real = 0:00:02.0 mem = 4680.8M
[07/19 00:46:07    177s] [adp] clock
[07/19 00:46:07    177s] [adp] weight, nr nets, wire length
[07/19 00:46:07    177s] [adp]      0        2  4459.379000
[07/19 00:46:07    177s] [adp] data
[07/19 00:46:07    177s] [adp] weight, nr nets, wire length
[07/19 00:46:07    177s] [adp]      0    34121  975345.561000
[07/19 00:46:07    177s] [adp] 0.000000|0.000000|0.000000
[07/19 00:46:07    177s] Iteration 16: Total net bbox = 9.798e+05 (4.93e+05 4.87e+05)
[07/19 00:46:07    177s]               Est.  stn bbox = 1.332e+06 (6.67e+05 6.66e+05)
[07/19 00:46:07    177s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 4680.8M
[07/19 00:46:07    177s] *** cost = 9.798e+05 (4.93e+05 4.87e+05) (cpu for global=0:01:40) real=0:00:35.0***
[07/19 00:46:07    177s] Placement multithread real runtime: 0:00:35.0 with 8 threads.
[07/19 00:46:07    177s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[07/19 00:46:07    177s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:111.519, REAL:39.634, MEM:4680.8M, EPOCH TIME: 1752878767.847913
[07/19 00:46:07    177s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4680.8M, EPOCH TIME: 1752878767.847999
[07/19 00:46:07    177s] Deleting eGR PG blockage cache
[07/19 00:46:07    177s] Disable eGR PG blockage caching
[07/19 00:46:07    177s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4680.8M, EPOCH TIME: 1752878767.848041
[07/19 00:46:07    177s] Ignore, current top cell is fpga_top.
[07/19 00:46:07    177s] Saved padding area to DB
[07/19 00:46:07    177s] Cell fpga_top LLGs are deleted
[07/19 00:46:07    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] # Resetting pin-track-align track data.
[07/19 00:46:07    177s] Solver runtime cpu: 0:00:51.2 real: 0:00:09.9
[07/19 00:46:07    177s] Core Placement runtime cpu: 0:00:55.2 real: 0:00:14.0
[07/19 00:46:07    177s] Begin: Reorder Scan Chains
[07/19 00:46:07    177s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 00:46:07    177s] Type 'man IMPSP-9025' for more detail.
[07/19 00:46:07    177s] End: Reorder Scan Chains
[07/19 00:46:07    177s] No floating exclusive groups are found. CDER will not be conducted
[07/19 00:46:07    177s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4680.8M, EPOCH TIME: 1752878767.864946
[07/19 00:46:07    177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4680.8M, EPOCH TIME: 1752878767.865047
[07/19 00:46:07    177s] Processing tracks to init pin-track alignment.
[07/19 00:46:07    177s] z: 1, totalTracks: 1
[07/19 00:46:07    177s] z: 3, totalTracks: 1
[07/19 00:46:07    177s] z: 5, totalTracks: 1
[07/19 00:46:07    177s] z: 7, totalTracks: 1
[07/19 00:46:07    177s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:46:07    177s] Cell fpga_top LLGs are deleted
[07/19 00:46:07    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] # Building fpga_top llgBox search-tree.
[07/19 00:46:07    177s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4680.8M, EPOCH TIME: 1752878767.877097
[07/19 00:46:07    177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:07    177s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:4680.8M, EPOCH TIME: 1752878767.877748
[07/19 00:46:07    177s] Max number of tech site patterns supported in site array is 256.
[07/19 00:46:07    177s] Core basic site is CoreSite
[07/19 00:46:07    177s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:46:07    177s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:46:07    177s] Fast DP-INIT is on for default
[07/19 00:46:07    177s] Keep-away cache is enable on metals: 1-7
[07/19 00:46:07    177s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:46:07    177s] Atter site array init, number of instance map data is 0.
[07/19 00:46:07    177s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.026, REAL:0.015, MEM:4680.8M, EPOCH TIME: 1752878767.892491
[07/19 00:46:07    177s] 
[07/19 00:46:07    177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:46:07    177s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:46:07    177s] OPERPROF:       Starting CMU at level 4, MEM:4680.8M, EPOCH TIME: 1752878767.895639
[07/19 00:46:07    177s] OPERPROF:       Finished CMU at level 4, CPU:0.004, REAL:0.002, MEM:4680.8M, EPOCH TIME: 1752878767.897475
[07/19 00:46:07    177s] 
[07/19 00:46:07    177s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:46:07    177s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.036, REAL:0.022, MEM:4680.8M, EPOCH TIME: 1752878767.899513
[07/19 00:46:07    177s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4680.8M, EPOCH TIME: 1752878767.899551
[07/19 00:46:07    177s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4680.8M, EPOCH TIME: 1752878767.899699
[07/19 00:46:07    177s] 
[07/19 00:46:07    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4680.8MB).
[07/19 00:46:07    177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.059, REAL:0.044, MEM:4680.8M, EPOCH TIME: 1752878767.908868
[07/19 00:46:07    177s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.059, REAL:0.044, MEM:4680.8M, EPOCH TIME: 1752878767.908907
[07/19 00:46:07    177s] TDRefine: refinePlace mode is spiral
[07/19 00:46:07    177s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 00:46:07    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.1
[07/19 00:46:07    177s] OPERPROF: Starting Refine-Place at level 1, MEM:4680.8M, EPOCH TIME: 1752878767.910504
[07/19 00:46:07    177s] *** Starting refinePlace (0:02:59 mem=4680.8M) ***
[07/19 00:46:07    177s] Total net bbox length = 9.798e+05 (4.931e+05 4.867e+05) (ext = 6.512e+04)
[07/19 00:46:07    177s] 
[07/19 00:46:07    177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:46:07    177s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:46:07    178s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 00:46:07    178s] Set min layer with default ( 2 )
[07/19 00:46:07    178s] Set max layer with parameter ( 7 )
[07/19 00:46:07    178s] Set min layer with default ( 2 )
[07/19 00:46:07    178s] Set max layer with parameter ( 7 )
[07/19 00:46:07    178s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4680.8M, EPOCH TIME: 1752878767.941836
[07/19 00:46:07    178s] Starting refinePlace ...
[07/19 00:46:07    178s] Set min layer with default ( 2 )
[07/19 00:46:07    178s] Set max layer with parameter ( 7 )
[07/19 00:46:07    178s] Set min layer with default ( 2 )
[07/19 00:46:07    178s] Set max layer with parameter ( 7 )
[07/19 00:46:07    178s] DDP initSite1 nrRow 291 nrJob 291
[07/19 00:46:07    178s] DDP markSite nrRow 291 nrJob 291
[07/19 00:46:07    178s] ** Cut row section cpu time 0:00:00.0.
[07/19 00:46:07    178s]  ** Cut row section real time 0:00:00.0.
[07/19 00:46:07    178s]    Spread Effort: high, standalone mode, useDDP on.
[07/19 00:46:08    178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=4648.8MB) @(0:02:59 - 0:03:00).
[07/19 00:46:08    178s] Move report: preRPlace moves 34228 insts, mean move: 0.44 um, max move: 7.99 um 
[07/19 00:46:08    178s] 	Max move on inst (grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/g6): (971.00, 1186.77) --> (968.36, 1181.42)
[07/19 00:46:08    178s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1, constraint:Fence
[07/19 00:46:08    178s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:4648.8M, EPOCH TIME: 1752878768.109402
[07/19 00:46:08    178s] Tweakage: fix icg 1, fix clk 0.
[07/19 00:46:08    178s] Tweakage: density cost 0, scale 0.4.
[07/19 00:46:08    178s] Tweakage: activity cost 0, scale 1.0.
[07/19 00:46:08    178s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:4776.8M, EPOCH TIME: 1752878768.141686
[07/19 00:46:08    178s] Cut to 3 partitions.
[07/19 00:46:08    178s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:4776.8M, EPOCH TIME: 1752878768.155659
[07/19 00:46:08    179s] Tweakage swap 5936 pairs.
[07/19 00:46:08    179s] Tweakage perm 1731 insts, flip 12658 insts.
[07/19 00:46:08    179s] Tweakage perm 1369 insts, flip 2080 insts.
[07/19 00:46:08    179s] Tweakage swap 1695 pairs.
[07/19 00:46:08    180s] Tweakage perm 348 insts, flip 946 insts.
[07/19 00:46:08    180s] Tweakage perm 70 insts, flip 87 insts.
[07/19 00:46:09    180s] Tweakage swap 1533 pairs.
[07/19 00:46:09    181s] Tweakage swap 262 pairs.
[07/19 00:46:09    181s] Tweakage perm 237 insts, flip 2420 insts.
[07/19 00:46:09    181s] Tweakage perm 49 insts, flip 155 insts.
[07/19 00:46:09    181s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:3.190, REAL:1.626, MEM:4776.8M, EPOCH TIME: 1752878769.781541
[07/19 00:46:09    181s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:3.209, REAL:1.645, MEM:4776.8M, EPOCH TIME: 1752878769.786890
[07/19 00:46:09    181s] Cleanup congestion map
[07/19 00:46:09    181s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:3.263, REAL:1.688, MEM:4680.8M, EPOCH TIME: 1752878769.797286
[07/19 00:46:09    181s] Move report: Congestion aware Tweak moves 13028 insts, mean move: 8.62 um, max move: 67.38 um 
[07/19 00:46:09    181s] 	Max move on inst (sb_1__1_/mux_left_track_17/sg13g2_inv_1_5_): (917.00, 939.50) --> (868.52, 958.40)
[07/19 00:46:09    181s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.3, real=0:00:01.0, mem=4680.8mb) @(0:03:00 - 0:03:03).
[07/19 00:46:09    181s] Cleanup congestion map
[07/19 00:46:09    181s] 
[07/19 00:46:09    181s]  === Spiral for Logical I: (movable: 33973) ===
[07/19 00:46:09    181s] 
[07/19 00:46:09    181s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 00:46:09    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f48de5a3e80.
[07/19 00:46:09    181s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s]  === Spiral for Logical I: (movable: 256) ===
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s]  Legalizing fenced HInst  with 8 physical insts
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s]  Info: 0 filler has been deleted!
[07/19 00:46:10    182s] Move report: legalization moves 186 insts, mean move: 13.56 um, max move: 175.32 um spiral
[07/19 00:46:10    182s] 	Max move on inst (grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg): (1395.08, 1188.98) --> (1396.52, 1362.86)
[07/19 00:46:10    182s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[07/19 00:46:10    182s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 00:46:10    182s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=4776.8MB) @(0:03:03 - 0:03:04).
[07/19 00:46:10    182s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 00:46:10    182s] Move report: Detail placement moves 34229 insts, mean move: 3.66 um, max move: 178.42 um 
[07/19 00:46:10    182s] 	Max move on inst (grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg): (1396.01, 1184.95) --> (1396.52, 1362.86)
[07/19 00:46:10    182s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 4776.8MB
[07/19 00:46:10    182s] Statistics of distance of Instance movement in refine placement:
[07/19 00:46:10    182s]   maximum (X+Y) =       178.42 um
[07/19 00:46:10    182s]   inst (grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg) with max move: (1396.01, 1184.95) -> (1396.52, 1362.86)
[07/19 00:46:10    182s]   mean    (X+Y) =         3.66 um
[07/19 00:46:10    182s] Summary Report:
[07/19 00:46:10    182s] Instances move: 34229 (out of 34229 movable)
[07/19 00:46:10    182s] Instances flipped: 0
[07/19 00:46:10    182s] Mean displacement: 3.66 um
[07/19 00:46:10    182s] Max displacement: 178.42 um (Instance: grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg) (1396.01, 1184.95) -> (1396.52, 1362.86)
[07/19 00:46:10    182s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[07/19 00:46:10    182s] 	Violation at original loc: Not-of-Fence Violation
[07/19 00:46:10    182s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 00:46:10    182s] Total instances moved : 34229
[07/19 00:46:10    182s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:4.760, REAL:2.184, MEM:4776.8M, EPOCH TIME: 1752878770.125784
[07/19 00:46:10    182s] Total net bbox length = 9.110e+05 (4.252e+05 4.858e+05) (ext = 6.591e+04)
[07/19 00:46:10    182s] Runtime: CPU: 0:00:04.8 REAL: 0:00:03.0 MEM: 4776.8MB
[07/19 00:46:10    182s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:03.0, mem=4776.8MB) @(0:02:59 - 0:03:04).
[07/19 00:46:10    182s] *** Finished refinePlace (0:03:04 mem=4776.8M) ***
[07/19 00:46:10    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.1
[07/19 00:46:10    182s] OPERPROF: Finished Refine-Place at level 1, CPU:4.804, REAL:2.228, MEM:4776.8M, EPOCH TIME: 1752878770.138794
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 178.42 um
RPlace-Summary:     Max move: inst grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg cell sg13g2_dfrbp_1 loc (1396.01, 1184.95) -> (1396.52, 1362.86)
RPlace-Summary:     Average move dist: 3.66
RPlace-Summary:     Number of inst moved: 34229
RPlace-Summary:     Number of movable inst: 34229
[07/19 00:46:10    182s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 00:46:10    182s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4776.8M, EPOCH TIME: 1752878770.140301
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34229).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] Cell fpga_top LLGs are deleted
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] # Resetting pin-track-align track data.
[07/19 00:46:10    182s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.039, REAL:0.020, MEM:4808.8M, EPOCH TIME: 1752878770.160540
[07/19 00:46:10    182s] *** End of Placement (cpu=0:01:57, real=0:00:43.0, mem=4808.8M) ***
[07/19 00:46:10    182s] Processing tracks to init pin-track alignment.
[07/19 00:46:10    182s] z: 1, totalTracks: 1
[07/19 00:46:10    182s] z: 3, totalTracks: 1
[07/19 00:46:10    182s] z: 5, totalTracks: 1
[07/19 00:46:10    182s] z: 7, totalTracks: 1
[07/19 00:46:10    182s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:46:10    182s] Cell fpga_top LLGs are deleted
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] # Building fpga_top llgBox search-tree.
[07/19 00:46:10    182s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4808.8M, EPOCH TIME: 1752878770.172850
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4808.8M, EPOCH TIME: 1752878770.173063
[07/19 00:46:10    182s] Max number of tech site patterns supported in site array is 256.
[07/19 00:46:10    182s] Core basic site is CoreSite
[07/19 00:46:10    182s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:46:10    182s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:46:10    182s] Fast DP-INIT is on for default
[07/19 00:46:10    182s] Keep-away cache is enable on metals: 1-7
[07/19 00:46:10    182s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:46:10    182s] Atter site array init, number of instance map data is 0.
[07/19 00:46:10    182s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.023, REAL:0.013, MEM:4808.8M, EPOCH TIME: 1752878770.185810
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:46:10    182s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:46:10    182s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.028, REAL:0.017, MEM:4808.8M, EPOCH TIME: 1752878770.190099
[07/19 00:46:10    182s] 
[07/19 00:46:10    182s] default core: bins with density > 0.750 =  1.73 % ( 14 / 810 )
[07/19 00:46:10    182s] Density distribution unevenness ratio = 9.355%
[07/19 00:46:10    182s] Density distribution unevenness ratio (U70) = 0.680%
[07/19 00:46:10    182s] Density distribution unevenness ratio (U80) = 0.000%
[07/19 00:46:10    182s] Density distribution unevenness ratio (U90) = 0.000%
[07/19 00:46:10    182s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4808.8M, EPOCH TIME: 1752878770.204898
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] Cell fpga_top LLGs are deleted
[07/19 00:46:10    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:10    182s] # Resetting pin-track-align track data.
[07/19 00:46:10    182s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.026, REAL:0.009, MEM:4808.8M, EPOCH TIME: 1752878770.213553
[07/19 00:46:10    182s] *** Free Virtual Timing Model ...(mem=4808.8M)
[07/19 00:46:10    183s] **INFO: Enable pre-place timing setting for timing analysis
[07/19 00:46:10    183s] Set Using Default Delay Limit as 101.
[07/19 00:46:10    183s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/19 00:46:10    183s] Set Default Net Delay as 0 ps.
[07/19 00:46:10    183s] Set Default Net Load as 0 pF. 
[07/19 00:46:10    183s] **INFO: Analyzing IO path groups for slack adjustment
[07/19 00:46:10    184s] Effort level <high> specified for reg2reg_tmp.1452085 path_group
[07/19 00:46:10    184s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:46:10    184s] #################################################################################
[07/19 00:46:10    184s] # Design Stage: PreRoute
[07/19 00:46:10    184s] # Design Name: fpga_top
[07/19 00:46:10    184s] # Design Mode: 130nm
[07/19 00:46:10    184s] # Analysis Mode: MMMC OCV 
[07/19 00:46:10    184s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:46:10    184s] # Signoff Settings: SI Off 
[07/19 00:46:10    184s] #################################################################################
[07/19 00:46:11    185s] Calculate early delays in OCV mode...
[07/19 00:46:11    185s] Calculate late delays in OCV mode...
[07/19 00:46:11    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 4789.1M, InitMEM = 4789.1M)
[07/19 00:46:11    185s] Start delay calculation (fullDC) (8 T). (MEM=3373.7)
[07/19 00:46:11    185s] End AAE Lib Interpolated Model. (MEM=3391.347656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:46:12    193s] Total number of fetched objects 42091
[07/19 00:46:12    193s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 00:46:12    193s] End delay calculation. (MEM=3476.07 CPU=0:00:07.2 REAL=0:00:01.0)
[07/19 00:46:12    193s] End delay calculation (fullDC). (MEM=3476.07 CPU=0:00:07.8 REAL=0:00:01.0)
[07/19 00:46:12    193s] *** CDM Built up (cpu=0:00:09.2  real=0:00:02.0  mem= 5025.8M) ***
[07/19 00:46:14    195s] **INFO: Disable pre-place timing setting for timing analysis
[07/19 00:46:14    195s] Set Using Default Delay Limit as 1000.
[07/19 00:46:14    195s] Set Default Net Delay as 1000 ps.
[07/19 00:46:14    195s] Set Default Net Load as 0.5 pF. 
[07/19 00:46:14    195s] Info: Disable timing driven in postCTS congRepair.
[07/19 00:46:14    195s] 
[07/19 00:46:14    195s] Starting congRepair ...
[07/19 00:46:14    195s] User Input Parameters:
[07/19 00:46:14    195s] - Congestion Driven    : On
[07/19 00:46:14    195s] - Timing Driven        : Off
[07/19 00:46:14    195s] - Area-Violation Based : On
[07/19 00:46:14    195s] - Start Rollback Level : -5
[07/19 00:46:14    195s] - Legalized            : On
[07/19 00:46:14    195s] - Window Based         : Off
[07/19 00:46:14    195s] - eDen incr mode       : Off
[07/19 00:46:14    195s] - Small incr mode      : Off
[07/19 00:46:14    195s] 
[07/19 00:46:14    195s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:5008.0M, EPOCH TIME: 1752878774.675666
[07/19 00:46:14    195s] Enable eGR PG blockage caching
[07/19 00:46:14    195s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:5008.0M, EPOCH TIME: 1752878774.675731
[07/19 00:46:14    195s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5008.0M, EPOCH TIME: 1752878774.677462
[07/19 00:46:14    195s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.014, REAL:0.014, MEM:5008.0M, EPOCH TIME: 1752878774.691232
[07/19 00:46:14    195s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5008.0M, EPOCH TIME: 1752878774.691287
[07/19 00:46:14    195s] Starting Early Global Route congestion estimation: mem = 5008.0M
[07/19 00:46:14    195s] (I)      Initializing eGR engine (regular)
[07/19 00:46:14    195s] Set min layer with default ( 2 )
[07/19 00:46:14    195s] Set max layer with parameter ( 7 )
[07/19 00:46:14    195s] (I)      clean place blk overflow:
[07/19 00:46:14    195s] (I)      H : enabled 1.00 0
[07/19 00:46:14    195s] (I)      V : enabled 1.00 0
[07/19 00:46:14    195s] (I)      Initializing eGR engine (regular)
[07/19 00:46:14    195s] Set min layer with default ( 2 )
[07/19 00:46:14    195s] Set max layer with parameter ( 7 )
[07/19 00:46:14    195s] (I)      clean place blk overflow:
[07/19 00:46:14    195s] (I)      H : enabled 1.00 0
[07/19 00:46:14    195s] (I)      V : enabled 1.00 0
[07/19 00:46:14    195s] (I)      Started Early Global Route kernel ( Curr Mem: 4.29 MB )
[07/19 00:46:14    195s] (I)      Running eGR Regular flow
[07/19 00:46:14    195s] (I)      # wire layers (front) : 8
[07/19 00:46:14    195s] (I)      # wire layers (back)  : 0
[07/19 00:46:14    195s] (I)      min wire layer : 1
[07/19 00:46:14    195s] (I)      max wire layer : 7
[07/19 00:46:14    195s] (I)      # cut layers (front) : 7
[07/19 00:46:14    195s] (I)      # cut layers (back)  : 0
[07/19 00:46:14    195s] (I)      min cut layer : 1
[07/19 00:46:14    195s] (I)      max cut layer : 6
[07/19 00:46:14    195s] (I)      ================================= Layers =================================
[07/19 00:46:14    195s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:14    195s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:46:14    195s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:14    195s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:46:14    195s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:46:14    195s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:46:14    195s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:46:14    195s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:46:14    195s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:46:14    195s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:46:14    195s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:46:14    195s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:14    195s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:46:14    195s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:46:14    195s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:46:14    195s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:46:14    195s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:46:14    195s] (I)      Started Import and model ( Curr Mem: 4.29 MB )
[07/19 00:46:14    196s] (I)      == Non-default Options ==
[07/19 00:46:14    196s] (I)      Maximum routing layer                              : 7
[07/19 00:46:14    196s] (I)      Top routing layer                                  : 7
[07/19 00:46:14    196s] (I)      Number of threads                                  : 8
[07/19 00:46:14    196s] (I)      Route tie net to shape                             : auto
[07/19 00:46:14    196s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 00:46:14    196s] (I)      Method to set GCell size                           : row
[07/19 00:46:14    196s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:46:14    196s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:46:14    196s] (I)      ============== Pin Summary ==============
[07/19 00:46:14    196s] (I)      +-------+--------+---------+------------+
[07/19 00:46:14    196s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:46:14    196s] (I)      +-------+--------+---------+------------+
[07/19 00:46:14    196s] (I)      |     1 | 115781 |   95.33 |        Pin |
[07/19 00:46:14    196s] (I)      |     2 |   5397 |    4.44 | Pin access |
[07/19 00:46:14    196s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/19 00:46:14    196s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:46:14    196s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:46:14    196s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:46:14    196s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 00:46:14    196s] (I)      +-------+--------+---------+------------+
[07/19 00:46:14    196s] (I)      Custom ignore net properties:
[07/19 00:46:14    196s] (I)      1 : NotLegal
[07/19 00:46:14    196s] (I)      Default ignore net properties:
[07/19 00:46:14    196s] (I)      1 : Special
[07/19 00:46:14    196s] (I)      2 : Analog
[07/19 00:46:14    196s] (I)      3 : Fixed
[07/19 00:46:14    196s] (I)      4 : Skipped
[07/19 00:46:14    196s] (I)      5 : MixedSignal
[07/19 00:46:14    196s] (I)      Prerouted net properties:
[07/19 00:46:14    196s] (I)      1 : NotLegal
[07/19 00:46:14    196s] (I)      2 : Special
[07/19 00:46:14    196s] (I)      3 : Analog
[07/19 00:46:14    196s] (I)      4 : Fixed
[07/19 00:46:14    196s] (I)      5 : Skipped
[07/19 00:46:14    196s] (I)      6 : MixedSignal
[07/19 00:46:14    196s] [NR-eGR] Early global route reroute all routable nets
[07/19 00:46:14    196s] (I)      Use row-based GCell size
[07/19 00:46:14    196s] (I)      Use row-based GCell align
[07/19 00:46:14    196s] (I)      layer 0 area = 90000
[07/19 00:46:14    196s] (I)      layer 1 area = 144000
[07/19 00:46:14    196s] (I)      layer 2 area = 144000
[07/19 00:46:14    196s] (I)      layer 3 area = 144000
[07/19 00:46:14    196s] (I)      layer 4 area = 144000
[07/19 00:46:14    196s] (I)      layer 5 area = 0
[07/19 00:46:14    196s] (I)      layer 6 area = 0
[07/19 00:46:14    196s] (I)      GCell unit size   : 3780
[07/19 00:46:14    196s] (I)      GCell multiplier  : 1
[07/19 00:46:14    196s] (I)      GCell row height  : 3780
[07/19 00:46:14    196s] (I)      Actual row height : 3780
[07/19 00:46:14    196s] (I)      GCell align ref   : 425480 425420
[07/19 00:46:14    196s] [NR-eGR] Track table information for default rule: 
[07/19 00:46:14    196s] [NR-eGR] Metal1 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] Metal2 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] Metal3 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] Metal4 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] Metal5 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 00:46:14    196s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 00:46:14    196s] (I)      ================ Default via =================
[07/19 00:46:14    196s] (I)      +---+-------------------+--------------------+
[07/19 00:46:14    196s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:46:14    196s] (I)      +---+-------------------+--------------------+
[07/19 00:46:14    196s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:46:14    196s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:46:14    196s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:46:14    196s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:46:14    196s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:46:14    196s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:46:14    196s] (I)      +---+-------------------+--------------------+
[07/19 00:46:14    196s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:46:14    196s] [NR-eGR] Read 29884 PG shapes
[07/19 00:46:14    196s] [NR-eGR] Read 0 clock shapes
[07/19 00:46:14    196s] [NR-eGR] Read 0 other shapes
[07/19 00:46:14    196s] [NR-eGR] #Routing Blockages  : 0
[07/19 00:46:14    196s] [NR-eGR] #Bump Blockages     : 0
[07/19 00:46:14    196s] [NR-eGR] #Instance Blockages : 26000
[07/19 00:46:14    196s] [NR-eGR] #PG Blockages       : 29884
[07/19 00:46:14    196s] [NR-eGR] #Halo Blockages     : 0
[07/19 00:46:14    196s] [NR-eGR] #Boundary Blockages : 0
[07/19 00:46:14    196s] [NR-eGR] #Clock Blockages    : 0
[07/19 00:46:14    196s] [NR-eGR] #Other Blockages    : 0
[07/19 00:46:14    196s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:46:14    196s] [NR-eGR] #prerouted nets         : 0
[07/19 00:46:14    196s] [NR-eGR] #prerouted special nets : 0
[07/19 00:46:14    196s] [NR-eGR] #prerouted wires        : 0
[07/19 00:46:14    196s] [NR-eGR] Read 34123 nets ( ignored 0 )
[07/19 00:46:14    196s] (I)        Front-side 34123 ( ignored 0 )
[07/19 00:46:14    196s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:46:14    196s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:46:14    196s] (I)      handle routing halo
[07/19 00:46:14    196s] (I)      Reading macro buffers
[07/19 00:46:14    196s] (I)      Number of macro buffers: 0
[07/19 00:46:14    196s] (I)      early_global_route_priority property id does not exist.
[07/19 00:46:14    196s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:46:14    196s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:46:14    196s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:46:14    196s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:46:14    196s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:46:14    196s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:46:14    196s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:46:14    196s] (I)      Number of ignored nets                =      0
[07/19 00:46:14    196s] (I)      Number of connected nets              =      0
[07/19 00:46:14    196s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:46:14    196s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:46:14    196s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:46:14    196s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:46:14    196s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:46:14    196s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:46:14    196s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:46:14    196s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 00:46:14    196s] (I)      Ndr track 0 does not exist
[07/19 00:46:14    196s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:46:14    196s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:46:14    196s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:46:14    196s] (I)      Site width          :   480  (dbu)
[07/19 00:46:14    196s] (I)      Row height          :  3780  (dbu)
[07/19 00:46:14    196s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:46:14    196s] (I)      GCell width         :  3780  (dbu)
[07/19 00:46:14    196s] (I)      GCell height        :  3780  (dbu)
[07/19 00:46:14    196s] (I)      Grid                :   491   516     7
[07/19 00:46:14    196s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:46:14    196s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:46:14    196s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/19 00:46:14    196s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 00:46:14    196s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:46:14    196s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:46:14    196s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:46:14    196s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:46:14    196s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:46:14    196s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 00:46:14    196s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:46:14    196s] (I)      --------------------------------------------------------
[07/19 00:46:14    196s] 
[07/19 00:46:14    196s] [NR-eGR] ============ Routing rule table ============
[07/19 00:46:14    196s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[07/19 00:46:14    196s] [NR-eGR] ========================================
[07/19 00:46:14    196s] [NR-eGR] 
[07/19 00:46:14    196s] (I)      ==== NDR : (Default) ====
[07/19 00:46:14    196s] (I)      +--------------+--------+
[07/19 00:46:14    196s] (I)      |           ID |      0 |
[07/19 00:46:14    196s] (I)      |      Default |    yes |
[07/19 00:46:14    196s] (I)      |  Clk Special |     no |
[07/19 00:46:14    196s] (I)      | Hard spacing |     no |
[07/19 00:46:14    196s] (I)      |    NDR track | (none) |
[07/19 00:46:14    196s] (I)      |      NDR via | (none) |
[07/19 00:46:14    196s] (I)      |  Extra space |      0 |
[07/19 00:46:14    196s] (I)      |      Shields |      0 |
[07/19 00:46:14    196s] (I)      |   Demand (H) |      1 |
[07/19 00:46:14    196s] (I)      |   Demand (V) |      1 |
[07/19 00:46:14    196s] (I)      |        #Nets |  34059 |
[07/19 00:46:14    196s] (I)      +--------------+--------+
[07/19 00:46:14    196s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:14    196s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:46:14    196s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:14    196s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:46:14    196s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:46:14    196s] (I)      =============== Blocked Tracks ===============
[07/19 00:46:14    196s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:14    196s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:46:14    196s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:14    196s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:46:14    196s] (I)      |     2 | 2280204 |   979310 |        42.95% |
[07/19 00:46:14    196s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 00:46:14    196s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 00:46:14    196s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 00:46:14    196s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 00:46:14    196s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 00:46:14    196s] (I)      +-------+---------+----------+---------------+
[07/19 00:46:14    196s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 4.34 MB )
[07/19 00:46:14    196s] (I)      Reset routing kernel
[07/19 00:46:14    196s] (I)      Started Global Routing ( Curr Mem: 4.34 MB )
[07/19 00:46:14    196s] (I)      totalPins=115747  totalGlobalPin=114122 (98.60%)
[07/19 00:46:14    196s] (I)      ================== Net Group Info ===================
[07/19 00:46:14    196s] (I)      +----+----------------+--------------+--------------+
[07/19 00:46:14    196s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 00:46:14    196s] (I)      +----+----------------+--------------+--------------+
[07/19 00:46:14    196s] (I)      |  1 |          34059 |    Metal2(2) | TopMetal2(7) |
[07/19 00:46:14    196s] (I)      +----+----------------+--------------+--------------+
[07/19 00:46:15    196s] (I)      total 2D Cap : 4337861 = (2476611 H, 1861250 V)
[07/19 00:46:15    196s] (I)      total 2D Demand : 1618 = (1618 H, 0 V)
[07/19 00:46:15    196s] (I)      init route region map
[07/19 00:46:15    196s] (I)      #blocked GCells = 73967
[07/19 00:46:15    196s] (I)      #regions = 1041
[07/19 00:46:15    196s] (I)      init safety region map
[07/19 00:46:15    196s] (I)      #blocked GCells = 73967
[07/19 00:46:15    196s] (I)      #regions = 1041
[07/19 00:46:15    196s] (I)      Adjusted 0 GCells for pin access
[07/19 00:46:15    196s] [NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[07/19 00:46:15    196s] (I)      
[07/19 00:46:15    196s] (I)      ============  Phase 1a Route ============
[07/19 00:46:15    196s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 60
[07/19 00:46:15    196s] (I)      Usage: 341891 = (167457 H, 174434 V) = (6.76% H, 9.37% V) = (6.330e+05um H, 6.594e+05um V)
[07/19 00:46:15    196s] (I)      
[07/19 00:46:15    196s] (I)      ============  Phase 1b Route ============
[07/19 00:46:15    196s] (I)      Usage: 341923 = (167487 H, 174436 V) = (6.76% H, 9.37% V) = (6.331e+05um H, 6.594e+05um V)
[07/19 00:46:15    196s] (I)      Overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.292469e+06um
[07/19 00:46:15    196s] (I)      Congestion metric : 0.00%H 0.26%V, 0.26%HV
[07/19 00:46:15    196s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 00:46:15    196s] (I)      
[07/19 00:46:15    196s] (I)      ============  Phase 1c Route ============
[07/19 00:46:15    196s] (I)      Level2 Grid: 99 x 104
[07/19 00:46:15    196s] (I)      Usage: 341935 = (167499 H, 174436 V) = (6.76% H, 9.37% V) = (6.331e+05um H, 6.594e+05um V)
[07/19 00:46:15    196s] (I)      
[07/19 00:46:15    196s] (I)      ============  Phase 1d Route ============
[07/19 00:46:15    197s] (I)      Usage: 341947 = (167510 H, 174437 V) = (6.76% H, 9.37% V) = (6.332e+05um H, 6.594e+05um V)
[07/19 00:46:15    197s] (I)      
[07/19 00:46:15    197s] (I)      ============  Phase 1e Route ============
[07/19 00:46:15    197s] (I)      Usage: 341947 = (167510 H, 174437 V) = (6.76% H, 9.37% V) = (6.332e+05um H, 6.594e+05um V)
[07/19 00:46:15    197s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.292560e+06um
[07/19 00:46:15    197s] (I)      
[07/19 00:46:15    197s] (I)      ============  Phase 1l Route ============
[07/19 00:46:15    197s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 00:46:15    197s] (I)      Layer  2:    1332814    179494         1      832788     1442772    (36.60%) 
[07/19 00:46:15    197s] (I)      Layer  3:     877105    153672        52     1018726      972586    (51.16%) 
[07/19 00:46:15    197s] (I)      Layer  4:    1018568     37981         0     1152315     1123245    (50.64%) 
[07/19 00:46:15    197s] (I)      Layer  5:     876485     23418        48     1019056      972255    (51.18%) 
[07/19 00:46:15    197s] (I)      Layer  6:     139005        11         7      177265      114118    (60.84%) 
[07/19 00:46:15    197s] (I)      Layer  7:     117786         6         0      125627      113330    (52.57%) 
[07/19 00:46:15    197s] (I)      Total:       4361763    394582       108     4325775     4738305    (47.72%) 
[07/19 00:46:15    197s] (I)      
[07/19 00:46:15    197s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 00:46:15    197s] [NR-eGR]                        OverCon           OverCon            
[07/19 00:46:15    197s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/19 00:46:15    197s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[07/19 00:46:15    197s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:46:15    197s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:46:15    197s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:46:15    197s] [NR-eGR]  Metal3 ( 3)        52( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/19 00:46:15    197s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:46:15    197s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/19 00:46:15    197s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[07/19 00:46:15    197s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:46:15    197s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:46:15    197s] [NR-eGR]        Total       101( 0.01%)         2( 0.00%)   ( 0.01%) 
[07/19 00:46:15    197s] [NR-eGR] 
[07/19 00:46:15    197s] (I)      Finished Global Routing ( CPU: 1.72 sec, Real: 0.56 sec, Curr Mem: 4.36 MB )
[07/19 00:46:15    197s] (I)      Updating congestion map
[07/19 00:46:15    197s] (I)      total 2D Cap : 4368771 = (2493639 H, 1875132 V)
[07/19 00:46:15    197s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/19 00:46:15    197s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.02 sec, Real: 0.86 sec, Curr Mem: 4.35 MB )
[07/19 00:46:15    197s] Early Global Route congestion estimation runtime: 0.87 seconds, mem = 5008.0M
[07/19 00:46:15    197s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.029, REAL:0.869, MEM:5008.0M, EPOCH TIME: 1752878775.560544
[07/19 00:46:15    197s] OPERPROF: Starting HotSpotCal at level 1, MEM:5008.0M, EPOCH TIME: 1752878775.560588
[07/19 00:46:15    197s] [hotspot] +------------+---------------+---------------+
[07/19 00:46:15    197s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 00:46:15    197s] [hotspot] +------------+---------------+---------------+
[07/19 00:46:15    197s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 00:46:15    197s] [hotspot] +------------+---------------+---------------+
[07/19 00:46:15    197s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 00:46:15    197s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 00:46:15    197s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.007, MEM:5040.0M, EPOCH TIME: 1752878775.567363
[07/19 00:46:15    197s] Skipped repairing congestion.
[07/19 00:46:15    197s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5040.0M, EPOCH TIME: 1752878775.567477
[07/19 00:46:15    197s] Starting Early Global Route wiring: mem = 5040.0M
[07/19 00:46:15    197s] (I)      Running track assignment and export wires
[07/19 00:46:15    197s] (I)      Delete wires for 34059 nets 
[07/19 00:46:15    197s] (I)      ============= Track Assignment ============
[07/19 00:46:15    197s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.38 MB )
[07/19 00:46:15    197s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 00:46:15    197s] (I)      Run Multi-thread track assignment
[07/19 00:46:15    198s] (I)      Finished Track Assignment (8T) ( CPU: 0.58 sec, Real: 0.10 sec, Curr Mem: 4.46 MB )
[07/19 00:46:15    198s] (I)      Started Export ( Curr Mem: 4.46 MB )
[07/19 00:46:15    198s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 00:46:15    198s] [NR-eGR] Total eGR-routed clock nets wire length: 52759um, number of vias: 18290
[07/19 00:46:15    198s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:46:15    198s] [NR-eGR]                    Length (um)    Vias 
[07/19 00:46:15    198s] [NR-eGR] ---------------------------------------
[07/19 00:46:15    198s] [NR-eGR]  Metal1     (1V)             0  110144 
[07/19 00:46:15    198s] [NR-eGR]  Metal2     (2H)        519109  178719 
[07/19 00:46:15    198s] [NR-eGR]  Metal3     (3V)        589675    7802 
[07/19 00:46:15    198s] [NR-eGR]  Metal4     (4H)        140230    3226 
[07/19 00:46:15    198s] [NR-eGR]  Metal5     (5V)         89147      20 
[07/19 00:46:15    198s] [NR-eGR]  TopMetal1  (6H)            10       2 
[07/19 00:46:15    198s] [NR-eGR]  TopMetal2  (7V)            25       0 
[07/19 00:46:15    198s] [NR-eGR] ---------------------------------------
[07/19 00:46:15    198s] [NR-eGR]             Total      1338196  299913 
[07/19 00:46:15    198s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:46:15    198s] [NR-eGR] Total half perimeter of net bounding box: 911162um
[07/19 00:46:15    198s] [NR-eGR] Total length: 1338196um, number of vias: 299913
[07/19 00:46:15    198s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:46:15    198s] (I)      == Layer wire length by net rule ==
[07/19 00:46:15    198s] (I)                           Default 
[07/19 00:46:15    198s] (I)      -----------------------------
[07/19 00:46:15    198s] (I)       Metal1     (1V)         0um 
[07/19 00:46:15    198s] (I)       Metal2     (2H)    519109um 
[07/19 00:46:15    198s] (I)       Metal3     (3V)    589675um 
[07/19 00:46:15    198s] (I)       Metal4     (4H)    140230um 
[07/19 00:46:15    198s] (I)       Metal5     (5V)     89147um 
[07/19 00:46:15    198s] (I)       TopMetal1  (6H)        10um 
[07/19 00:46:15    198s] (I)       TopMetal2  (7V)        25um 
[07/19 00:46:15    198s] (I)      -----------------------------
[07/19 00:46:15    198s] (I)                  Total  1338196um 
[07/19 00:46:15    198s] (I)      == Layer via count by net rule ==
[07/19 00:46:15    198s] (I)                         Default 
[07/19 00:46:15    198s] (I)      ---------------------------
[07/19 00:46:15    198s] (I)       Metal1     (1V)    110144 
[07/19 00:46:15    198s] (I)       Metal2     (2H)    178719 
[07/19 00:46:15    198s] (I)       Metal3     (3V)      7802 
[07/19 00:46:15    198s] (I)       Metal4     (4H)      3226 
[07/19 00:46:15    198s] (I)       Metal5     (5V)        20 
[07/19 00:46:15    198s] (I)       TopMetal1  (6H)         2 
[07/19 00:46:15    198s] (I)       TopMetal2  (7V)         0 
[07/19 00:46:15    198s] (I)      ---------------------------
[07/19 00:46:15    198s] (I)                  Total   299913 
[07/19 00:46:15    198s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.12 sec, Curr Mem: 4.46 MB )
[07/19 00:46:15    198s] eee: RC Grid memory freed = 201348 (47 X 51 X 7 X 12b)
[07/19 00:46:15    198s] (I)      Global routing data unavailable, rerun eGR
[07/19 00:46:15    198s] (I)      Initializing eGR engine (regular)
[07/19 00:46:15    198s] Set min layer with default ( 2 )
[07/19 00:46:15    198s] Set max layer with parameter ( 7 )
[07/19 00:46:15    198s] (I)      clean place blk overflow:
[07/19 00:46:15    198s] (I)      H : enabled 1.00 0
[07/19 00:46:15    198s] (I)      V : enabled 1.00 0
[07/19 00:46:15    198s] Early Global Route wiring runtime: 0.24 seconds, mem = 5040.0M
[07/19 00:46:15    198s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.867, REAL:0.245, MEM:5040.0M, EPOCH TIME: 1752878775.812039
[07/19 00:46:15    198s] Tdgp not enabled or already been cleared! skip clearing
[07/19 00:46:15    198s] End of congRepair (cpu=0:00:02.9, real=0:00:01.0)
[07/19 00:46:15    198s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:5040.0M, EPOCH TIME: 1752878775.813540
[07/19 00:46:15    198s] Deleting eGR PG blockage cache
[07/19 00:46:15    198s] Disable eGR PG blockage caching
[07/19 00:46:15    198s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:5040.0M, EPOCH TIME: 1752878775.813669
[07/19 00:46:15    198s] *** Finishing placeDesign default flow ***
[07/19 00:46:15    198s] **placeDesign ... cpu = 0: 2:38, real = 0: 1: 2, mem = 5040.0M **
[07/19 00:46:15    198s] Tdgp not enabled or already been cleared! skip clearing
[07/19 00:46:15    198s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[07/19 00:46:15    198s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[07/19 00:46:15    198s] 
[07/19 00:46:15    198s] *** Summary of all messages that are not suppressed in this session:
[07/19 00:46:15    198s] Severity  ID               Count  Summary                                  
[07/19 00:46:15    198s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[07/19 00:46:15    198s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[07/19 00:46:15    198s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[07/19 00:46:15    198s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 00:46:15    198s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[07/19 00:46:15    198s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[07/19 00:46:15    198s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[07/19 00:46:15    198s] *** Message Summary: 28 warning(s), 0 error(s)
[07/19 00:46:15    198s] 
[07/19 00:46:15    198s] *** placeDesign #1 [finish] () : cpu/real = 0:02:37.8/0:01:02.3 (2.5), totSession cpu/real = 0:03:19.9/0:03:38.5 (0.9), mem = 5040.0M
[07/19 00:46:15    198s] 
[07/19 00:46:15    198s] =============================================================================================
[07/19 00:46:15    198s]  Final TAT Report : placeDesign #1                                              23.14-s088_1
[07/19 00:46:15    198s] =============================================================================================
[07/19 00:46:15    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:46:15    198s] ---------------------------------------------------------------------------------------------
[07/19 00:46:15    198s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:46:15    198s] [ RefinePlace            ]      1   0:00:02.2  (   3.6 % )     0:00:02.2 /  0:00:04.8    2.2
[07/19 00:46:15    198s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[07/19 00:46:15    198s] [ FullDelayCalc          ]      9   0:00:21.6  (  34.7 % )     0:00:21.6 /  0:00:48.4    2.2
[07/19 00:46:15    198s] [ TimingUpdate           ]     12   0:00:07.5  (  12.1 % )     0:00:07.5 /  0:00:24.2    3.2
[07/19 00:46:15    198s] [ MISC                   ]          0:00:30.9  (  49.6 % )     0:00:30.9 /  0:01:20.3    2.6
[07/19 00:46:15    198s] ---------------------------------------------------------------------------------------------
[07/19 00:46:15    198s]  placeDesign #1 TOTAL               0:01:02.3  ( 100.0 % )     0:01:02.3 /  0:02:37.8    2.5
[07/19 00:46:15    198s] ---------------------------------------------------------------------------------------------
[07/19 00:46:34    199s] <CMD> timeDesign -preCTS
[07/19 00:46:34    199s] AAE DB initialization (MEM=3210.910156 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/19 00:46:34    199s] #optDebug: fT-S <1 1 0 0 0>
[07/19 00:46:34    199s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:03:20.9/0:03:57.5 (0.8), mem = 4334.5M
[07/19 00:46:34    199s] Info: 8 threads available for lower-level modules during optimization.
[07/19 00:46:35    200s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[07/19 00:46:35    200s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4334.5M, EPOCH TIME: 1752878795.003093
[07/19 00:46:35    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    200s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4334.5M, EPOCH TIME: 1752878795.003159
[07/19 00:46:35    200s] Start to check current routing status for nets...
[07/19 00:46:35    200s] All nets are already routed correctly.
[07/19 00:46:35    200s] End to check current routing status for nets (mem=4334.5M)
[07/19 00:46:35    200s] Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
[07/19 00:46:35    200s] PreRoute RC Extraction called for design fpga_top.
[07/19 00:46:35    200s] RC Extraction called in multi-corner(2) mode.
[07/19 00:46:35    200s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 00:46:35    200s] Type 'man IMPEXT-6197' for more detail.
[07/19 00:46:35    200s] RCMode: PreRoute
[07/19 00:46:35    200s]       RC Corner Indexes            0       1   
[07/19 00:46:35    200s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 00:46:35    200s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 00:46:35    200s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 00:46:35    200s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 00:46:35    200s] Shrink Factor                : 1.00000
[07/19 00:46:35    200s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 00:46:35    200s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 00:46:35    200s] Updating RC Grid density data for preRoute extraction ...
[07/19 00:46:35    200s] eee: pegSigSF=1.070000
[07/19 00:46:35    200s] Initializing multi-corner resistance tables ...
[07/19 00:46:35    200s] eee: Grid unit RC data computation started
[07/19 00:46:35    200s] eee: Grid unit RC data computation completed
[07/19 00:46:35    200s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 00:46:35    200s] eee: l=2 avDens=0.142032 usedTrk=13955.972601 availTrk=98259.395587 sigTrk=13955.972601
[07/19 00:46:35    200s] eee: l=3 avDens=0.145225 usedTrk=17688.598565 availTrk=121801.394591 sigTrk=17688.598565
[07/19 00:46:35    200s] eee: l=4 avDens=0.041557 usedTrk=5601.021196 availTrk=134778.783277 sigTrk=5601.021196
[07/19 00:46:35    200s] eee: l=5 avDens=0.045420 usedTrk=4448.587041 availTrk=97944.345085 sigTrk=4448.587041
[07/19 00:46:35    200s] eee: l=6 avDens=0.181654 usedTrk=2065.304794 availTrk=11369.472984 sigTrk=2065.304794
[07/19 00:46:35    200s] eee: l=7 avDens=0.133945 usedTrk=2028.719148 availTrk=15145.957903 sigTrk=2028.719148
[07/19 00:46:35    200s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:46:35    200s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 00:46:35    200s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.291275 uaWl=1.000000 uaWlH=0.171400 aWlH=0.000000 lMod=0 pMax=0.827500 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 00:46:35    200s] eee: uC 0.000151 of RC Grid (0 4 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 4 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 5 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 5 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000166 of RC Grid (0 7 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 7 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 8 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 8 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 11 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 11 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000159 of RC Grid (0 12 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 12 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 14 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 14 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000150 of RC Grid (0 15 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 15 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (0 17 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 17 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (0 18 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 18 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (0 20 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 20 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (0 21 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 21 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000149 of RC Grid (0 23 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 23 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 24 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 24 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000157 of RC Grid (0 26 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 26 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 27 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 27 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 30 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 30 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000173 of RC Grid (0 31 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 31 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 33 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 33 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000152 of RC Grid (0 34 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 34 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (0 36 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 36 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (0 37 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 37 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (0 39 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 39 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (0 40 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 40 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (0 42 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 42 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 43 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 43 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000153 of RC Grid (0 45 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 45 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (0 46 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (0 46 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000152 of RC Grid (1 4 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 4 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 5 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 5 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000168 of RC Grid (1 7 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 7 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 8 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 8 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 11 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 11 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000161 of RC Grid (1 12 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 12 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 14 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 14 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000151 of RC Grid (1 15 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 15 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (1 17 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 17 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (1 18 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 18 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (1 20 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 20 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (1 21 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 21 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000150 of RC Grid (1 23 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 23 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (1 24 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 24 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000158 of RC Grid (1 26 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 26 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 27 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 27 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 30 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 30 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000175 of RC Grid (1 31 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 31 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 33 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 33 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000153 of RC Grid (1 34 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 34 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (1 36 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 36 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (1 37 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 37 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (1 39 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 39 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (1 40 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 40 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000149 of RC Grid (1 42 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 42 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (1 43 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 43 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000154 of RC Grid (1 45 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 45 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (1 46 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (1 46 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000153 of RC Grid (2 4 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 4 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 5 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 5 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000171 of RC Grid (2 7 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 7 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (2 8 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 8 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (2 11 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 11 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000163 of RC Grid (2 12 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 12 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 14 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 14 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000152 of RC Grid (2 15 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 15 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (2 17 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 17 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (2 18 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 18 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (2 20 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 20 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (2 21 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 21 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000151 of RC Grid (2 23 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 23 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 24 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 24 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000160 of RC Grid (2 26 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 26 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (2 27 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 27 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (2 30 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 30 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000179 of RC Grid (2 31 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 31 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 33 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 33 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000154 of RC Grid (2 34 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 34 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 36 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 36 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000149 of RC Grid (2 37 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 37 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (2 39 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 39 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (2 40 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 40 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000150 of RC Grid (2 42 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 42 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 43 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 43 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000155 of RC Grid (2 45 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 45 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (2 46 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (2 46 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000150 of RC Grid (3 4 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 4 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (3 5 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 5 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000163 of RC Grid (3 7 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 7 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000144 of RC Grid (3 8 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 8 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000144 of RC Grid (3 11 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 11 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000157 of RC Grid (3 12 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 12 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (3 14 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 14 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000149 of RC Grid (3 15 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 15 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (3 17 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 17 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000147 of RC Grid (3 18 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 18 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (3 20 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 20 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000146 of RC Grid (3 21 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 21 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000148 of RC Grid (3 23 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 23 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000145 of RC Grid (3 24 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 24 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000155 of RC Grid (3 26 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 26 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: uC 0.000144 of RC Grid (3 27 6) is <  min uC 0.000257 of layer.
[07/19 00:46:35    200s] eee: uR 0.000042 of RC Grid (3 27 6) is > max uR 0.000014 of layer.
[07/19 00:46:35    200s] eee: NetCapCache creation started. (Current Mem: 4334.453M) 
[07/19 00:46:35    200s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 4334.453M) 
[07/19 00:46:35    200s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 00:46:35    200s] eee: Metal Layers Info:
[07/19 00:46:35    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:46:35    200s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 00:46:35    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:46:35    200s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/19 00:46:35    200s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:46:35    200s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:46:35    200s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:46:35    200s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:46:35    200s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/19 00:46:35    200s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/19 00:46:35    200s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:46:35    200s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 00:46:35    200s] eee: +-----------------------NDR Info-----------------------+
[07/19 00:46:35    200s] eee: NDR Count = 0, Fake NDR = 0
[07/19 00:46:35    200s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4334.453M)
[07/19 00:46:35    200s] Effort level <high> specified for reg2reg path_group
[07/19 00:46:35    201s] Cell fpga_top LLGs are deleted
[07/19 00:46:35    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4334.5M, EPOCH TIME: 1752878795.661275
[07/19 00:46:35    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4334.5M, EPOCH TIME: 1752878795.661514
[07/19 00:46:35    201s] Max number of tech site patterns supported in site array is 256.
[07/19 00:46:35    201s] Core basic site is CoreSite
[07/19 00:46:35    201s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:46:35    201s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:46:35    201s] Fast DP-INIT is on for default
[07/19 00:46:35    201s] Atter site array init, number of instance map data is 0.
[07/19 00:46:35    201s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.011, MEM:4334.5M, EPOCH TIME: 1752878795.673012
[07/19 00:46:35    201s] 
[07/19 00:46:35    201s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:46:35    201s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:46:35    201s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.016, MEM:4334.5M, EPOCH TIME: 1752878795.677277
[07/19 00:46:35    201s] 
[07/19 00:46:35    201s] Cell fpga_top LLGs are deleted
[07/19 00:46:35    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:46:35    201s] Starting delay calculation for Setup views
[07/19 00:46:35    201s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:46:35    201s] #################################################################################
[07/19 00:46:35    201s] # Design Stage: PreRoute
[07/19 00:46:35    201s] # Design Name: fpga_top
[07/19 00:46:35    201s] # Design Mode: 130nm
[07/19 00:46:35    201s] # Analysis Mode: MMMC OCV 
[07/19 00:46:35    201s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:46:35    201s] # Signoff Settings: SI Off 
[07/19 00:46:35    201s] #################################################################################
[07/19 00:46:36    202s] Calculate early delays in OCV mode...
[07/19 00:46:36    202s] Calculate late delays in OCV mode...
[07/19 00:46:36    202s] Topological Sorting (REAL = 0:00:00.0, MEM = 4332.5M, InitMEM = 4332.5M)
[07/19 00:46:36    202s] Start delay calculation (fullDC) (8 T). (MEM=3304.15)
[07/19 00:46:36    203s] Start AAE Lib Loading. (MEM=3321.792969)
[07/19 00:46:36    203s] End AAE Lib Loading. (MEM=3324.050781 CPU=0:00:00.0 Real=0:00:00.0)
[07/19 00:46:36    203s] End AAE Lib Interpolated Model. (MEM=3324.050781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:46:38    214s] Total number of fetched objects 42091
[07/19 00:46:38    214s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 00:46:38    214s] End delay calculation. (MEM=3463.11 CPU=0:00:10.9 REAL=0:00:02.0)
[07/19 00:46:38    215s] End delay calculation (fullDC). (MEM=3457.86 CPU=0:00:12.1 REAL=0:00:02.0)
[07/19 00:46:38    215s] *** CDM Built up (cpu=0:00:13.6  real=0:00:03.0  mem= 5319.9M) ***
[07/19 00:46:38    217s] *** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:03.0 totSessionCpu=0:03:38 mem=5263.9M)
[07/19 00:46:45    218s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.288   |    240 (240)     |
|   max_tran     |     10 (10)      |   -0.095   |     10 (10)      |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.615%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/19 00:46:45    218s] Reported timing to dir ./timingReports
[07/19 00:46:45    218s] Total CPU time: 18.74 sec
[07/19 00:46:45    218s] Total Real time: 11.0 sec
[07/19 00:46:45    218s] Total Memory Usage: 5295.914062 Mbytes
[07/19 00:46:45    218s] Info: pop threads available for lower-level modules during optimization.
[07/19 00:46:45    218s] *** timeDesign #1 [finish] () : cpu/real = 0:00:18.7/0:00:10.5 (1.8), totSession cpu/real = 0:03:39.6/0:04:08.0 (0.9), mem = 5295.9M
[07/19 00:46:45    218s] 
[07/19 00:46:45    218s] =============================================================================================
[07/19 00:46:45    218s]  Final TAT Report : timeDesign #1                                               23.14-s088_1
[07/19 00:46:45    218s] =============================================================================================
[07/19 00:46:45    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:46:45    218s] ---------------------------------------------------------------------------------------------
[07/19 00:46:45    218s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:46:45    218s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.4 % )     0:00:09.7 /  0:00:17.2    1.8
[07/19 00:46:45    218s] [ DrvReport              ]      1   0:00:06.2  (  58.9 % )     0:00:06.2 /  0:00:00.8    0.1
[07/19 00:46:45    218s] [ ExtractRC              ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:46:45    218s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.8 % )     0:00:03.3 /  0:00:16.1    4.9
[07/19 00:46:45    218s] [ FullDelayCalc          ]      1   0:00:02.6  (  24.7 % )     0:00:02.6 /  0:00:13.6    5.2
[07/19 00:46:45    218s] [ TimingUpdate           ]      1   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:02.3    4.7
[07/19 00:46:45    218s] [ TimingReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    2.0
[07/19 00:46:45    218s] [ GenerateReports        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 00:46:45    218s] [ MISC                   ]          0:00:00.6  (   5.6 % )     0:00:00.6 /  0:00:01.2    2.1
[07/19 00:46:45    218s] ---------------------------------------------------------------------------------------------
[07/19 00:46:45    218s]  timeDesign #1 TOTAL                0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:18.7    1.8
[07/19 00:46:45    218s] ---------------------------------------------------------------------------------------------
[07/19 00:46:45    218s] <CMD> setOptMode -opt_fix_fanout_load true
[07/19 00:47:02    219s] <CMD> optDesign -preCTS
[07/19 00:47:02    219s] Executing: place_opt_design -opt
[07/19 00:47:03    219s] #% Begin place_opt_design (date=07/19 00:47:02, mem=3348.2M)
[07/19 00:47:03    219s] **INFO: User settings:
[07/19 00:47:03    219s] setDesignMode -process                              130
[07/19 00:47:03    219s] setExtractRCMode -coupling_c_th                     0.4
[07/19 00:47:03    219s] setExtractRCMode -engine                            preRoute
[07/19 00:47:03    219s] setExtractRCMode -relative_c_th                     1
[07/19 00:47:03    219s] setExtractRCMode -total_c_th                        0
[07/19 00:47:03    219s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[07/19 00:47:03    219s] setUsefulSkewMode -opt_skew_no_boundary             false
[07/19 00:47:03    219s] setDelayCalMode -enable_high_fanout                 true
[07/19 00:47:03    219s] setDelayCalMode -enable_ideal_seq_async_pins        false
[07/19 00:47:03    219s] setDelayCalMode -eng_enablePrePlacedFlow            false
[07/19 00:47:03    219s] setDelayCalMode -engine                             aae
[07/19 00:47:03    219s] setDelayCalMode -ignoreNetLoad                      false
[07/19 00:47:03    219s] setDelayCalMode -socv_accuracy_mode                 low
[07/19 00:47:03    219s] setOptMode -opt_fix_fanout_load                     true
[07/19 00:47:03    219s] setPlaceMode -maxRouteLayer                         7
[07/19 00:47:03    219s] setPlaceMode -place_design_floorplan_mode           false
[07/19 00:47:03    219s] setPlaceMode -place_detail_check_route              false
[07/19 00:47:03    219s] setPlaceMode -place_detail_preserve_routing         true
[07/19 00:47:03    219s] setPlaceMode -place_detail_remove_affected_routing  false
[07/19 00:47:03    219s] setPlaceMode -place_detail_swap_eeq_cells           false
[07/19 00:47:03    219s] setPlaceMode -place_global_clock_gate_aware         true
[07/19 00:47:03    219s] setPlaceMode -place_global_cong_effort              auto
[07/19 00:47:03    219s] setPlaceMode -place_global_ignore_scan              true
[07/19 00:47:03    219s] setPlaceMode -place_global_ignore_spare             false
[07/19 00:47:03    219s] setPlaceMode -place_global_module_aware_spare       false
[07/19 00:47:03    219s] setPlaceMode -place_global_place_io_pins            false
[07/19 00:47:03    219s] setPlaceMode -place_global_reorder_scan             true
[07/19 00:47:03    219s] setPlaceMode -powerDriven                           false
[07/19 00:47:03    219s] setPlaceMode -timingDriven                          true
[07/19 00:47:03    219s] setAnalysisMode -analysisType                       onChipVariation
[07/19 00:47:03    219s] setAnalysisMode -checkType                          setup
[07/19 00:47:03    219s] setAnalysisMode -clkSrcPath                         true
[07/19 00:47:03    219s] setAnalysisMode -clockGatingCheck                   true
[07/19 00:47:03    219s] setAnalysisMode -clockPropagation                   forcedIdeal
[07/19 00:47:03    219s] setAnalysisMode -cppr                               both
[07/19 00:47:03    219s] setAnalysisMode -enableMultipleDriveNet             true
[07/19 00:47:03    219s] setAnalysisMode -log                                true
[07/19 00:47:03    219s] setAnalysisMode -sequentialConstProp                false
[07/19 00:47:03    219s] setAnalysisMode -timeBorrowing                      true
[07/19 00:47:03    219s] setAnalysisMode -timingSelfLoopsNoSkew              false
[07/19 00:47:03    219s] setAnalysisMode -usefulSkew                         false
[07/19 00:47:03    219s] setAnalysisMode -useOutputPinCap                    true
[07/19 00:47:03    219s] setAnalysisMode -virtualIPO                         false
[07/19 00:47:03    219s] setAnalysisMode -warn                               true
[07/19 00:47:03    219s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[07/19 00:47:03    219s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:40.4/0:04:25.7 (0.8), mem = 5295.9M
[07/19 00:47:03    219s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/19 00:47:03    219s] *** Starting GigaPlace ***
[07/19 00:47:03    219s] -earlyGlobalBlockTracks {}                # string, default="", private
[07/19 00:47:03    219s] -earlyGlobalCapacityScreen {}             # string, default="", private
[07/19 00:47:03    219s] There is no track adjustment
[07/19 00:47:03    219s] Starting place_opt_design V2 flow
[07/19 00:47:03    219s] #optDebug: fT-E <X 2 3 1 0>
[07/19 00:47:03    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:5295.9M, EPOCH TIME: 1752878823.061019
[07/19 00:47:03    219s] Processing tracks to init pin-track alignment.
[07/19 00:47:03    219s] z: 1, totalTracks: 1
[07/19 00:47:03    219s] z: 3, totalTracks: 1
[07/19 00:47:03    219s] z: 5, totalTracks: 1
[07/19 00:47:03    219s] z: 7, totalTracks: 1
[07/19 00:47:03    219s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:03    219s] Cell fpga_top LLGs are deleted
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] # Building fpga_top llgBox search-tree.
[07/19 00:47:03    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5292.7M, EPOCH TIME: 1752878823.074400
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5292.7M, EPOCH TIME: 1752878823.075888
[07/19 00:47:03    219s] Max number of tech site patterns supported in site array is 256.
[07/19 00:47:03    219s] Core basic site is CoreSite
[07/19 00:47:03    219s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:47:03    219s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/19 00:47:03    219s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 00:47:03    219s] SiteArray: use 3,354,624 bytes
[07/19 00:47:03    219s] SiteArray: current memory after site array memory allocation 5295.9M
[07/19 00:47:03    219s] SiteArray: FP blocked sites are writable
[07/19 00:47:03    219s] Keep-away cache is enable on metals: 1-7
[07/19 00:47:03    219s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:47:03    219s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:5295.9M, EPOCH TIME: 1752878823.088715
[07/19 00:47:03    219s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 00:47:03    219s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.015, REAL:0.007, MEM:5295.9M, EPOCH TIME: 1752878823.095666
[07/19 00:47:03    219s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 00:47:03    219s] Atter site array init, number of instance map data is 0.
[07/19 00:47:03    219s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.040, REAL:0.021, MEM:5295.9M, EPOCH TIME: 1752878823.097332
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:03    219s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:03    219s] OPERPROF:     Starting CMU at level 3, MEM:5295.9M, EPOCH TIME: 1752878823.100591
[07/19 00:47:03    219s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.002, MEM:5295.9M, EPOCH TIME: 1752878823.102341
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:03    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.030, MEM:5295.9M, EPOCH TIME: 1752878823.104364
[07/19 00:47:03    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5295.9M, EPOCH TIME: 1752878823.104403
[07/19 00:47:03    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5295.9M, EPOCH TIME: 1752878823.104569
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5295.9MB).
[07/19 00:47:03    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.076, REAL:0.053, MEM:5295.9M, EPOCH TIME: 1752878823.114235
[07/19 00:47:03    219s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:5295.9M, EPOCH TIME: 1752878823.114263
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] Cell fpga_top LLGs are deleted
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] # Resetting pin-track-align track data.
[07/19 00:47:03    219s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.058, REAL:0.020, MEM:5295.9M, EPOCH TIME: 1752878823.133836
[07/19 00:47:03    219s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:40.5/0:04:25.7 (0.8), mem = 5295.9M
[07/19 00:47:03    219s] VSMManager cleared!
[07/19 00:47:03    219s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:40.5/0:04:25.7 (0.8), mem = 5295.9M
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] =============================================================================================
[07/19 00:47:03    219s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[07/19 00:47:03    219s] =============================================================================================
[07/19 00:47:03    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:03    219s] ---------------------------------------------------------------------------------------------
[07/19 00:47:03    219s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:03    219s] ---------------------------------------------------------------------------------------------
[07/19 00:47:03    219s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:03    219s] ---------------------------------------------------------------------------------------------
[07/19 00:47:03    219s] Enable CTE adjustment.
[07/19 00:47:03    219s] Enable Layer aware incrSKP.
[07/19 00:47:03    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3351.2M, totSessionCpu=0:03:41 **
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Active Setup views: WORST_CASE 
[07/19 00:47:03    219s] Info: 8 threads available for lower-level modules during optimization.
[07/19 00:47:03    219s] GigaOpt running with 8 threads.
[07/19 00:47:03    219s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:40.6/0:04:25.8 (0.8), mem = 5295.9M
[07/19 00:47:03    219s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/19 00:47:03    219s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 00:47:03    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:5295.9M, EPOCH TIME: 1752878823.185176
[07/19 00:47:03    219s] Processing tracks to init pin-track alignment.
[07/19 00:47:03    219s] z: 1, totalTracks: 1
[07/19 00:47:03    219s] z: 3, totalTracks: 1
[07/19 00:47:03    219s] z: 5, totalTracks: 1
[07/19 00:47:03    219s] z: 7, totalTracks: 1
[07/19 00:47:03    219s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:03    219s] Cell fpga_top LLGs are deleted
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] # Building fpga_top llgBox search-tree.
[07/19 00:47:03    219s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5295.9M, EPOCH TIME: 1752878823.198171
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5295.9M, EPOCH TIME: 1752878823.198845
[07/19 00:47:03    219s] Max number of tech site patterns supported in site array is 256.
[07/19 00:47:03    219s] Core basic site is CoreSite
[07/19 00:47:03    219s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:47:03    219s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:47:03    219s] Fast DP-INIT is on for default
[07/19 00:47:03    219s] Keep-away cache is enable on metals: 1-7
[07/19 00:47:03    219s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:47:03    219s] Atter site array init, number of instance map data is 0.
[07/19 00:47:03    219s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.022, REAL:0.012, MEM:5295.9M, EPOCH TIME: 1752878823.210913
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:03    219s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:03    219s] OPERPROF:     Starting CMU at level 3, MEM:5295.9M, EPOCH TIME: 1752878823.214012
[07/19 00:47:03    219s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5295.9M, EPOCH TIME: 1752878823.215248
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:03    219s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.019, MEM:5295.9M, EPOCH TIME: 1752878823.217296
[07/19 00:47:03    219s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5295.9M, EPOCH TIME: 1752878823.217334
[07/19 00:47:03    219s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5295.9M, EPOCH TIME: 1752878823.217467
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5295.9MB).
[07/19 00:47:03    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.053, REAL:0.042, MEM:5295.9M, EPOCH TIME: 1752878823.227130
[07/19 00:47:03    219s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5295.9M, EPOCH TIME: 1752878823.227313
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:03    219s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.058, REAL:0.019, MEM:5295.9M, EPOCH TIME: 1752878823.245911
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] Creating Lib Analyzer ...
[07/19 00:47:03    219s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:03    219s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:03    219s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:03    219s] 
[07/19 00:47:03    219s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:03    219s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:41 mem=5295.9M
[07/19 00:47:03    219s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:41 mem=5295.9M
[07/19 00:47:03    219s] Creating Lib Analyzer, finished. 
[07/19 00:47:03    219s] #optDebug: fT-S <1 2 3 1 0>
[07/19 00:47:03    219s] Info: IPO magic value 0x80DDBEEF.
[07/19 00:47:03    219s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS2314/bin/innovus_'.
[07/19 00:47:03    219s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS2314/bin/innovus_')
[07/19 00:47:03    219s]       SynthesisEngine workers will not check out additional licenses.
[07/19 00:47:14    220s] **INFO: Using Advanced Metric Collection system.
[07/19 00:47:15    220s] **optDesign ... cpu = 0:00:01, real = 0:00:12, mem = 3361.7M, totSessionCpu=0:03:42 **
[07/19 00:47:15    220s] #optDebug: { P: 130 W: 2195 FE: standard PE: none LDR: 1}
[07/19 00:47:15    220s] *** optDesign -preCTS ***
[07/19 00:47:15    220s] DRC Margin: user margin 0.0; extra margin 0.2
[07/19 00:47:15    220s] Setup Target Slack: user slack 0; extra slack 0.0
[07/19 00:47:15    220s] Hold Target Slack: user slack 0
[07/19 00:47:15    220s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5295.9M, EPOCH TIME: 1752878835.341380
[07/19 00:47:15    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:15    220s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:15    220s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.012, MEM:5295.9M, EPOCH TIME: 1752878835.353026
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] Multi-VT timing optimization disabled based on library information.
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Deleting Cell Server Begin ...
[07/19 00:47:15    220s] Deleting Lib Analyzer.
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Deleting Cell Server End ...
[07/19 00:47:15    220s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 00:47:15    220s] Summary for sequential cells identification: 
[07/19 00:47:15    220s]   Identified SBFF number: 3
[07/19 00:47:15    220s]   Identified MBFF number: 0
[07/19 00:47:15    220s]   Identified SB Latch number: 5
[07/19 00:47:15    220s]   Identified MB Latch number: 0
[07/19 00:47:15    220s]   Not identified SBFF number: 0
[07/19 00:47:15    220s]   Not identified MBFF number: 0
[07/19 00:47:15    220s]   Not identified SB Latch number: 0
[07/19 00:47:15    220s]   Not identified MB Latch number: 0
[07/19 00:47:15    220s]   Number of sequential cells which are not FFs: 2
[07/19 00:47:15    220s]  Visiting view : WORST_CASE
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 00:47:15    220s]  Visiting view : Best_CASE
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 00:47:15    220s] TLC MultiMap info (StdDelay):
[07/19 00:47:15    220s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 00:47:15    220s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 00:47:15    220s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 00:47:15    220s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 00:47:15    220s]  Setting StdDelay to: 25.6ps
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Deleting Cell Server Begin ...
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Deleting Cell Server End ...
[07/19 00:47:15    220s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:5295.9M, EPOCH TIME: 1752878835.380015
[07/19 00:47:15    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] Cell fpga_top LLGs are deleted
[07/19 00:47:15    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:15    220s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:5295.9M, EPOCH TIME: 1752878835.380133
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] Creating Lib Analyzer ...
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 00:47:15    220s] Summary for sequential cells identification: 
[07/19 00:47:15    220s]   Identified SBFF number: 3
[07/19 00:47:15    220s]   Identified MBFF number: 0
[07/19 00:47:15    220s]   Identified SB Latch number: 5
[07/19 00:47:15    220s]   Identified MB Latch number: 0
[07/19 00:47:15    220s]   Not identified SBFF number: 0
[07/19 00:47:15    220s]   Not identified MBFF number: 0
[07/19 00:47:15    220s]   Not identified SB Latch number: 0
[07/19 00:47:15    220s]   Not identified MB Latch number: 0
[07/19 00:47:15    220s]   Number of sequential cells which are not FFs: 2
[07/19 00:47:15    220s]  Visiting view : WORST_CASE
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 00:47:15    220s]  Visiting view : Best_CASE
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 00:47:15    220s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 00:47:15    220s] TLC MultiMap info (StdDelay):
[07/19 00:47:15    220s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 00:47:15    220s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 00:47:15    220s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 00:47:15    220s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 00:47:15    220s]  Setting StdDelay to: 25.6ps
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 00:47:15    220s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:15    220s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:15    220s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:15    220s] 
[07/19 00:47:15    220s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:15    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=5295.9M
[07/19 00:47:15    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=5295.9M
[07/19 00:47:15    221s] Creating Lib Analyzer, finished. 
[07/19 00:47:15    221s] ### Creating TopoMgr, started
[07/19 00:47:15    221s] ### Creating TopoMgr, finished
[07/19 00:47:15    221s] #optDebug: Start CG creation (mem=5295.9M)
[07/19 00:47:15    221s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] ToF 969.8460um
[07/19 00:47:15    221s] (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgPrt (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgEgp (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgPbk (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgNrb(cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgObs (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgCon (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s]  ...processing cgPdm (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5295.9M)
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:15    221s] {MMLU 0 0 39771}
[07/19 00:47:15    221s] [oiLAM] Zs 7, 8
[07/19 00:47:15    221s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=5295.9M
[07/19 00:47:15    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=5295.9M
[07/19 00:47:15    221s] Running pre-eGR process
[07/19 00:47:15    221s] [NR-eGR] Started Early Global Route ( Curr Mem: 4.78 MB )
[07/19 00:47:15    221s] (I)      Initializing eGR engine (regular)
[07/19 00:47:15    221s] Set min layer with default ( 2 )
[07/19 00:47:15    221s] Set max layer with default ( 127 )
[07/19 00:47:15    221s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:15    221s] Min route layer (adjusted) = 2
[07/19 00:47:15    221s] Max route layer (adjusted) = 7
[07/19 00:47:15    221s] (I)      clean place blk overflow:
[07/19 00:47:15    221s] (I)      H : enabled 1.00 0
[07/19 00:47:15    221s] (I)      V : enabled 1.00 0
[07/19 00:47:15    221s] (I)      Initializing eGR engine (regular)
[07/19 00:47:15    221s] Set min layer with default ( 2 )
[07/19 00:47:15    221s] Set max layer with default ( 127 )
[07/19 00:47:15    221s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:15    221s] Min route layer (adjusted) = 2
[07/19 00:47:15    221s] Max route layer (adjusted) = 7
[07/19 00:47:15    221s] (I)      clean place blk overflow:
[07/19 00:47:15    221s] (I)      H : enabled 1.00 0
[07/19 00:47:15    221s] (I)      V : enabled 1.00 0
[07/19 00:47:15    221s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.78 MB )
[07/19 00:47:15    221s] (I)      Running eGR Regular flow
[07/19 00:47:15    221s] (I)      # wire layers (front) : 8
[07/19 00:47:15    221s] (I)      # wire layers (back)  : 0
[07/19 00:47:15    221s] (I)      min wire layer : 1
[07/19 00:47:15    221s] (I)      max wire layer : 7
[07/19 00:47:15    221s] (I)      # cut layers (front) : 7
[07/19 00:47:15    221s] (I)      # cut layers (back)  : 0
[07/19 00:47:15    221s] (I)      min cut layer : 1
[07/19 00:47:15    221s] (I)      max cut layer : 6
[07/19 00:47:15    221s] (I)      ================================= Layers =================================
[07/19 00:47:15    221s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:15    221s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:47:15    221s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:15    221s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:47:15    221s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:15    221s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:15    221s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:15    221s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:15    221s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:47:15    221s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:47:15    221s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:47:15    221s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:15    221s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:47:15    221s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:47:15    221s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:47:15    221s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:47:15    221s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:15    221s] (I)      Started Import and model ( Curr Mem: 4.78 MB )
[07/19 00:47:15    221s] (I)      Number of ignored instance 0
[07/19 00:47:15    221s] (I)      Number of inbound cells 84
[07/19 00:47:15    221s] (I)      Number of opened ILM blockages 0
[07/19 00:47:15    221s] (I)      Number of instances temporarily fixed by detailed placement 76
[07/19 00:47:15    221s] (I)      numMoveCells=34229, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[07/19 00:47:15    221s] (I)      cell height: 3780, count: 34229
[07/19 00:47:16    221s] (I)      Number of nets = 34123 ( 5648 ignored )
[07/19 00:47:16    221s] (I)      Identified Clock instances: Flop 5397, Clock buffer/inverter 0, Gate 0, Logic 2
[07/19 00:47:16    221s] (I)      == Non-default Options ==
[07/19 00:47:16    221s] (I)      Maximum routing layer                              : 7
[07/19 00:47:16    221s] (I)      Top routing layer                                  : 7
[07/19 00:47:16    221s] (I)      Buffering-aware routing                            : true
[07/19 00:47:16    221s] (I)      Spread congestion away from blockages              : true
[07/19 00:47:16    221s] (I)      Number of threads                                  : 8
[07/19 00:47:16    221s] (I)      Overflow penalty cost                              : 10
[07/19 00:47:16    221s] (I)      Punch through distance                             : 6000.960000
[07/19 00:47:16    221s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 00:47:16    221s] (I)      Route tie net to shape                             : auto
[07/19 00:47:16    221s] (I)      Method to set GCell size                           : row
[07/19 00:47:16    221s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:47:16    221s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:47:16    221s] (I)      ============== Pin Summary ==============
[07/19 00:47:16    221s] (I)      +-------+--------+---------+------------+
[07/19 00:47:16    221s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:47:16    221s] (I)      +-------+--------+---------+------------+
[07/19 00:47:16    221s] (I)      |     1 | 115781 |   95.33 |        Pin |
[07/19 00:47:16    221s] (I)      |     2 |   5397 |    4.44 | Pin access |
[07/19 00:47:16    221s] (I)      |     3 |    199 |    0.16 | Pin access |
[07/19 00:47:16    221s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:47:16    221s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:47:16    221s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:47:16    221s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 00:47:16    221s] (I)      +-------+--------+---------+------------+
[07/19 00:47:16    221s] (I)      Custom ignore net properties:
[07/19 00:47:16    221s] (I)      1 : NotLegal
[07/19 00:47:16    221s] (I)      Default ignore net properties:
[07/19 00:47:16    221s] (I)      1 : Special
[07/19 00:47:16    221s] (I)      2 : Analog
[07/19 00:47:16    221s] (I)      3 : Fixed
[07/19 00:47:16    221s] (I)      4 : Skipped
[07/19 00:47:16    221s] (I)      5 : MixedSignal
[07/19 00:47:16    221s] (I)      Prerouted net properties:
[07/19 00:47:16    221s] (I)      1 : NotLegal
[07/19 00:47:16    221s] (I)      2 : Special
[07/19 00:47:16    221s] (I)      3 : Analog
[07/19 00:47:16    221s] (I)      4 : Fixed
[07/19 00:47:16    221s] (I)      5 : Skipped
[07/19 00:47:16    221s] (I)      6 : MixedSignal
[07/19 00:47:16    221s] [NR-eGR] Early global route reroute all routable nets
[07/19 00:47:16    221s] (I)      Use row-based GCell size
[07/19 00:47:16    221s] (I)      Use row-based GCell align
[07/19 00:47:16    221s] (I)      layer 0 area = 90000
[07/19 00:47:16    221s] (I)      layer 1 area = 144000
[07/19 00:47:16    221s] (I)      layer 2 area = 144000
[07/19 00:47:16    221s] (I)      layer 3 area = 144000
[07/19 00:47:16    221s] (I)      layer 4 area = 144000
[07/19 00:47:16    221s] (I)      layer 5 area = 0
[07/19 00:47:16    221s] (I)      layer 6 area = 0
[07/19 00:47:16    221s] (I)      GCell unit size   : 3780
[07/19 00:47:16    221s] (I)      GCell multiplier  : 1
[07/19 00:47:16    221s] (I)      GCell row height  : 3780
[07/19 00:47:16    221s] (I)      Actual row height : 3780
[07/19 00:47:16    221s] (I)      GCell align ref   : 425480 425420
[07/19 00:47:16    221s] [NR-eGR] Track table information for default rule: 
[07/19 00:47:16    221s] [NR-eGR] Metal1 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] Metal2 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] Metal3 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] Metal4 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] Metal5 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 00:47:16    221s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 00:47:16    221s] (I)      ================ Default via =================
[07/19 00:47:16    221s] (I)      +---+-------------------+--------------------+
[07/19 00:47:16    221s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:47:16    221s] (I)      +---+-------------------+--------------------+
[07/19 00:47:16    221s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:47:16    221s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:47:16    221s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:47:16    221s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:47:16    221s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:47:16    221s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:47:16    221s] (I)      +---+-------------------+--------------------+
[07/19 00:47:16    221s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:47:16    221s] [NR-eGR] Read 29884 PG shapes
[07/19 00:47:16    221s] [NR-eGR] Read 0 clock shapes
[07/19 00:47:16    221s] [NR-eGR] Read 0 other shapes
[07/19 00:47:16    221s] [NR-eGR] #Routing Blockages  : 0
[07/19 00:47:16    221s] [NR-eGR] #Bump Blockages     : 0
[07/19 00:47:16    221s] [NR-eGR] #Instance Blockages : 26000
[07/19 00:47:16    221s] [NR-eGR] #PG Blockages       : 29884
[07/19 00:47:16    221s] [NR-eGR] #Halo Blockages     : 0
[07/19 00:47:16    221s] [NR-eGR] #Boundary Blockages : 0
[07/19 00:47:16    221s] [NR-eGR] #Clock Blockages    : 0
[07/19 00:47:16    221s] [NR-eGR] #Other Blockages    : 0
[07/19 00:47:16    221s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:47:16    221s] [NR-eGR] #prerouted nets         : 0
[07/19 00:47:16    221s] [NR-eGR] #prerouted special nets : 0
[07/19 00:47:16    221s] [NR-eGR] #prerouted wires        : 0
[07/19 00:47:16    221s] [NR-eGR] Read 34123 nets ( ignored 0 )
[07/19 00:47:16    221s] (I)        Front-side 34123 ( ignored 0 )
[07/19 00:47:16    221s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:47:16    221s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 00:47:16    221s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 00:47:16    221s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 00:47:16    221s] (I)      handle routing halo
[07/19 00:47:16    221s] (I)      Reading macro buffers
[07/19 00:47:16    221s] (I)      Number of macro buffers: 0
[07/19 00:47:16    221s] (I)      early_global_route_priority property id does not exist.
[07/19 00:47:16    221s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:47:16    221s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:47:16    221s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:47:16    221s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:47:16    221s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:47:16    221s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:47:16    221s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:47:16    221s] (I)      Number of ignored nets                =      0
[07/19 00:47:16    221s] (I)      Number of connected nets              =      0
[07/19 00:47:16    221s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:47:16    221s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:47:16    221s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:47:16    221s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:47:16    221s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:47:16    221s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:47:16    221s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:47:16    221s] (I)      Constructing bin map
[07/19 00:47:16    221s] (I)      Initialize bin information with width=7560 height=7560
[07/19 00:47:16    221s] (I)      Done constructing bin map
[07/19 00:47:16    221s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 00:47:16    221s] (I)      Ndr track 0 does not exist
[07/19 00:47:16    221s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:47:16    221s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:47:16    221s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:47:16    221s] (I)      Site width          :   480  (dbu)
[07/19 00:47:16    221s] (I)      Row height          :  3780  (dbu)
[07/19 00:47:16    221s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:47:16    221s] (I)      GCell width         :  3780  (dbu)
[07/19 00:47:16    221s] (I)      GCell height        :  3780  (dbu)
[07/19 00:47:16    221s] (I)      Grid                :   491   516     7
[07/19 00:47:16    221s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:47:16    221s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:47:16    221s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/19 00:47:16    221s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 00:47:16    221s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:47:16    221s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:47:16    221s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:47:16    221s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:47:16    221s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:47:16    221s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 00:47:16    221s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:47:16    221s] (I)      --------------------------------------------------------
[07/19 00:47:16    221s] 
[07/19 00:47:16    221s] [NR-eGR] ============ Routing rule table ============
[07/19 00:47:16    221s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 34059
[07/19 00:47:16    221s] [NR-eGR] ========================================
[07/19 00:47:16    221s] [NR-eGR] 
[07/19 00:47:16    221s] (I)      ==== NDR : (Default) ====
[07/19 00:47:16    221s] (I)      +--------------+--------+
[07/19 00:47:16    221s] (I)      |           ID |      0 |
[07/19 00:47:16    221s] (I)      |      Default |    yes |
[07/19 00:47:16    221s] (I)      |  Clk Special |     no |
[07/19 00:47:16    221s] (I)      | Hard spacing |     no |
[07/19 00:47:16    221s] (I)      |    NDR track | (none) |
[07/19 00:47:16    221s] (I)      |      NDR via | (none) |
[07/19 00:47:16    221s] (I)      |  Extra space |      0 |
[07/19 00:47:16    221s] (I)      |      Shields |      0 |
[07/19 00:47:16    221s] (I)      |   Demand (H) |      1 |
[07/19 00:47:16    221s] (I)      |   Demand (V) |      1 |
[07/19 00:47:16    221s] (I)      |        #Nets |  34059 |
[07/19 00:47:16    221s] (I)      +--------------+--------+
[07/19 00:47:16    221s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:16    221s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:47:16    221s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:16    221s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:47:16    221s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:16    221s] (I)      =============== Blocked Tracks ===============
[07/19 00:47:16    221s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:16    221s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:47:16    221s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:16    221s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:47:16    221s] (I)      |     2 | 2280204 |   979310 |        42.95% |
[07/19 00:47:16    221s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 00:47:16    221s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 00:47:16    221s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 00:47:16    221s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 00:47:16    221s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 00:47:16    221s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:16    221s] (I)      Finished Import and model ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 4.86 MB )
[07/19 00:47:16    221s] (I)      Delete wires for 34059 nets (async)
[07/19 00:47:16    221s] (I)      Reset routing kernel
[07/19 00:47:16    221s] (I)      Started Global Routing ( Curr Mem: 4.86 MB )
[07/19 00:47:16    221s] (I)      totalPins=115747  totalGlobalPin=114122 (98.60%)
[07/19 00:47:16    221s] (I)      ================== Net Group Info ===================
[07/19 00:47:16    221s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:16    221s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 00:47:16    221s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:16    221s] (I)      |  1 |          34059 |    Metal2(2) | TopMetal2(7) |
[07/19 00:47:16    221s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:16    221s] (I)      total 2D Cap : 4337861 = (2476611 H, 1861250 V)
[07/19 00:47:16    221s] (I)      total 2D Demand : 1618 = (1618 H, 0 V)
[07/19 00:47:16    221s] (I)      init route region map
[07/19 00:47:16    221s] (I)      #blocked GCells = 73967
[07/19 00:47:16    221s] (I)      #regions = 1041
[07/19 00:47:16    221s] (I)      init safety region map
[07/19 00:47:16    221s] (I)      #blocked GCells = 73967
[07/19 00:47:16    221s] (I)      #regions = 1041
[07/19 00:47:16    221s] (I)      Adjusted 0 GCells for pin access
[07/19 00:47:16    221s] (I)      #blocked areas for congestion spreading : 288
[07/19 00:47:16    221s] [NR-eGR] Layer group 1: route 34059 net(s) in layer range [2, 7]
[07/19 00:47:16    221s] (I)      
[07/19 00:47:16    221s] (I)      ============  Phase 1a Route ============
[07/19 00:47:16    222s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 60
[07/19 00:47:16    222s] (I)      Usage: 347724 = (169228 H, 178496 V) = (6.83% H, 9.59% V) = (6.397e+05um H, 6.747e+05um V)
[07/19 00:47:16    222s] (I)      
[07/19 00:47:16    222s] (I)      ============  Phase 1b Route ============
[07/19 00:47:16    222s] (I)      Usage: 347773 = (169275 H, 178498 V) = (6.83% H, 9.59% V) = (6.399e+05um H, 6.747e+05um V)
[07/19 00:47:16    222s] (I)      Overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.314582e+06um
[07/19 00:47:16    222s] (I)      Congestion metric : 0.00%H 0.26%V, 0.26%HV
[07/19 00:47:16    222s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 00:47:16    222s] (I)      
[07/19 00:47:16    222s] (I)      ============  Phase 1c Route ============
[07/19 00:47:16    222s] (I)      Level2 Grid: 99 x 104
[07/19 00:47:16    222s] (I)      Usage: 347785 = (169287 H, 178498 V) = (6.84% H, 9.59% V) = (6.399e+05um H, 6.747e+05um V)
[07/19 00:47:16    222s] (I)      
[07/19 00:47:16    222s] (I)      ============  Phase 1d Route ============
[07/19 00:47:16    223s] (I)      Usage: 347797 = (169299 H, 178498 V) = (6.84% H, 9.59% V) = (6.400e+05um H, 6.747e+05um V)
[07/19 00:47:16    223s] (I)      
[07/19 00:47:16    223s] (I)      ============  Phase 1e Route ============
[07/19 00:47:16    223s] (I)      Usage: 347797 = (169299 H, 178498 V) = (6.84% H, 9.59% V) = (6.400e+05um H, 6.747e+05um V)
[07/19 00:47:16    223s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.314673e+06um
[07/19 00:47:16    223s] (I)      
[07/19 00:47:16    223s] (I)      ============  Phase 1l Route ============
[07/19 00:47:16    223s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 00:47:16    223s] (I)      Layer  2:    1332814    181092         2      832788     1442772    (36.60%) 
[07/19 00:47:16    223s] (I)      Layer  3:     877105    156435        67     1018726      972586    (51.16%) 
[07/19 00:47:16    223s] (I)      Layer  4:    1018568     38525         0     1152315     1123245    (50.64%) 
[07/19 00:47:16    223s] (I)      Layer  5:     876485     24763        47     1019056      972255    (51.18%) 
[07/19 00:47:16    223s] (I)      Layer  6:     139005        20         8      177265      114118    (60.84%) 
[07/19 00:47:16    223s] (I)      Layer  7:     117786         7         0      125627      113330    (52.57%) 
[07/19 00:47:16    223s] (I)      Total:       4361763    400842       124     4325775     4738305    (47.72%) 
[07/19 00:47:16    223s] (I)      
[07/19 00:47:16    223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 00:47:16    223s] [NR-eGR]                        OverCon           OverCon            
[07/19 00:47:16    223s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/19 00:47:16    223s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[07/19 00:47:16    223s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:47:16    223s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:16    223s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:16    223s] [NR-eGR]  Metal3 ( 3)        66( 0.05%)         0( 0.00%)   ( 0.05%) 
[07/19 00:47:16    223s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:16    223s] [NR-eGR]  Metal5 ( 5)        47( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/19 00:47:16    223s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[07/19 00:47:16    223s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:16    223s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:47:16    223s] [NR-eGR]        Total       115( 0.02%)         2( 0.00%)   ( 0.02%) 
[07/19 00:47:16    223s] [NR-eGR] 
[07/19 00:47:16    223s] (I)      Finished Global Routing ( CPU: 1.86 sec, Real: 0.58 sec, Curr Mem: 4.88 MB )
[07/19 00:47:16    223s] (I)      Updating congestion map
[07/19 00:47:16    223s] (I)      total 2D Cap : 4368771 = (2493639 H, 1875132 V)
[07/19 00:47:16    223s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/19 00:47:16    223s] (I)      Running track assignment and export wires
[07/19 00:47:16    223s] (I)      ============= Track Assignment ============
[07/19 00:47:16    223s] (I)      Started Track Assignment (8T) ( Curr Mem: 4.86 MB )
[07/19 00:47:16    223s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 00:47:16    223s] (I)      Run Multi-thread track assignment
[07/19 00:47:16    224s] (I)      Finished Track Assignment (8T) ( CPU: 0.55 sec, Real: 0.09 sec, Curr Mem: 4.95 MB )
[07/19 00:47:16    224s] (I)      Started Export ( Curr Mem: 4.95 MB )
[07/19 00:47:17    224s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 00:47:17    224s] [NR-eGR] Total eGR-routed clock nets wire length: 55644um, number of vias: 18199
[07/19 00:47:17    224s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:47:17    224s] [NR-eGR]                    Length (um)    Vias 
[07/19 00:47:17    224s] [NR-eGR] ---------------------------------------
[07/19 00:47:17    224s] [NR-eGR]  Metal1     (1V)             0  110144 
[07/19 00:47:17    224s] [NR-eGR]  Metal2     (2H)        523778  178777 
[07/19 00:47:17    224s] [NR-eGR]  Metal3     (3V)        600250    7943 
[07/19 00:47:17    224s] [NR-eGR]  Metal4     (4H)        142403    3294 
[07/19 00:47:17    224s] [NR-eGR]  Metal5     (5V)         94128      18 
[07/19 00:47:17    224s] [NR-eGR]  TopMetal1  (6H)            55       4 
[07/19 00:47:17    224s] [NR-eGR]  TopMetal2  (7V)            30       0 
[07/19 00:47:17    224s] [NR-eGR] ---------------------------------------
[07/19 00:47:17    224s] [NR-eGR]             Total      1360645  300180 
[07/19 00:47:17    224s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:47:17    224s] [NR-eGR] Total half perimeter of net bounding box: 911021um
[07/19 00:47:17    224s] [NR-eGR] Total length: 1360645um, number of vias: 300180
[07/19 00:47:17    224s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:47:17    224s] (I)      == Layer wire length by net rule ==
[07/19 00:47:17    224s] (I)                           Default 
[07/19 00:47:17    224s] (I)      -----------------------------
[07/19 00:47:17    224s] (I)       Metal1     (1V)         0um 
[07/19 00:47:17    224s] (I)       Metal2     (2H)    523778um 
[07/19 00:47:17    224s] (I)       Metal3     (3V)    600250um 
[07/19 00:47:17    224s] (I)       Metal4     (4H)    142403um 
[07/19 00:47:17    224s] (I)       Metal5     (5V)     94128um 
[07/19 00:47:17    224s] (I)       TopMetal1  (6H)        55um 
[07/19 00:47:17    224s] (I)       TopMetal2  (7V)        30um 
[07/19 00:47:17    224s] (I)      -----------------------------
[07/19 00:47:17    224s] (I)                  Total  1360645um 
[07/19 00:47:17    224s] (I)      == Layer via count by net rule ==
[07/19 00:47:17    224s] (I)                         Default 
[07/19 00:47:17    224s] (I)      ---------------------------
[07/19 00:47:17    224s] (I)       Metal1     (1V)    110144 
[07/19 00:47:17    224s] (I)       Metal2     (2H)    178777 
[07/19 00:47:17    224s] (I)       Metal3     (3V)      7943 
[07/19 00:47:17    224s] (I)       Metal4     (4H)      3294 
[07/19 00:47:17    224s] (I)       Metal5     (5V)        18 
[07/19 00:47:17    224s] (I)       TopMetal1  (6H)         4 
[07/19 00:47:17    224s] (I)       TopMetal2  (7V)         0 
[07/19 00:47:17    224s] (I)      ---------------------------
[07/19 00:47:17    224s] (I)                  Total   300180 
[07/19 00:47:17    224s] (I)      Finished Export ( CPU: 0.52 sec, Real: 0.36 sec, Curr Mem: 4.83 MB )
[07/19 00:47:17    224s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 00:47:17    224s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.28 sec, Real: 1.39 sec, Curr Mem: 4.83 MB )
[07/19 00:47:17    224s] [NR-eGR] Finished Early Global Route ( CPU: 3.29 sec, Real: 1.40 sec, Curr Mem: 4.72 MB )
[07/19 00:47:17    224s] (I)      =========================================== Runtime Summary ============================================
[07/19 00:47:17    224s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[07/19 00:47:17    224s] (I)      --------------------------------------------------------------------------------------------------------
[07/19 00:47:17    224s] (I)       Early Global Route                                   100.00%  88.33 sec  89.73 sec  1.40 sec  3.29 sec 
[07/19 00:47:17    224s] (I)       +-Early Global Route kernel                           99.00%  88.33 sec  89.72 sec  1.39 sec  3.28 sec 
[07/19 00:47:17    224s] (I)       | +-Import and model                                  20.69%  88.33 sec  88.62 sec  0.29 sec  0.29 sec 
[07/19 00:47:17    224s] (I)       | | +-Create place DB                                  8.76%  88.33 sec  88.46 sec  0.12 sec  0.12 sec 
[07/19 00:47:17    224s] (I)       | | | +-Import place data                              8.75%  88.33 sec  88.46 sec  0.12 sec  0.12 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read instances and placement                 2.21%  88.33 sec  88.36 sec  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read nets                                    5.61%  88.36 sec  88.44 sec  0.08 sec  0.08 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read rows                                    0.00%  88.44 sec  88.44 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read module constraints                      0.02%  88.45 sec  88.45 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | +-Create route DB                                 10.09%  88.46 sec  88.60 sec  0.14 sec  0.14 sec 
[07/19 00:47:17    224s] (I)       | | | +-Import route data (8T)                        10.07%  88.46 sec  88.60 sec  0.14 sec  0.14 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 0.95%  88.47 sec  88.49 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read routing blockages                     0.00%  88.47 sec  88.47 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read bump blockages                        0.00%  88.47 sec  88.47 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read instance blockages                    0.62%  88.47 sec  88.48 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read PG blockages                          0.28%  88.48 sec  88.48 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | | +-Allocate memory for PG via list          0.08%  88.48 sec  88.48 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read clock blockages                       0.00%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read other blockages                       0.00%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read halo blockages                        0.01%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read blackboxes                              0.00%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read prerouted                               0.01%  88.49 sec  88.49 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Read nets                                    0.95%  88.49 sec  88.50 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Set up via pillars                           0.61%  88.51 sec  88.52 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Initialize 3D grid graph                     0.43%  88.52 sec  88.53 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Model blockage capacity                      4.30%  88.53 sec  88.59 sec  0.06 sec  0.06 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Initialize 3D capacity                     4.01%  88.53 sec  88.58 sec  0.06 sec  0.06 sec 
[07/19 00:47:17    224s] (I)       | | +-Read aux data                                    0.39%  88.60 sec  88.60 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | +-Others data preparation                          0.00%  88.60 sec  88.60 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | +-Create route kernel                              0.85%  88.60 sec  88.61 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | +-Global Routing                                    41.51%  88.62 sec  89.21 sec  0.58 sec  1.86 sec 
[07/19 00:47:17    224s] (I)       | | +-Initialization                                   1.05%  88.62 sec  88.64 sec  0.01 sec  0.02 sec 
[07/19 00:47:17    224s] (I)       | | +-Net group 1                                     38.98%  88.64 sec  89.19 sec  0.55 sec  1.82 sec 
[07/19 00:47:17    224s] (I)       | | | +-Generate topology (8T)                         2.13%  88.64 sec  88.67 sec  0.03 sec  0.16 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1a                                       7.08%  88.73 sec  88.83 sec  0.10 sec  0.29 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Pattern routing (8T)                         4.76%  88.73 sec  88.80 sec  0.07 sec  0.26 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Pattern Routing Avoiding Blockages           1.28%  88.80 sec  88.82 sec  0.02 sec  0.02 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Add via demand to 2D                         0.95%  88.82 sec  88.83 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1b                                       3.67%  88.83 sec  88.88 sec  0.05 sec  0.07 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Monotonic routing (8T)                       1.62%  88.83 sec  88.85 sec  0.02 sec  0.04 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1c                                       1.95%  88.88 sec  88.91 sec  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Two level Routing                            1.94%  88.88 sec  88.91 sec  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Two Level Routing (Regular)                1.52%  88.88 sec  88.91 sec  0.02 sec  0.02 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Two Level Routing (Strong)                 0.23%  88.91 sec  88.91 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.09%  88.91 sec  88.91 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1d                                      10.20%  88.91 sec  89.05 sec  0.14 sec  0.74 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Detoured routing (8T)                       10.19%  88.91 sec  89.05 sec  0.14 sec  0.74 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1e                                       0.91%  89.05 sec  89.07 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Route legalization                           0.85%  89.05 sec  89.07 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Legalize Blockage Violations               0.72%  89.05 sec  89.06 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | | | | | +-Legalize Reach Aware Violations            0.12%  89.06 sec  89.07 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | | +-Phase 1l                                       8.61%  89.07 sec  89.19 sec  0.12 sec  0.45 sec 
[07/19 00:47:17    224s] (I)       | | | | +-Layer assignment (8T)                        7.91%  89.08 sec  89.19 sec  0.11 sec  0.44 sec 
[07/19 00:47:17    224s] (I)       | +-Export cong map                                    3.12%  89.21 sec  89.25 sec  0.04 sec  0.04 sec 
[07/19 00:47:17    224s] (I)       | | +-Export 2D cong map                               0.88%  89.24 sec  89.25 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | +-Extract Global 3D Wires                            0.77%  89.25 sec  89.26 sec  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)       | +-Track Assignment (8T)                              6.72%  89.26 sec  89.36 sec  0.09 sec  0.55 sec 
[07/19 00:47:17    224s] (I)       | | +-Initialization                                   0.20%  89.26 sec  89.27 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | | +-Track Assignment Kernel                          6.41%  89.27 sec  89.36 sec  0.09 sec  0.54 sec 
[07/19 00:47:17    224s] (I)       | | +-Free Memory                                      0.00%  89.36 sec  89.36 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)       | +-Export                                            25.74%  89.36 sec  89.72 sec  0.36 sec  0.52 sec 
[07/19 00:47:17    224s] (I)       | | +-Export DB wires                                  3.41%  89.36 sec  89.40 sec  0.05 sec  0.17 sec 
[07/19 00:47:17    224s] (I)       | | | +-Export all nets (8T)                           2.83%  89.36 sec  89.40 sec  0.04 sec  0.14 sec 
[07/19 00:47:17    224s] (I)       | | | +-Set wire vias (8T)                             0.28%  89.40 sec  89.40 sec  0.00 sec  0.03 sec 
[07/19 00:47:17    224s] (I)       | | +-Report wirelength                                5.09%  89.41 sec  89.48 sec  0.07 sec  0.07 sec 
[07/19 00:47:17    224s] (I)       | | +-Update net boxes                                 1.12%  89.48 sec  89.49 sec  0.02 sec  0.06 sec 
[07/19 00:47:17    224s] (I)       | | +-Update timing                                   15.71%  89.49 sec  89.71 sec  0.22 sec  0.22 sec 
[07/19 00:47:17    224s] (I)       | +-Postprocess design                                 0.05%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)      ========================== Summary by functions ==========================
[07/19 00:47:17    224s] (I)       Lv  Step                                           %      Real       CPU 
[07/19 00:47:17    224s] (I)      --------------------------------------------------------------------------
[07/19 00:47:17    224s] (I)        0  Early Global Route                       100.00%  1.40 sec  3.29 sec 
[07/19 00:47:17    224s] (I)        1  Early Global Route kernel                 99.00%  1.39 sec  3.28 sec 
[07/19 00:47:17    224s] (I)        2  Global Routing                            41.51%  0.58 sec  1.86 sec 
[07/19 00:47:17    224s] (I)        2  Export                                    25.74%  0.36 sec  0.52 sec 
[07/19 00:47:17    224s] (I)        2  Import and model                          20.69%  0.29 sec  0.29 sec 
[07/19 00:47:17    224s] (I)        2  Track Assignment (8T)                      6.72%  0.09 sec  0.55 sec 
[07/19 00:47:17    224s] (I)        2  Export cong map                            3.12%  0.04 sec  0.04 sec 
[07/19 00:47:17    224s] (I)        2  Extract Global 3D Wires                    0.77%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        2  Postprocess design                         0.05%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        3  Net group 1                               38.98%  0.55 sec  1.82 sec 
[07/19 00:47:17    224s] (I)        3  Update timing                             15.71%  0.22 sec  0.22 sec 
[07/19 00:47:17    224s] (I)        3  Create route DB                           10.09%  0.14 sec  0.14 sec 
[07/19 00:47:17    224s] (I)        3  Create place DB                            8.76%  0.12 sec  0.12 sec 
[07/19 00:47:17    224s] (I)        3  Track Assignment Kernel                    6.41%  0.09 sec  0.54 sec 
[07/19 00:47:17    224s] (I)        3  Report wirelength                          5.09%  0.07 sec  0.07 sec 
[07/19 00:47:17    224s] (I)        3  Export DB wires                            3.41%  0.05 sec  0.17 sec 
[07/19 00:47:17    224s] (I)        3  Initialization                             1.25%  0.02 sec  0.02 sec 
[07/19 00:47:17    224s] (I)        3  Update net boxes                           1.12%  0.02 sec  0.06 sec 
[07/19 00:47:17    224s] (I)        3  Export 2D cong map                         0.88%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        3  Create route kernel                        0.85%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        3  Read aux data                              0.39%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1d                                  10.20%  0.14 sec  0.74 sec 
[07/19 00:47:17    224s] (I)        4  Import route data (8T)                    10.07%  0.14 sec  0.14 sec 
[07/19 00:47:17    224s] (I)        4  Import place data                          8.75%  0.12 sec  0.12 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1l                                   8.61%  0.12 sec  0.45 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1a                                   7.08%  0.10 sec  0.29 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1b                                   3.67%  0.05 sec  0.07 sec 
[07/19 00:47:17    224s] (I)        4  Export all nets (8T)                       2.83%  0.04 sec  0.14 sec 
[07/19 00:47:17    224s] (I)        4  Generate topology (8T)                     2.13%  0.03 sec  0.16 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1c                                   1.95%  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)        4  Phase 1e                                   0.91%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        4  Set wire vias (8T)                         0.28%  0.00 sec  0.03 sec 
[07/19 00:47:17    224s] (I)        5  Detoured routing (8T)                     10.19%  0.14 sec  0.74 sec 
[07/19 00:47:17    224s] (I)        5  Layer assignment (8T)                      7.91%  0.11 sec  0.44 sec 
[07/19 00:47:17    224s] (I)        5  Read nets                                  6.56%  0.09 sec  0.09 sec 
[07/19 00:47:17    224s] (I)        5  Pattern routing (8T)                       4.76%  0.07 sec  0.26 sec 
[07/19 00:47:17    224s] (I)        5  Model blockage capacity                    4.30%  0.06 sec  0.06 sec 
[07/19 00:47:17    224s] (I)        5  Read instances and placement               2.21%  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)        5  Two level Routing                          1.94%  0.03 sec  0.03 sec 
[07/19 00:47:17    224s] (I)        5  Monotonic routing (8T)                     1.62%  0.02 sec  0.04 sec 
[07/19 00:47:17    224s] (I)        5  Pattern Routing Avoiding Blockages         1.28%  0.02 sec  0.02 sec 
[07/19 00:47:17    224s] (I)        5  Read blockages ( Layer 2-7 )               0.95%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        5  Add via demand to 2D                       0.95%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        5  Route legalization                         0.85%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        5  Set up via pillars                         0.61%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        5  Initialize 3D grid graph                   0.43%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        5  Read module constraints                    0.02%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        5  Read rows                                  0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Initialize 3D capacity                     4.01%  0.06 sec  0.06 sec 
[07/19 00:47:17    224s] (I)        6  Two Level Routing (Regular)                1.52%  0.02 sec  0.02 sec 
[07/19 00:47:17    224s] (I)        6  Legalize Blockage Violations               0.72%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        6  Read instance blockages                    0.62%  0.01 sec  0.01 sec 
[07/19 00:47:17    224s] (I)        6  Read PG blockages                          0.28%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Two Level Routing (Strong)                 0.23%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Legalize Reach Aware Violations            0.12%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.09%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] (I)        7  Allocate memory for PG via list            0.08%  0.00 sec  0.00 sec 
[07/19 00:47:17    224s] Running post-eGR process
[07/19 00:47:17    224s] Extraction called for design 'fpga_top' of instances=34313 and nets=58969 using extraction engine 'preRoute' .
[07/19 00:47:17    224s] PreRoute RC Extraction called for design fpga_top.
[07/19 00:47:17    224s] RC Extraction called in multi-corner(2) mode.
[07/19 00:47:17    224s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 00:47:17    224s] Type 'man IMPEXT-6197' for more detail.
[07/19 00:47:17    224s] RCMode: PreRoute
[07/19 00:47:17    224s]       RC Corner Indexes            0       1   
[07/19 00:47:17    224s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 00:47:17    224s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 00:47:17    224s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 00:47:17    224s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 00:47:17    224s] Shrink Factor                : 1.00000
[07/19 00:47:17    224s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 00:47:17    224s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 00:47:17    224s] Updating RC Grid density data for preRoute extraction ...
[07/19 00:47:17    224s] eee: pegSigSF=1.070000
[07/19 00:47:17    224s] Initializing multi-corner resistance tables ...
[07/19 00:47:17    224s] eee: Grid unit RC data computation started
[07/19 00:47:17    224s] eee: Grid unit RC data computation completed
[07/19 00:47:17    224s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 00:47:17    224s] eee: l=2 avDens=0.142341 usedTrk=14079.512291 availTrk=98914.045275 sigTrk=14079.512291
[07/19 00:47:17    224s] eee: l=3 avDens=0.147772 usedTrk=17968.342981 availTrk=121594.980708 sigTrk=17968.342981
[07/19 00:47:17    224s] eee: l=4 avDens=0.041885 usedTrk=5658.522253 availTrk=135096.497587 sigTrk=5658.522253
[07/19 00:47:17    224s] eee: l=5 avDens=0.047215 usedTrk=4580.353705 availTrk=97011.355570 sigTrk=4580.353705
[07/19 00:47:17    224s] eee: l=6 avDens=0.181759 usedTrk=2066.498445 availTrk=11369.472984 sigTrk=2066.498445
[07/19 00:47:17    224s] eee: l=7 avDens=0.133620 usedTrk=2028.852455 availTrk=15183.757903 sigTrk=2028.852455
[07/19 00:47:17    224s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:17    224s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 00:47:17    224s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.289428 uaWl=1.000000 uaWlH=0.173900 aWlH=0.000000 lMod=0 pMax=0.827900 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 00:47:17    224s] eee: NetCapCache creation started. (Current Mem: 5278.188M) 
[07/19 00:47:17    224s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 5278.188M) 
[07/19 00:47:17    224s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 00:47:17    224s] eee: Metal Layers Info:
[07/19 00:47:17    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:47:17    224s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 00:47:17    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:47:17    224s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/19 00:47:17    224s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:47:17    224s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:47:17    224s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:47:17    224s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:47:17    224s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/19 00:47:17    224s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/19 00:47:17    224s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:47:17    224s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 00:47:17    224s] eee: +-----------------------NDR Info-----------------------+
[07/19 00:47:17    224s] eee: NDR Count = 0, Fake NDR = 0
[07/19 00:47:17    224s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 5278.188M)
[07/19 00:47:17    224s] Cell fpga_top LLGs are deleted
[07/19 00:47:17    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    225s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5278.2M, EPOCH TIME: 1752878837.611149
[07/19 00:47:17    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    225s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5278.2M, EPOCH TIME: 1752878837.611810
[07/19 00:47:17    225s] Max number of tech site patterns supported in site array is 256.
[07/19 00:47:17    225s] Core basic site is CoreSite
[07/19 00:47:17    225s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:47:17    225s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:47:17    225s] Fast DP-INIT is on for default
[07/19 00:47:17    225s] Atter site array init, number of instance map data is 0.
[07/19 00:47:17    225s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.022, REAL:0.012, MEM:5278.2M, EPOCH TIME: 1752878837.624090
[07/19 00:47:17    225s] 
[07/19 00:47:17    225s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:17    225s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:17    225s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.027, REAL:0.018, MEM:5278.2M, EPOCH TIME: 1752878837.629247
[07/19 00:47:17    225s] 
[07/19 00:47:17    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:17    225s] Starting delay calculation for Setup views
[07/19 00:47:17    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:47:17    225s] #################################################################################
[07/19 00:47:17    225s] # Design Stage: PreRoute
[07/19 00:47:17    225s] # Design Name: fpga_top
[07/19 00:47:17    225s] # Design Mode: 130nm
[07/19 00:47:17    225s] # Analysis Mode: MMMC OCV 
[07/19 00:47:17    225s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:47:17    225s] # Signoff Settings: SI Off 
[07/19 00:47:17    225s] #################################################################################
[07/19 00:47:18    227s] Calculate early delays in OCV mode...
[07/19 00:47:18    227s] Calculate late delays in OCV mode...
[07/19 00:47:18    227s] Topological Sorting (REAL = 0:00:00.0, MEM = 5276.2M, InitMEM = 5276.2M)
[07/19 00:47:18    227s] Start delay calculation (fullDC) (8 T). (MEM=3492.45)
[07/19 00:47:18    227s] End AAE Lib Interpolated Model. (MEM=3510.167969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:47:20    238s] Total number of fetched objects 42091
[07/19 00:47:20    238s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 00:47:20    238s] End delay calculation. (MEM=3618.5 CPU=0:00:10.6 REAL=0:00:02.0)
[07/19 00:47:20    238s] End delay calculation (fullDC). (MEM=3618.5 CPU=0:00:11.5 REAL=0:00:02.0)
[07/19 00:47:20    238s] *** CDM Built up (cpu=0:00:13.6  real=0:00:03.0  mem= 5492.9M) ***
[07/19 00:47:21    244s] *** Done Building Timing Graph (cpu=0:00:19.8 real=0:00:04.0 totSessionCpu=0:04:06 mem=5492.9M)
[07/19 00:47:21    245s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.014  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  5485   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    240 (240)     |   -0.292   |    240 (240)     |
|   max_tran     |      9 (9)       |   -0.140   |      9 (9)       |
|   max_fanout   |   1116 (1116)    |    -59     |   1116 (1116)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.615%
------------------------------------------------------------------

[07/19 00:47:21    245s] **optDesign ... cpu = 0:00:26, real = 0:00:18, mem = 3510.2M, totSessionCpu=0:04:06 **
[07/19 00:47:21    245s] Begin: Collecting metrics
[07/19 00:47:22    245s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.014 |   0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
 ----------------------------------------------------------------------------------- 
[07/19 00:47:22    245s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:01.0, peak res=3628.8M, current mem=3510.3M)

[07/19 00:47:22    245s] End: Collecting metrics
[07/19 00:47:22    245s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:25.9/0:00:19.0 (1.4), totSession cpu/real = 0:04:06.5/0:04:44.7 (0.9), mem = 5524.9M
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] =============================================================================================
[07/19 00:47:22    245s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[07/19 00:47:22    245s] =============================================================================================
[07/19 00:47:22    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    245s] [ ViewPruning            ]      2   0:00:00.2  (   1.2 % )     0:00:01.0 /  0:00:03.7    3.6
[07/19 00:47:22    245s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:04.4 /  0:00:20.4    4.6
[07/19 00:47:22    245s] [ MetricReport           ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 00:47:22    245s] [ DrvReport              ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.2
[07/19 00:47:22    245s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:22    245s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[07/19 00:47:22    245s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:22    245s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:47:22    245s] [ MetricInit             ]      1   0:00:00.7  (   3.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/19 00:47:22    245s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 00:47:22    245s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (   7.4 % )     0:00:01.4 /  0:00:03.3    2.3
[07/19 00:47:22    245s] [ ExtractRC              ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:47:22    245s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.0 % )     0:00:04.1 /  0:00:19.8    4.8
[07/19 00:47:22    245s] [ FullDelayCalc          ]      1   0:00:02.4  (  12.6 % )     0:00:02.4 /  0:00:13.6    5.7
[07/19 00:47:22    245s] [ TimingUpdate           ]      2   0:00:01.3  (   6.7 % )     0:00:01.3 /  0:00:05.7    4.4
[07/19 00:47:22    245s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.0
[07/19 00:47:22    245s] [ MISC                   ]          0:00:11.3  (  59.7 % )     0:00:11.3 /  0:00:00.4    0.0
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    245s]  InitOpt #1 TOTAL                   0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:25.9    1.4
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    245s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/19 00:47:22    245s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:47:22    245s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:07 mem=5524.9M
[07/19 00:47:22    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:5524.9M, EPOCH TIME: 1752878842.143727
[07/19 00:47:22    245s] Processing tracks to init pin-track alignment.
[07/19 00:47:22    245s] z: 1, totalTracks: 1
[07/19 00:47:22    245s] z: 3, totalTracks: 1
[07/19 00:47:22    245s] z: 5, totalTracks: 1
[07/19 00:47:22    245s] z: 7, totalTracks: 1
[07/19 00:47:22    245s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:22    245s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5524.9M, EPOCH TIME: 1752878842.157983
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:22    245s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:22    245s] OPERPROF:     Starting CMU at level 3, MEM:5524.9M, EPOCH TIME: 1752878842.167809
[07/19 00:47:22    245s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5524.9M, EPOCH TIME: 1752878842.169261
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:22    245s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:5524.9M, EPOCH TIME: 1752878842.171359
[07/19 00:47:22    245s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5524.9M, EPOCH TIME: 1752878842.171400
[07/19 00:47:22    245s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5524.9M, EPOCH TIME: 1752878842.171607
[07/19 00:47:22    245s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5524.9MB).
[07/19 00:47:22    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.031, MEM:5524.9M, EPOCH TIME: 1752878842.174716
[07/19 00:47:22    245s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=5524.9M
[07/19 00:47:22    245s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5524.9M, EPOCH TIME: 1752878842.209623
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.061, REAL:0.019, MEM:5524.9M, EPOCH TIME: 1752878842.229107
[07/19 00:47:22    245s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:47:22    245s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:07 mem=5524.9M
[07/19 00:47:22    245s] OPERPROF: Starting DPlace-Init at level 1, MEM:5524.9M, EPOCH TIME: 1752878842.229564
[07/19 00:47:22    245s] Processing tracks to init pin-track alignment.
[07/19 00:47:22    245s] z: 1, totalTracks: 1
[07/19 00:47:22    245s] z: 3, totalTracks: 1
[07/19 00:47:22    245s] z: 5, totalTracks: 1
[07/19 00:47:22    245s] z: 7, totalTracks: 1
[07/19 00:47:22    245s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:22    245s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5524.9M, EPOCH TIME: 1752878842.241612
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:22    245s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:22    245s] OPERPROF:     Starting CMU at level 3, MEM:5524.9M, EPOCH TIME: 1752878842.250959
[07/19 00:47:22    245s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5524.9M, EPOCH TIME: 1752878842.252167
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:22    245s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:5524.9M, EPOCH TIME: 1752878842.254247
[07/19 00:47:22    245s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5524.9M, EPOCH TIME: 1752878842.254285
[07/19 00:47:22    245s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5524.9M, EPOCH TIME: 1752878842.254507
[07/19 00:47:22    245s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5524.9MB).
[07/19 00:47:22    245s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.028, MEM:5524.9M, EPOCH TIME: 1752878842.257556
[07/19 00:47:22    245s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:07 mem=5524.9M
[07/19 00:47:22    245s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5524.9M, EPOCH TIME: 1752878842.289983
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:22    245s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.060, REAL:0.019, MEM:5524.9M, EPOCH TIME: 1752878842.308908
[07/19 00:47:22    245s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:06.8/0:04:44.9 (0.9), mem = 5524.9M
[07/19 00:47:22    245s] *** Starting optimizing excluded clock nets MEM= 5524.9M) ***
[07/19 00:47:22    245s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5524.9M) ***
[07/19 00:47:22    245s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:06.8/0:04:44.9 (0.9), mem = 5524.9M
[07/19 00:47:22    245s] 
[07/19 00:47:22    245s] =============================================================================================
[07/19 00:47:22    245s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[07/19 00:47:22    245s] =============================================================================================
[07/19 00:47:22    245s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    245s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    245s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:22    245s] ---------------------------------------------------------------------------------------------
[07/19 00:47:22    246s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[07/19 00:47:23    249s] The useful skew maximum allowed delay set by user is: 1
[07/19 00:47:23    249s] Deleting Lib Analyzer.
[07/19 00:47:23    249s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:10.8/0:04:46.3 (0.9), mem = 5492.9M
[07/19 00:47:23    249s] Info: 71 io nets excluded
[07/19 00:47:23    249s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:23    249s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=5492.9M
[07/19 00:47:23    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=5492.9M
[07/19 00:47:23    249s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 00:47:23    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.1
[07/19 00:47:23    249s] 
[07/19 00:47:23    249s] Creating Lib Analyzer ...
[07/19 00:47:23    249s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:23    249s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:23    249s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:23    249s] 
[07/19 00:47:23    249s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:24    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=5524.9M
[07/19 00:47:24    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=5524.9M
[07/19 00:47:24    250s] Creating Lib Analyzer, finished. 
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Active Setup views: WORST_CASE 
[07/19 00:47:24    250s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5524.9M, EPOCH TIME: 1752878844.051677
[07/19 00:47:24    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:24    250s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:24    250s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.012, MEM:5524.9M, EPOCH TIME: 1752878844.064064
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] [oiPhyDebug] optDemand 2003516265600.00, spDemand 649916265600.00.
[07/19 00:47:24    250s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34313
[07/19 00:47:24    250s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:47:24    250s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:11 mem=5524.9M
[07/19 00:47:24    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:5524.9M, EPOCH TIME: 1752878844.073789
[07/19 00:47:24    250s] Processing tracks to init pin-track alignment.
[07/19 00:47:24    250s] z: 1, totalTracks: 1
[07/19 00:47:24    250s] z: 3, totalTracks: 1
[07/19 00:47:24    250s] z: 5, totalTracks: 1
[07/19 00:47:24    250s] z: 7, totalTracks: 1
[07/19 00:47:24    250s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:24    250s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5524.9M, EPOCH TIME: 1752878844.086381
[07/19 00:47:24    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:24    250s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:24    250s] OPERPROF:     Starting CMU at level 3, MEM:5524.9M, EPOCH TIME: 1752878844.095697
[07/19 00:47:24    250s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5524.9M, EPOCH TIME: 1752878844.096965
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:24    250s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:5524.9M, EPOCH TIME: 1752878844.099055
[07/19 00:47:24    250s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5524.9M, EPOCH TIME: 1752878844.099095
[07/19 00:47:24    250s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5524.9M, EPOCH TIME: 1752878844.099252
[07/19 00:47:24    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5524.9MB).
[07/19 00:47:24    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.029, MEM:5524.9M, EPOCH TIME: 1752878844.102484
[07/19 00:47:24    250s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:24    250s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34313
[07/19 00:47:24    250s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=5524.9M
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Footprint cell information for calculating maxBufDist
[07/19 00:47:24    250s] *info: There are 5 candidate Buffer cells
[07/19 00:47:24    250s] *info: There are 5 candidate Inverter cells
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] #optDebug: Start CG creation (mem=5524.9M)
[07/19 00:47:24    250s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:24    250s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:24    250s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:24    250s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:24    250s] ToF 969.8460um
[07/19 00:47:24    250s] (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgPrt (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgEgp (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgPbk (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgNrb(cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgObs (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgCon (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s]  ...processing cgPdm (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5524.9M)
[07/19 00:47:24    250s] ### Creating RouteCongInterface, started
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] #optDebug: {0, 1.000}
[07/19 00:47:24    250s] ### Creating RouteCongInterface, finished
[07/19 00:47:24    250s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:24    250s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:24    250s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:24    250s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5652.9M, EPOCH TIME: 1752878844.557832
[07/19 00:47:24    250s] Found 0 hard placement blockage before merging.
[07/19 00:47:24    250s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5652.9M, EPOCH TIME: 1752878844.558112
[07/19 00:47:24    250s] 
[07/19 00:47:24    250s] Netlist preparation processing... 
[07/19 00:47:24    250s] Removed 240 instances
[07/19 00:47:24    250s] *info: Marking 0 isolation instances dont touch
[07/19 00:47:24    250s] *info: Marking 0 level shifter instances dont touch
[07/19 00:47:24    251s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:47:24    251s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/19 00:47:24    251s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5735.6M, EPOCH TIME: 1752878844.853639
[07/19 00:47:24    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34229).
[07/19 00:47:24    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:24    251s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.067, REAL:0.025, MEM:5735.6M, EPOCH TIME: 1752878844.879133
[07/19 00:47:24    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.1
[07/19 00:47:24    251s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:01.2 (1.7), totSession cpu/real = 0:04:12.9/0:04:47.5 (0.9), mem = 5735.6M
[07/19 00:47:24    251s] 
[07/19 00:47:24    251s] =============================================================================================
[07/19 00:47:24    251s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[07/19 00:47:24    251s] =============================================================================================
[07/19 00:47:24    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:24    251s] ---------------------------------------------------------------------------------------------
[07/19 00:47:24    251s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  19.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:47:24    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:24    251s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.2    2.0
[07/19 00:47:24    251s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 00:47:24    251s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 00:47:24    251s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 00:47:24    251s] [ ChannelGraphInit       ]      1   0:00:00.2  (  19.8 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:47:24    251s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   4.9 % )     0:00:00.2 /  0:00:00.9    5.1
[07/19 00:47:24    251s] [ IncrDelayCalc          ]      7   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.8    7.2
[07/19 00:47:24    251s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 00:47:24    251s] [ TimingUpdate           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:24    251s] [ MISC                   ]          0:00:00.2  (  20.4 % )     0:00:00.2 /  0:00:00.3    1.2
[07/19 00:47:24    251s] ---------------------------------------------------------------------------------------------
[07/19 00:47:24    251s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:02.1    1.7
[07/19 00:47:24    251s] ---------------------------------------------------------------------------------------------
[07/19 00:47:24    251s] Begin: Collecting metrics
[07/19 00:47:24    251s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.014 |   0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist |       |     |             | 0:00:01  |        5736 |      |     |
 ------------------------------------------------------------------------------------ 
[07/19 00:47:25    252s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3511.9M, current mem=3511.9M)

[07/19 00:47:25    252s] End: Collecting metrics
[07/19 00:47:25    252s] Running new flow changes for HFN
[07/19 00:47:25    252s] Begin: GigaOpt high fanout net optimization
[07/19 00:47:25    252s] GigaOpt HFN: use maxLocalDensity 1.2
[07/19 00:47:25    252s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/19 00:47:25    252s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:13.0/0:04:47.6 (0.9), mem = 5735.6M
[07/19 00:47:25    252s] Info: 71 io nets excluded
[07/19 00:47:25    252s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:25    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.2
[07/19 00:47:25    252s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] Active Setup views: WORST_CASE 
[07/19 00:47:25    252s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878845.181470
[07/19 00:47:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:25    252s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:25    252s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.011, MEM:5735.6M, EPOCH TIME: 1752878845.192965
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/19 00:47:25    252s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/19 00:47:25    252s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 00:47:25    252s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:13 mem=5735.6M
[07/19 00:47:25    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878845.202654
[07/19 00:47:25    252s] Processing tracks to init pin-track alignment.
[07/19 00:47:25    252s] z: 1, totalTracks: 1
[07/19 00:47:25    252s] z: 3, totalTracks: 1
[07/19 00:47:25    252s] z: 5, totalTracks: 1
[07/19 00:47:25    252s] z: 7, totalTracks: 1
[07/19 00:47:25    252s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:25    252s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5735.6M, EPOCH TIME: 1752878845.215148
[07/19 00:47:25    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:25    252s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:25    252s] OPERPROF:     Starting CMU at level 3, MEM:5735.6M, EPOCH TIME: 1752878845.224617
[07/19 00:47:25    252s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5735.6M, EPOCH TIME: 1752878845.225876
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:25    252s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.013, MEM:5735.6M, EPOCH TIME: 1752878845.228052
[07/19 00:47:25    252s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5735.6M, EPOCH TIME: 1752878845.228097
[07/19 00:47:25    252s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5735.6M, EPOCH TIME: 1752878845.228306
[07/19 00:47:25    252s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5735.6MB).
[07/19 00:47:25    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.029, MEM:5735.6M, EPOCH TIME: 1752878845.231530
[07/19 00:47:25    252s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:25    252s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/19 00:47:25    252s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=5735.6M
[07/19 00:47:25    252s] ### Creating RouteCongInterface, started
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 00:47:25    252s] 
[07/19 00:47:25    252s] #optDebug: {0, 1.000}
[07/19 00:47:25    252s] ### Creating RouteCongInterface, finished
[07/19 00:47:25    252s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:25    252s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:25    252s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:25    252s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:25    252s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:25    252s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:25    252s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:25    252s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:25    253s] AoF 5883.6330um
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:25    253s] Dumping Information for Job ...
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:25    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:25    253s] [GPS-DRV] Optimizer inputs ============================= 
[07/19 00:47:25    253s] [GPS-DRV] drvFixingStage: Large Scale
[07/19 00:47:25    253s] [GPS-DRV] costLowerBound: 0.1
[07/19 00:47:25    253s] [GPS-DRV] setupTNSCost  : 0
[07/19 00:47:25    253s] [GPS-DRV] maxIter       : 1
[07/19 00:47:25    253s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/19 00:47:25    253s] [GPS-DRV] Optimizer parameters ============================= 
[07/19 00:47:25    253s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/19 00:47:25    253s] [GPS-DRV] maxDensity (design): 0.95
[07/19 00:47:25    253s] [GPS-DRV] maxLocalDensity: 1.2
[07/19 00:47:25    253s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/19 00:47:25    253s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/19 00:47:25    253s] [GPS-DRV] isCPECostingOn: false
[07/19 00:47:25    253s] [GPS-DRV] All active and enabled setup views
[07/19 00:47:25    253s] [GPS-DRV]     WORST_CASE
[07/19 00:47:25    253s] [GPS-DRV] maxTran off
[07/19 00:47:25    253s] [GPS-DRV] maxCap off
[07/19 00:47:25    253s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/19 00:47:25    253s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[07/19 00:47:25    253s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/19 00:47:25    253s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5863.6M, EPOCH TIME: 1752878845.553655
[07/19 00:47:25    253s] Found 0 hard placement blockage before merging.
[07/19 00:47:25    253s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5863.6M, EPOCH TIME: 1752878845.553904
[07/19 00:47:25    253s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/19 00:47:25    253s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/19 00:47:25    253s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:25    253s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 00:47:25    253s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:25    253s] |   58.50%|        -|   0.000|   0.000|   0:00:00.0| 5863.6M|
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:25    253s] Dumping Information for Job ...
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:25    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:25    253s] Dumping Information for Job ...
[07/19 00:47:25    253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:25    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:25    253s] |   58.50%|        -|   0.000|   0.000|   0:00:00.0| 5863.6M|
[07/19 00:47:25    253s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=5863.6M) ***
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] ###############################################################################
[07/19 00:47:25    253s] #
[07/19 00:47:25    253s] #  Large fanout net report:  
[07/19 00:47:25    253s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[07/19 00:47:25    253s] #     - current density: 58.50
[07/19 00:47:25    253s] #
[07/19 00:47:25    253s] #  List of high fanout nets:
[07/19 00:47:25    253s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/19 00:47:25    253s] #                   - multi-driver net with 2 drivers
[07/19 00:47:25    253s] #                   - Ignored for optimization
[07/19 00:47:25    253s] #
[07/19 00:47:25    253s] ###############################################################################
[07/19 00:47:25    253s] Bottom Preferred Layer:
[07/19 00:47:25    253s]     None
[07/19 00:47:25    253s] Via Pillar Rule:
[07/19 00:47:25    253s]     None
[07/19 00:47:25    253s] Finished writing unified metrics of routing constraints.
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] =======================================================================
[07/19 00:47:25    253s]                 Reasons for remaining drv violations
[07/19 00:47:25    253s] =======================================================================
[07/19 00:47:25    253s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] HFNFixing failure reasons
[07/19 00:47:25    253s] ------------------------------------------------
[07/19 00:47:25    253s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:47:25    253s] Total-nets :: 34123, Stn-nets :: 304, ratio :: 0.890895 %, Total-len 1.36064e+06, Stn-len 39199.9
[07/19 00:47:25    253s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/19 00:47:25    253s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5735.6M, EPOCH TIME: 1752878845.824833
[07/19 00:47:25    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:33989).
[07/19 00:47:25    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:25    253s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.067, REAL:0.023, MEM:5735.6M, EPOCH TIME: 1752878845.847709
[07/19 00:47:25    253s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.2
[07/19 00:47:25    253s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:00.8 (1.9), totSession cpu/real = 0:04:14.6/0:04:48.5 (0.9), mem = 5735.6M
[07/19 00:47:25    253s] 
[07/19 00:47:25    253s] =============================================================================================
[07/19 00:47:25    253s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[07/19 00:47:25    253s] =============================================================================================
[07/19 00:47:25    253s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:25    253s] ---------------------------------------------------------------------------------------------
[07/19 00:47:25    253s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.4 % )     0:00:00.1 /  0:00:00.2    1.2
[07/19 00:47:25    253s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.2    1.8
[07/19 00:47:25    253s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 00:47:25    253s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 00:47:25    253s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ OptimizationStep       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    3.0
[07/19 00:47:25    253s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:25    253s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.1    4.0
[07/19 00:47:25    253s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 00:47:25    253s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 00:47:25    253s] [ MISC                   ]          0:00:00.4  (  47.5 % )     0:00:00.4 /  0:00:00.9    2.3
[07/19 00:47:25    253s] ---------------------------------------------------------------------------------------------
[07/19 00:47:25    253s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.5    1.9
[07/19 00:47:25    253s] ---------------------------------------------------------------------------------------------
[07/19 00:47:25    253s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/19 00:47:25    253s] End: GigaOpt high fanout net optimization
[07/19 00:47:25    253s] Begin: Collecting metrics
[07/19 00:47:25    253s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.014 |           |        0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        5736 |      |     |
| drv_fixing       |     0.000 |    6.207 |         0 |        0 |       58.50 | 0:00:00  |        5736 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/19 00:47:25    253s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3511.9M, current mem=3511.9M)

[07/19 00:47:25    253s] End: Collecting metrics
[07/19 00:47:26    253s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 00:47:26    253s] Deleting Lib Analyzer.
[07/19 00:47:26    253s] Begin: GigaOpt DRV Optimization
[07/19 00:47:26    253s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[07/19 00:47:26    253s] Begin: Processing multi-driver nets
[07/19 00:47:26    253s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:14.9/0:04:48.8 (0.9), mem = 5735.6M
[07/19 00:47:26    253s] Info: 71 io nets excluded
[07/19 00:47:26    253s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:26    253s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.3
[07/19 00:47:26    253s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 00:47:26    253s] 
[07/19 00:47:26    253s] Creating Lib Analyzer ...
[07/19 00:47:26    253s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:26    253s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:26    253s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:26    253s] 
[07/19 00:47:26    254s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:26    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:15 mem=5735.6M
[07/19 00:47:26    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:15 mem=5735.6M
[07/19 00:47:26    254s] Creating Lib Analyzer, finished. 
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] Active Setup views: WORST_CASE 
[07/19 00:47:26    254s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878846.527903
[07/19 00:47:26    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:26    254s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:26    254s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.013, MEM:5735.6M, EPOCH TIME: 1752878846.541323
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/19 00:47:26    254s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/19 00:47:26    254s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 00:47:26    254s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:15 mem=5735.6M
[07/19 00:47:26    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878846.553271
[07/19 00:47:26    254s] Processing tracks to init pin-track alignment.
[07/19 00:47:26    254s] z: 1, totalTracks: 1
[07/19 00:47:26    254s] z: 3, totalTracks: 1
[07/19 00:47:26    254s] z: 5, totalTracks: 1
[07/19 00:47:26    254s] z: 7, totalTracks: 1
[07/19 00:47:26    254s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:26    254s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5735.6M, EPOCH TIME: 1752878846.568503
[07/19 00:47:26    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:26    254s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:26    254s] OPERPROF:     Starting CMU at level 3, MEM:5735.6M, EPOCH TIME: 1752878846.578207
[07/19 00:47:26    254s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5735.6M, EPOCH TIME: 1752878846.579494
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:26    254s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:5735.6M, EPOCH TIME: 1752878846.581604
[07/19 00:47:26    254s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5735.6M, EPOCH TIME: 1752878846.581644
[07/19 00:47:26    254s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5735.6M, EPOCH TIME: 1752878846.581831
[07/19 00:47:26    254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5735.6MB).
[07/19 00:47:26    254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.032, MEM:5735.6M, EPOCH TIME: 1752878846.584984
[07/19 00:47:26    254s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:26    254s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/19 00:47:26    254s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:15 mem=5735.6M
[07/19 00:47:26    254s] ### Creating RouteCongInterface, started
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 00:47:26    254s] 
[07/19 00:47:26    254s] #optDebug: {0, 1.000}
[07/19 00:47:26    254s] ### Creating RouteCongInterface, finished
[07/19 00:47:26    254s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:26    254s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:26    254s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:26    254s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:26    254s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:26    254s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:26    254s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:26    254s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:47:26    255s] AoF 5883.6330um
[07/19 00:47:26    255s] Total-nets :: 34123, Stn-nets :: 304, ratio :: 0.890895 %, Total-len 1.36064e+06, Stn-len 39199.9
[07/19 00:47:26    255s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 34073
[07/19 00:47:26    255s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5735.6M, EPOCH TIME: 1752878846.918901
[07/19 00:47:26    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:26    255s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.065, REAL:0.020, MEM:5735.6M, EPOCH TIME: 1752878846.939383
[07/19 00:47:26    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.3
[07/19 00:47:26    255s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:00.8 (1.7), totSession cpu/real = 0:04:16.2/0:04:49.5 (0.9), mem = 5735.6M
[07/19 00:47:26    255s] 
[07/19 00:47:26    255s] =============================================================================================
[07/19 00:47:26    255s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[07/19 00:47:26    255s] =============================================================================================
[07/19 00:47:26    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:26    255s] ---------------------------------------------------------------------------------------------
[07/19 00:47:26    255s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  30.4 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 00:47:26    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:26    255s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.2    1.9
[07/19 00:47:26    255s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 00:47:26    255s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:26    255s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 00:47:26    255s] [ MISC                   ]          0:00:00.4  (  46.4 % )     0:00:00.4 /  0:00:00.7    2.1
[07/19 00:47:26    255s] ---------------------------------------------------------------------------------------------
[07/19 00:47:26    255s]  DrvOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.3    1.7
[07/19 00:47:26    255s] ---------------------------------------------------------------------------------------------
[07/19 00:47:26    255s] End: Processing multi-driver nets
[07/19 00:47:26    255s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 8 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/19 00:47:26    255s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:16.2/0:04:49.5 (0.9), mem = 5735.6M
[07/19 00:47:26    255s] Info: 71 io nets excluded
[07/19 00:47:26    255s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:26    255s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.4
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] Active Setup views: WORST_CASE 
[07/19 00:47:27    255s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878847.055268
[07/19 00:47:27    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:27    255s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:27    255s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.012, MEM:5735.6M, EPOCH TIME: 1752878847.067067
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] [oiPhyDebug] optDemand 2002209897600.00, spDemand 648609897600.00.
[07/19 00:47:27    255s] [LDM::Info] TotalInstCnt at InitDesignMc1: 34073
[07/19 00:47:27    255s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 00:47:27    255s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:16 mem=5735.6M
[07/19 00:47:27    255s] OPERPROF: Starting DPlace-Init at level 1, MEM:5735.6M, EPOCH TIME: 1752878847.076558
[07/19 00:47:27    255s] Processing tracks to init pin-track alignment.
[07/19 00:47:27    255s] z: 1, totalTracks: 1
[07/19 00:47:27    255s] z: 3, totalTracks: 1
[07/19 00:47:27    255s] z: 5, totalTracks: 1
[07/19 00:47:27    255s] z: 7, totalTracks: 1
[07/19 00:47:27    255s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:27    255s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5735.6M, EPOCH TIME: 1752878847.089618
[07/19 00:47:27    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:27    255s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:27    255s] OPERPROF:     Starting CMU at level 3, MEM:5735.6M, EPOCH TIME: 1752878847.099760
[07/19 00:47:27    255s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5735.6M, EPOCH TIME: 1752878847.101035
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:27    255s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:5735.6M, EPOCH TIME: 1752878847.103072
[07/19 00:47:27    255s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5735.6M, EPOCH TIME: 1752878847.103110
[07/19 00:47:27    255s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5735.6M, EPOCH TIME: 1752878847.103324
[07/19 00:47:27    255s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5735.6MB).
[07/19 00:47:27    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.030, MEM:5735.6M, EPOCH TIME: 1752878847.106407
[07/19 00:47:27    255s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:27    255s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 34073
[07/19 00:47:27    255s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:17 mem=5735.6M
[07/19 00:47:27    255s] ### Creating RouteCongInterface, started
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 00:47:27    255s] 
[07/19 00:47:27    255s] #optDebug: {0, 1.000}
[07/19 00:47:27    255s] ### Creating RouteCongInterface, finished
[07/19 00:47:27    255s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:27    255s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:27    255s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:27    255s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:27    255s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:27    255s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:27    255s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:27    255s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:27    256s] [GPS-DRV] Optimizer inputs ============================= 
[07/19 00:47:27    256s] [GPS-DRV] drvFixingStage: Large Scale
[07/19 00:47:27    256s] [GPS-DRV] costLowerBound: 0.1
[07/19 00:47:27    256s] [GPS-DRV] setupTNSCost  : 0
[07/19 00:47:27    256s] [GPS-DRV] maxIter       : 2
[07/19 00:47:27    256s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/19 00:47:27    256s] [GPS-DRV] Optimizer parameters ============================= 
[07/19 00:47:27    256s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/19 00:47:27    256s] [GPS-DRV] maxDensity (design): 0.95
[07/19 00:47:27    256s] [GPS-DRV] maxLocalDensity: 1.2
[07/19 00:47:27    256s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/19 00:47:27    256s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[07/19 00:47:27    256s] [GPS-DRV] isCPECostingOn: false
[07/19 00:47:27    256s] [GPS-DRV] All active and enabled setup views
[07/19 00:47:27    256s] [GPS-DRV]     WORST_CASE
[07/19 00:47:27    256s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 00:47:27    256s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 00:47:27    256s] [GPS-DRV] maxFanoutLoad on
[07/19 00:47:27    256s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/19 00:47:27    256s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[07/19 00:47:27    256s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/19 00:47:27    256s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5863.6M, EPOCH TIME: 1752878847.373540
[07/19 00:47:27    256s] Found 0 hard placement blockage before merging.
[07/19 00:47:27    256s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5863.6M, EPOCH TIME: 1752878847.373758
[07/19 00:47:27    256s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/19 00:47:27    256s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/19 00:47:27    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:47:27    256s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/19 00:47:27    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:47:27    256s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 00:47:27    256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:47:27    256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:27    256s] Dumping Information for Job ...
[07/19 00:47:27    256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:27    256s] Info: violation cost 2975.443848 (cap = 249.579926, tran = 12.488858, len = 0.000000, fanout load = 2713.375000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:27    256s] |   103|   103|    -0.64|   240|   240|    -0.35|  1076|  1076|     0|     0|     6.21|     0.00|       0|       0|       0| 58.50%|          |         |
[07/19 00:47:30    265s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:30    265s] Dumping Information for Job ...
[07/19 00:47:30    265s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:30    265s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:30    265s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.21|     0.00|    3963|      23|      36| 61.09%| 0:00:03.0|  5952.7M|
[07/19 00:47:30    265s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:47:30    265s] Dumping Information for Job ...
[07/19 00:47:30    265s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:47:30    265s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:47:30    265s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.21|     0.00|       0|       0|       0| 61.09%| 0:00:00.0|  5952.7M|
[07/19 00:47:30    265s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] ###############################################################################
[07/19 00:47:30    265s] #
[07/19 00:47:30    265s] #  Large fanout net report:  
[07/19 00:47:30    265s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/19 00:47:30    265s] #     - current density: 61.09
[07/19 00:47:30    265s] #
[07/19 00:47:30    265s] #  List of high fanout nets:
[07/19 00:47:30    265s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/19 00:47:30    265s] #                   - multi-driver net with 2 drivers
[07/19 00:47:30    265s] #                   - Ignored for optimization
[07/19 00:47:30    265s] #        Net(2):  set[0]: (fanouts = 80)
[07/19 00:47:30    265s] #                   - multi-driver net with 2 drivers
[07/19 00:47:30    265s] #                   - Ignored for optimization
[07/19 00:47:30    265s] #        Net(3):  reset[0]: (fanouts = 80)
[07/19 00:47:30    265s] #                   - multi-driver net with 2 drivers
[07/19 00:47:30    265s] #                   - Ignored for optimization
[07/19 00:47:30    265s] #
[07/19 00:47:30    265s] ###############################################################################
[07/19 00:47:30    265s] Bottom Preferred Layer:
[07/19 00:47:30    265s]     None
[07/19 00:47:30    265s] Via Pillar Rule:
[07/19 00:47:30    265s]     None
[07/19 00:47:30    265s] Finished writing unified metrics of routing constraints.
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] =======================================================================
[07/19 00:47:30    265s]                 Reasons for remaining drv violations
[07/19 00:47:30    265s] =======================================================================
[07/19 00:47:30    265s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] MultiBuffering failure reasons
[07/19 00:47:30    265s] ------------------------------------------------
[07/19 00:47:30    265s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] *** Finish DRV Fixing (cpu=0:00:09.8 real=0:00:03.0 mem=5952.7M) ***
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:47:30    265s] Total-nets :: 38109, Stn-nets :: 919, ratio :: 2.4115 %, Total-len 1.37017e+06, Stn-len 74669
[07/19 00:47:30    265s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38059
[07/19 00:47:30    265s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5824.7M, EPOCH TIME: 1752878850.106369
[07/19 00:47:30    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37975).
[07/19 00:47:30    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    265s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.072, REAL:0.022, MEM:5824.7M, EPOCH TIME: 1752878850.128249
[07/19 00:47:30    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.4
[07/19 00:47:30    265s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:10.8/0:00:03.2 (3.4), totSession cpu/real = 0:04:26.9/0:04:52.7 (0.9), mem = 5824.7M
[07/19 00:47:30    265s] 
[07/19 00:47:30    265s] =============================================================================================
[07/19 00:47:30    265s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[07/19 00:47:30    265s] =============================================================================================
[07/19 00:47:30    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:30    265s] ---------------------------------------------------------------------------------------------
[07/19 00:47:30    265s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 00:47:30    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:30    265s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.2    2.1
[07/19 00:47:30    265s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 00:47:30    265s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 00:47:30    265s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:30    265s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.6 /  0:00:09.6    3.7
[07/19 00:47:30    265s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.2 % )     0:00:02.5 /  0:00:09.1    3.7
[07/19 00:47:30    265s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:30    265s] [ OptEval                ]      2   0:00:00.5  (  14.5 % )     0:00:00.5 /  0:00:03.7    8.0
[07/19 00:47:30    265s] [ OptCommit              ]      2   0:00:01.1  (  33.1 % )     0:00:01.1 /  0:00:01.1    1.0
[07/19 00:47:30    265s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   3.7 % )     0:00:00.6 /  0:00:03.5    6.1
[07/19 00:47:30    265s] [ IncrDelayCalc          ]     14   0:00:00.5  (  14.3 % )     0:00:00.5 /  0:00:03.3    7.3
[07/19 00:47:30    265s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.4    6.7
[07/19 00:47:30    265s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.6
[07/19 00:47:30    265s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 00:47:30    265s] [ IncrTimingUpdate       ]      2   0:00:00.4  (  12.4 % )     0:00:00.4 /  0:00:00.9    2.2
[07/19 00:47:30    265s] [ MISC                   ]          0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:00.7    2.3
[07/19 00:47:30    265s] ---------------------------------------------------------------------------------------------
[07/19 00:47:30    265s]  DrvOpt #3 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:10.8    3.4
[07/19 00:47:30    265s] ---------------------------------------------------------------------------------------------
[07/19 00:47:30    265s] End: GigaOpt DRV Optimization
[07/19 00:47:30    265s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/19 00:47:30    265s] **optDesign ... cpu = 0:00:46, real = 0:00:27, mem = 3648.7M, totSessionCpu=0:04:27 **
[07/19 00:47:30    265s] Begin: Collecting metrics
[07/19 00:47:30    266s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.014 |           |        0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        5736 |      |     |
| drv_fixing       |     0.000 |    6.207 |         0 |        0 |       58.50 | 0:00:00  |        5736 |      |     |
| drv_fixing_2     |     0.000 |    6.207 |         0 |        0 |       61.09 | 0:00:04  |        5825 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[07/19 00:47:30    266s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3721.7M, current mem=3648.7M)

[07/19 00:47:30    266s] End: Collecting metrics
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Active setup views:
[07/19 00:47:30    266s]  WORST_CASE
[07/19 00:47:30    266s]   Dominating endpoints: 0
[07/19 00:47:30    266s]   Dominating TNS: -0.000
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 00:47:30    266s] Deleting Lib Analyzer.
[07/19 00:47:30    266s] Begin: GigaOpt Global Optimization
[07/19 00:47:30    266s] *info: use new DP (enabled)
[07/19 00:47:30    266s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/19 00:47:30    266s] Info: 71 io nets excluded
[07/19 00:47:30    266s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:30    266s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:27.4/0:04:53.1 (0.9), mem = 5824.7M
[07/19 00:47:30    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.5
[07/19 00:47:30    266s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Creating Lib Analyzer ...
[07/19 00:47:30    266s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:30    266s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:30    266s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:30    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:28 mem=5824.7M
[07/19 00:47:30    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:28 mem=5824.7M
[07/19 00:47:30    266s] Creating Lib Analyzer, finished. 
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Active Setup views: WORST_CASE 
[07/19 00:47:30    266s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5824.7M, EPOCH TIME: 1752878850.810335
[07/19 00:47:30    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:30    266s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:30    266s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.013, MEM:5824.7M, EPOCH TIME: 1752878850.822995
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] [oiPhyDebug] optDemand 2030901004800.00, spDemand 677301004800.00.
[07/19 00:47:30    266s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38059
[07/19 00:47:30    266s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 00:47:30    266s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:28 mem=5824.7M
[07/19 00:47:30    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:5824.7M, EPOCH TIME: 1752878850.834221
[07/19 00:47:30    266s] Processing tracks to init pin-track alignment.
[07/19 00:47:30    266s] z: 1, totalTracks: 1
[07/19 00:47:30    266s] z: 3, totalTracks: 1
[07/19 00:47:30    266s] z: 5, totalTracks: 1
[07/19 00:47:30    266s] z: 7, totalTracks: 1
[07/19 00:47:30    266s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:30    266s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5824.7M, EPOCH TIME: 1752878850.849207
[07/19 00:47:30    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:30    266s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:30    266s] OPERPROF:     Starting CMU at level 3, MEM:5824.7M, EPOCH TIME: 1752878850.859821
[07/19 00:47:30    266s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:5824.7M, EPOCH TIME: 1752878850.861608
[07/19 00:47:30    266s] 
[07/19 00:47:30    266s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:30    266s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.015, MEM:5824.7M, EPOCH TIME: 1752878850.864007
[07/19 00:47:30    266s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5824.7M, EPOCH TIME: 1752878850.864049
[07/19 00:47:30    266s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5824.7M, EPOCH TIME: 1752878850.864240
[07/19 00:47:30    266s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5824.7MB).
[07/19 00:47:30    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.034, MEM:5824.7M, EPOCH TIME: 1752878850.868006
[07/19 00:47:30    266s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:30    266s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38059
[07/19 00:47:30    266s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:28 mem=5824.7M
[07/19 00:47:30    266s] ### Creating RouteCongInterface, started
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] #optDebug: {0, 1.000}
[07/19 00:47:31    267s] ### Creating RouteCongInterface, finished
[07/19 00:47:31    267s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:31    267s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:31    267s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:31    267s] *info: 71 io nets excluded
[07/19 00:47:31    267s] *info: 2 clock nets excluded
[07/19 00:47:31    267s] *info: 70 multi-driver nets excluded.
[07/19 00:47:31    267s] *info: 19429 no-driver nets excluded.
[07/19 00:47:31    267s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5952.7M, EPOCH TIME: 1752878851.373777
[07/19 00:47:31    267s] Found 0 hard placement blockage before merging.
[07/19 00:47:31    267s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:5952.7M, EPOCH TIME: 1752878851.374332
[07/19 00:47:31    267s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/19 00:47:31    267s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 00:47:31    267s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/19 00:47:31    267s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 00:47:31    267s] |   0.000|   0.000|   61.09%|   0:00:00.0| 5952.7M|WORST_CASE|       NA| NA                                                 |
[07/19 00:47:31    267s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5952.7M) ***
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=5952.7M) ***
[07/19 00:47:31    267s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:47:31    267s] Bottom Preferred Layer:
[07/19 00:47:31    267s]     None
[07/19 00:47:31    267s] Via Pillar Rule:
[07/19 00:47:31    267s]     None
[07/19 00:47:31    267s] Finished writing unified metrics of routing constraints.
[07/19 00:47:31    267s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/19 00:47:31    267s] Total-nets :: 38109, Stn-nets :: 919, ratio :: 2.4115 %, Total-len 1.37017e+06, Stn-len 74669
[07/19 00:47:31    267s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38059
[07/19 00:47:31    267s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5824.7M, EPOCH TIME: 1752878851.584432
[07/19 00:47:31    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37975).
[07/19 00:47:31    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    267s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.073, REAL:0.023, MEM:5824.7M, EPOCH TIME: 1752878851.606934
[07/19 00:47:31    267s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.5
[07/19 00:47:31    267s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:04:28.7/0:04:54.2 (0.9), mem = 5824.7M
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] =============================================================================================
[07/19 00:47:31    267s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[07/19 00:47:31    267s] =============================================================================================
[07/19 00:47:31    267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:31    267s] ---------------------------------------------------------------------------------------------
[07/19 00:47:31    267s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 00:47:31    267s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  21.4 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 00:47:31    267s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:31    267s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.2    2.0
[07/19 00:47:31    267s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 00:47:31    267s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 00:47:31    267s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:31    267s] [ TransformInit          ]      1   0:00:00.3  (  30.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 00:47:31    267s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/19 00:47:31    267s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:31    267s] [ MISC                   ]          0:00:00.2  (  18.1 % )     0:00:00.2 /  0:00:00.3    1.6
[07/19 00:47:31    267s] ---------------------------------------------------------------------------------------------
[07/19 00:47:31    267s]  GlobalOpt #1 TOTAL                 0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[07/19 00:47:31    267s] ---------------------------------------------------------------------------------------------
[07/19 00:47:31    267s] End: GigaOpt Global Optimization
[07/19 00:47:31    267s] Begin: Collecting metrics
[07/19 00:47:31    267s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.014 |           |        0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        5736 |      |     |
| drv_fixing       |     0.000 |    6.207 |         0 |        0 |       58.50 | 0:00:00  |        5736 |      |     |
| drv_fixing_2     |     0.000 |    6.207 |         0 |        0 |       61.09 | 0:00:04  |        5825 |    0 |   0 |
| global_opt       |           |    6.207 |           |        0 |       61.09 | 0:00:01  |        5825 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/19 00:47:31    267s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3738.3M, current mem=3663.1M)

[07/19 00:47:31    267s] End: Collecting metrics
[07/19 00:47:31    267s] *** Timing Is met
[07/19 00:47:31    267s] *** Check timing (0:00:00.0)
[07/19 00:47:31    267s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 00:47:31    267s] Deleting Lib Analyzer.
[07/19 00:47:31    267s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[07/19 00:47:31    267s] Info: 71 io nets excluded
[07/19 00:47:31    267s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:47:31    267s] ### Creating LA Mngr. totSessionCpu=0:04:29 mem=5824.7M
[07/19 00:47:31    267s] ### Creating LA Mngr, finished. totSessionCpu=0:04:29 mem=5824.7M
[07/19 00:47:31    267s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 00:47:31    267s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5952.7M, EPOCH TIME: 1752878851.874749
[07/19 00:47:31    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    267s] 
[07/19 00:47:31    267s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:31    267s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:31    268s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.012, MEM:5952.7M, EPOCH TIME: 1752878851.886916
[07/19 00:47:31    268s] 
[07/19 00:47:31    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    268s] [oiPhyDebug] optDemand 2030901004800.00, spDemand 677301004800.00.
[07/19 00:47:31    268s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38059
[07/19 00:47:31    268s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:47:31    268s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:29 mem=5952.7M
[07/19 00:47:31    268s] OPERPROF: Starting DPlace-Init at level 1, MEM:5952.7M, EPOCH TIME: 1752878851.896947
[07/19 00:47:31    268s] Processing tracks to init pin-track alignment.
[07/19 00:47:31    268s] z: 1, totalTracks: 1
[07/19 00:47:31    268s] z: 3, totalTracks: 1
[07/19 00:47:31    268s] z: 5, totalTracks: 1
[07/19 00:47:31    268s] z: 7, totalTracks: 1
[07/19 00:47:31    268s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:31    268s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5952.7M, EPOCH TIME: 1752878851.911132
[07/19 00:47:31    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:31    268s] 
[07/19 00:47:31    268s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:31    268s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:31    268s] OPERPROF:     Starting CMU at level 3, MEM:5952.7M, EPOCH TIME: 1752878851.920942
[07/19 00:47:31    268s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:5952.7M, EPOCH TIME: 1752878851.922370
[07/19 00:47:31    268s] 
[07/19 00:47:31    268s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:47:31    268s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.014, MEM:5952.7M, EPOCH TIME: 1752878851.924719
[07/19 00:47:31    268s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:5952.7M, EPOCH TIME: 1752878851.924758
[07/19 00:47:31    268s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:5952.7M, EPOCH TIME: 1752878851.924936
[07/19 00:47:31    268s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=5952.7MB).
[07/19 00:47:31    268s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.031, MEM:5952.7M, EPOCH TIME: 1752878851.928402
[07/19 00:47:31    268s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:47:31    268s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38059
[07/19 00:47:31    268s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:29 mem=5952.7M
[07/19 00:47:31    268s] Begin: Area Reclaim Optimization
[07/19 00:47:31    268s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:29.2/0:04:54.6 (0.9), mem = 5952.7M
[07/19 00:47:31    268s] 
[07/19 00:47:31    268s] Creating Lib Analyzer ...
[07/19 00:47:32    268s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 00:47:32    268s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 00:47:32    268s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 00:47:32    268s] 
[07/19 00:47:32    268s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:47:32    268s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:29 mem=5952.7M
[07/19 00:47:32    268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:29 mem=5952.7M
[07/19 00:47:32    268s] Creating Lib Analyzer, finished. 
[07/19 00:47:32    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.6
[07/19 00:47:32    268s] 
[07/19 00:47:32    268s] Active Setup views: WORST_CASE 
[07/19 00:47:32    268s] [LDM::Info] TotalInstCnt at InitDesignMc2: 38059
[07/19 00:47:32    268s] ### Creating RouteCongInterface, started
[07/19 00:47:32    268s] 
[07/19 00:47:32    268s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 00:47:32    268s] 
[07/19 00:47:32    268s] #optDebug: {0, 1.000}
[07/19 00:47:32    268s] ### Creating RouteCongInterface, finished
[07/19 00:47:32    268s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:32    268s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:47:32    268s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:47:32    268s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:5952.7M, EPOCH TIME: 1752878852.369146
[07/19 00:47:32    268s] Found 0 hard placement blockage before merging.
[07/19 00:47:32    268s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:5952.7M, EPOCH TIME: 1752878852.369598
[07/19 00:47:32    268s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.09
[07/19 00:47:32    268s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:32    268s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 00:47:32    268s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:32    268s] |   61.09%|        -|   0.000|   0.000|   0:00:00.0| 5952.7M|
[07/19 00:47:33    273s] |   60.94%|      413|   0.000|   0.000|   0:00:01.0| 5968.7M|
[07/19 00:47:33    274s] |   60.93%|       30|   0.000|   0.000|   0:00:00.0| 5968.7M|
[07/19 00:47:33    275s] |   60.92%|       27|   0.000|   0.000|   0:00:00.0| 5968.7M|
[07/19 00:47:34    275s] |   60.91%|       26|   0.000|   0.000|   0:00:01.0| 5968.7M|
[07/19 00:47:34    276s] |   60.91%|       23|   0.000|   0.000|   0:00:00.0| 5968.7M|
[07/19 00:47:34    276s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 00:47:34    276s] |   60.91%|        0|   0.000|   0.000|   0:00:00.0| 5968.7M|
[07/19 00:47:34    278s] |   60.91%|        0|   0.000|   0.000|   0:00:00.0| 5968.7M|
[07/19 00:47:35    280s] |   60.58%|      665|   0.000|   0.000|   0:00:01.0| 5976.7M|
[07/19 00:47:35    281s] |   60.58%|        0|   0.000|   0.000|   0:00:00.0| 5976.7M|
[07/19 00:47:35    281s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 00:47:35    281s] |   60.58%|        0|   0.000|   0.000|   0:00:00.0| 5976.7M|
[07/19 00:47:35    281s] +---------+---------+--------+--------+------------+--------+
[07/19 00:47:35    281s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.58
[07/19 00:47:35    281s] 
[07/19 00:47:35    281s] ** Summary: Restruct = 519 Buffer Deletion = 0 Declone = 0 Resize = 665 **
[07/19 00:47:35    281s] --------------------------------------------------------------
[07/19 00:47:35    281s] |                                   | Total     | Sequential |
[07/19 00:47:35    281s] --------------------------------------------------------------
[07/19 00:47:35    281s] | Num insts resized                 |     665  |       0    |
[07/19 00:47:35    281s] | Num insts undone                  |       0  |       0    |
[07/19 00:47:35    281s] | Num insts Downsized               |     665  |       0    |
[07/19 00:47:35    281s] | Num insts Samesized               |       0  |       0    |
[07/19 00:47:35    281s] | Num insts Upsized                 |       0  |       0    |
[07/19 00:47:35    281s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 00:47:35    281s] --------------------------------------------------------------
[07/19 00:47:35    281s] Bottom Preferred Layer:
[07/19 00:47:35    281s]     None
[07/19 00:47:35    281s] Via Pillar Rule:
[07/19 00:47:35    281s]     None
[07/19 00:47:35    281s] Finished writing unified metrics of routing constraints.
[07/19 00:47:35    281s] 
[07/19 00:47:35    281s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/19 00:47:35    281s] End: Core Area Reclaim Optimization (cpu = 0:00:13.1) (real = 0:00:04.0) **
[07/19 00:47:35    281s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:47:35    281s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 38047
[07/19 00:47:35    281s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.6
[07/19 00:47:35    281s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:03.7 (3.5), totSession cpu/real = 0:04:42.3/0:04:58.3 (0.9), mem = 5976.7M
[07/19 00:47:35    281s] 
[07/19 00:47:35    281s] =============================================================================================
[07/19 00:47:35    281s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[07/19 00:47:35    281s] =============================================================================================
[07/19 00:47:35    281s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:47:35    281s] ---------------------------------------------------------------------------------------------
[07/19 00:47:35    281s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.5
[07/19 00:47:35    281s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:47:35    281s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:35    281s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 00:47:35    281s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 00:47:35    281s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:35    281s] [ OptimizationStep       ]      1   0:00:00.7  (  19.4 % )     0:00:03.2 /  0:00:12.5    3.9
[07/19 00:47:35    281s] [ OptSingleIteration     ]     10   0:00:00.2  (   4.9 % )     0:00:02.5 /  0:00:11.8    4.8
[07/19 00:47:35    281s] [ OptGetWeight           ]    152   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:47:35    281s] [ OptEval                ]    152   0:00:01.0  (  27.6 % )     0:00:01.0 /  0:00:07.7    7.5
[07/19 00:47:35    281s] [ OptCommit              ]    152   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.1
[07/19 00:47:35    281s] [ PostCommitDelayUpdate  ]    152   0:00:00.1  (   4.0 % )     0:00:00.7 /  0:00:02.2    3.3
[07/19 00:47:35    281s] [ IncrDelayCalc          ]    173   0:00:00.5  (  14.3 % )     0:00:00.5 /  0:00:02.1    3.9
[07/19 00:47:35    281s] [ IncrTimingUpdate       ]     46   0:00:00.4  (  10.6 % )     0:00:00.4 /  0:00:01.5    3.9
[07/19 00:47:35    281s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 00:47:35    281s] ---------------------------------------------------------------------------------------------
[07/19 00:47:35    281s]  AreaOpt #1 TOTAL                   0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:13.1    3.5
[07/19 00:47:35    281s] ---------------------------------------------------------------------------------------------
[07/19 00:47:35    281s] Executing incremental physical updates
[07/19 00:47:35    281s] Executing incremental physical updates
[07/19 00:47:35    281s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 00:47:35    281s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:5848.7M, EPOCH TIME: 1752878855.693055
[07/19 00:47:35    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 00:47:35    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:35    281s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:35    281s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:35    281s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.073, REAL:0.023, MEM:5848.7M, EPOCH TIME: 1752878855.716133
[07/19 00:47:35    281s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:04, mem=5848.66M, totSessionCpu=0:04:42).
[07/19 00:47:35    281s] Begin: Collecting metrics
[07/19 00:47:35    281s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.014 |           |        0 |       58.62 | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        5736 |      |     |
| drv_fixing       |     0.000 |    6.207 |         0 |        0 |       58.50 | 0:00:00  |        5736 |      |     |
| drv_fixing_2     |     0.000 |    6.207 |         0 |        0 |       61.09 | 0:00:04  |        5825 |    0 |   0 |
| global_opt       |           |    6.207 |           |        0 |       61.09 | 0:00:01  |        5825 |      |     |
| area_reclaiming  |     0.000 |    6.207 |         0 |        0 |       60.58 | 0:00:04  |        5849 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[07/19 00:47:35    281s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3749.6M, current mem=3665.9M)

[07/19 00:47:35    281s] End: Collecting metrics
[07/19 00:47:35    281s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:42.5/0:04:58.5 (0.9), mem = 5848.7M
[07/19 00:47:35    281s] 
[07/19 00:47:35    281s] *** Start incrementalPlace ***
[07/19 00:47:35    281s] User Input Parameters:
[07/19 00:47:35    281s] - Congestion Driven    : On
[07/19 00:47:35    281s] - Timing Driven        : On
[07/19 00:47:35    281s] - Area-Violation Based : On
[07/19 00:47:35    281s] - Start Rollback Level : -5
[07/19 00:47:35    281s] - Legalized            : On
[07/19 00:47:35    281s] - Window Based         : Off
[07/19 00:47:35    281s] - eDen incr mode       : Off
[07/19 00:47:35    281s] - Small incr mode      : Off
[07/19 00:47:35    281s] 
[07/19 00:47:35    281s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:5848.7M, EPOCH TIME: 1752878855.893110
[07/19 00:47:35    281s] Enable eGR PG blockage caching
[07/19 00:47:35    281s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:5848.7M, EPOCH TIME: 1752878855.893155
[07/19 00:47:35    281s] no activity file in design. spp won't run.
[07/19 00:47:35    281s] Effort level <high> specified for reg2reg path_group
[07/19 00:47:36    283s] No Views given, use default active views for adaptive view pruning
[07/19 00:47:36    283s] Active views:
[07/19 00:47:36    283s]   WORST_CASE
[07/19 00:47:36    283s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5848.7M, EPOCH TIME: 1752878856.342883
[07/19 00:47:36    283s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:5848.7M, EPOCH TIME: 1752878856.353048
[07/19 00:47:36    283s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5848.7M, EPOCH TIME: 1752878856.353123
[07/19 00:47:36    283s] Starting Early Global Route congestion estimation: mem = 5848.7M
[07/19 00:47:36    283s] (I)      Initializing eGR engine (regular)
[07/19 00:47:36    283s] Set min layer with default ( 2 )
[07/19 00:47:36    283s] Set max layer with default ( 127 )
[07/19 00:47:36    283s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:36    283s] Min route layer (adjusted) = 2
[07/19 00:47:36    283s] Max route layer (adjusted) = 7
[07/19 00:47:36    283s] (I)      clean place blk overflow:
[07/19 00:47:36    283s] (I)      H : enabled 1.00 0
[07/19 00:47:36    283s] (I)      V : enabled 1.00 0
[07/19 00:47:36    283s] (I)      Initializing eGR engine (regular)
[07/19 00:47:36    283s] Set min layer with default ( 2 )
[07/19 00:47:36    283s] Set max layer with default ( 127 )
[07/19 00:47:36    283s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:36    283s] Min route layer (adjusted) = 2
[07/19 00:47:36    283s] Max route layer (adjusted) = 7
[07/19 00:47:36    283s] (I)      clean place blk overflow:
[07/19 00:47:36    283s] (I)      H : enabled 1.00 0
[07/19 00:47:36    283s] (I)      V : enabled 1.00 0
[07/19 00:47:36    283s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.05 MB )
[07/19 00:47:36    283s] (I)      Running eGR Regular flow
[07/19 00:47:36    283s] (I)      # wire layers (front) : 8
[07/19 00:47:36    283s] (I)      # wire layers (back)  : 0
[07/19 00:47:36    283s] (I)      min wire layer : 1
[07/19 00:47:36    283s] (I)      max wire layer : 7
[07/19 00:47:36    283s] (I)      # cut layers (front) : 7
[07/19 00:47:36    283s] (I)      # cut layers (back)  : 0
[07/19 00:47:36    283s] (I)      min cut layer : 1
[07/19 00:47:36    283s] (I)      max cut layer : 6
[07/19 00:47:36    283s] (I)      ================================= Layers =================================
[07/19 00:47:36    283s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:36    283s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:47:36    283s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:36    283s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:47:36    283s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:36    283s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:36    283s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:36    283s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:36    283s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:47:36    283s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:47:36    283s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:47:36    283s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:36    283s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:47:36    283s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:47:36    283s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:47:36    283s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:47:36    283s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:36    283s] (I)      Started Import and model ( Curr Mem: 5.05 MB )
[07/19 00:47:36    283s] (I)      == Non-default Options ==
[07/19 00:47:36    283s] (I)      Maximum routing layer                              : 7
[07/19 00:47:36    283s] (I)      Top routing layer                                  : 7
[07/19 00:47:36    283s] (I)      Number of threads                                  : 8
[07/19 00:47:36    283s] (I)      Route tie net to shape                             : auto
[07/19 00:47:36    283s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 00:47:36    283s] (I)      Method to set GCell size                           : row
[07/19 00:47:36    283s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:47:36    283s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:47:36    283s] (I)      ============== Pin Summary ==============
[07/19 00:47:36    283s] (I)      +-------+--------+---------+------------+
[07/19 00:47:36    283s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:47:36    283s] (I)      +-------+--------+---------+------------+
[07/19 00:47:36    283s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 00:47:36    283s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 00:47:36    283s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 00:47:36    283s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:47:36    283s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:47:36    283s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:47:36    283s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 00:47:36    283s] (I)      +-------+--------+---------+------------+
[07/19 00:47:36    283s] (I)      Custom ignore net properties:
[07/19 00:47:36    283s] (I)      1 : NotLegal
[07/19 00:47:36    283s] (I)      Default ignore net properties:
[07/19 00:47:36    283s] (I)      1 : Special
[07/19 00:47:36    283s] (I)      2 : Analog
[07/19 00:47:36    283s] (I)      3 : Fixed
[07/19 00:47:36    283s] (I)      4 : Skipped
[07/19 00:47:36    283s] (I)      5 : MixedSignal
[07/19 00:47:36    283s] (I)      Prerouted net properties:
[07/19 00:47:36    283s] (I)      1 : NotLegal
[07/19 00:47:36    283s] (I)      2 : Special
[07/19 00:47:36    283s] (I)      3 : Analog
[07/19 00:47:36    283s] (I)      4 : Fixed
[07/19 00:47:36    283s] (I)      5 : Skipped
[07/19 00:47:36    283s] (I)      6 : MixedSignal
[07/19 00:47:36    283s] [NR-eGR] Early global route reroute all routable nets
[07/19 00:47:36    283s] (I)      Use row-based GCell size
[07/19 00:47:36    283s] (I)      Use row-based GCell align
[07/19 00:47:36    283s] (I)      layer 0 area = 90000
[07/19 00:47:36    283s] (I)      layer 1 area = 144000
[07/19 00:47:36    283s] (I)      layer 2 area = 144000
[07/19 00:47:36    283s] (I)      layer 3 area = 144000
[07/19 00:47:36    283s] (I)      layer 4 area = 144000
[07/19 00:47:36    283s] (I)      layer 5 area = 0
[07/19 00:47:36    283s] (I)      layer 6 area = 0
[07/19 00:47:36    283s] (I)      GCell unit size   : 3780
[07/19 00:47:36    283s] (I)      GCell multiplier  : 1
[07/19 00:47:36    283s] (I)      GCell row height  : 3780
[07/19 00:47:36    283s] (I)      Actual row height : 3780
[07/19 00:47:36    283s] (I)      GCell align ref   : 425480 425420
[07/19 00:47:36    283s] [NR-eGR] Track table information for default rule: 
[07/19 00:47:36    283s] [NR-eGR] Metal1 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] Metal2 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] Metal3 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] Metal4 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] Metal5 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 00:47:36    283s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 00:47:36    283s] (I)      ================ Default via =================
[07/19 00:47:36    283s] (I)      +---+-------------------+--------------------+
[07/19 00:47:36    283s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:47:36    283s] (I)      +---+-------------------+--------------------+
[07/19 00:47:36    283s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:47:36    283s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:47:36    283s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:47:36    283s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:47:36    283s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:47:36    283s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:47:36    283s] (I)      +---+-------------------+--------------------+
[07/19 00:47:36    283s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:47:36    283s] [NR-eGR] Read 29884 PG shapes
[07/19 00:47:36    283s] [NR-eGR] Read 0 clock shapes
[07/19 00:47:36    283s] [NR-eGR] Read 0 other shapes
[07/19 00:47:36    283s] [NR-eGR] #Routing Blockages  : 0
[07/19 00:47:36    283s] [NR-eGR] #Bump Blockages     : 0
[07/19 00:47:36    283s] [NR-eGR] #Instance Blockages : 26000
[07/19 00:47:36    283s] [NR-eGR] #PG Blockages       : 29884
[07/19 00:47:36    283s] [NR-eGR] #Halo Blockages     : 0
[07/19 00:47:36    283s] [NR-eGR] #Boundary Blockages : 0
[07/19 00:47:36    283s] [NR-eGR] #Clock Blockages    : 0
[07/19 00:47:36    283s] [NR-eGR] #Other Blockages    : 0
[07/19 00:47:36    283s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:47:36    283s] [NR-eGR] #prerouted nets         : 0
[07/19 00:47:36    283s] [NR-eGR] #prerouted special nets : 0
[07/19 00:47:36    283s] [NR-eGR] #prerouted wires        : 0
[07/19 00:47:36    283s] [NR-eGR] Read 38097 nets ( ignored 0 )
[07/19 00:47:36    283s] (I)        Front-side 38097 ( ignored 0 )
[07/19 00:47:36    283s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:47:36    283s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:47:36    283s] (I)      handle routing halo
[07/19 00:47:36    283s] (I)      Reading macro buffers
[07/19 00:47:36    283s] (I)      Number of macro buffers: 0
[07/19 00:47:36    283s] (I)      early_global_route_priority property id does not exist.
[07/19 00:47:36    283s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:47:36    283s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:47:36    283s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:47:36    283s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:47:36    283s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:47:36    283s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:47:36    283s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:47:36    283s] (I)      Number of ignored nets                =      0
[07/19 00:47:36    283s] (I)      Number of connected nets              =      0
[07/19 00:47:36    283s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:47:36    283s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:47:36    283s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:47:36    283s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:47:36    283s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:47:36    283s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:47:36    283s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:47:36    283s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 00:47:36    283s] (I)      Ndr track 0 does not exist
[07/19 00:47:36    283s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:47:36    283s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:47:36    283s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:47:36    283s] (I)      Site width          :   480  (dbu)
[07/19 00:47:36    283s] (I)      Row height          :  3780  (dbu)
[07/19 00:47:36    283s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:47:36    283s] (I)      GCell width         :  3780  (dbu)
[07/19 00:47:36    283s] (I)      GCell height        :  3780  (dbu)
[07/19 00:47:36    283s] (I)      Grid                :   491   516     7
[07/19 00:47:36    283s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:47:36    283s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:47:36    283s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/19 00:47:36    283s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 00:47:36    283s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:47:36    283s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:47:36    283s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:47:36    283s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:47:36    283s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:47:36    283s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 00:47:36    283s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:47:36    283s] (I)      --------------------------------------------------------
[07/19 00:47:36    283s] 
[07/19 00:47:36    283s] [NR-eGR] ============ Routing rule table ============
[07/19 00:47:36    283s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38033
[07/19 00:47:36    283s] [NR-eGR] ========================================
[07/19 00:47:36    283s] [NR-eGR] 
[07/19 00:47:36    283s] (I)      ==== NDR : (Default) ====
[07/19 00:47:36    283s] (I)      +--------------+--------+
[07/19 00:47:36    283s] (I)      |           ID |      0 |
[07/19 00:47:36    283s] (I)      |      Default |    yes |
[07/19 00:47:36    283s] (I)      |  Clk Special |     no |
[07/19 00:47:36    283s] (I)      | Hard spacing |     no |
[07/19 00:47:36    283s] (I)      |    NDR track | (none) |
[07/19 00:47:36    283s] (I)      |      NDR via | (none) |
[07/19 00:47:36    283s] (I)      |  Extra space |      0 |
[07/19 00:47:36    283s] (I)      |      Shields |      0 |
[07/19 00:47:36    283s] (I)      |   Demand (H) |      1 |
[07/19 00:47:36    283s] (I)      |   Demand (V) |      1 |
[07/19 00:47:36    283s] (I)      |        #Nets |  38033 |
[07/19 00:47:36    283s] (I)      +--------------+--------+
[07/19 00:47:36    283s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:36    283s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:47:36    283s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:36    283s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:47:36    283s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:47:36    283s] (I)      =============== Blocked Tracks ===============
[07/19 00:47:36    283s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:36    283s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:47:36    283s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:36    283s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:47:36    283s] (I)      |     2 | 2280204 |   979310 |        42.95% |
[07/19 00:47:36    283s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 00:47:36    283s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 00:47:36    283s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 00:47:36    283s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 00:47:36    283s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 00:47:36    283s] (I)      +-------+---------+----------+---------------+
[07/19 00:47:36    283s] (I)      Finished Import and model ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 5.09 MB )
[07/19 00:47:36    283s] (I)      Reset routing kernel
[07/19 00:47:36    283s] (I)      Started Global Routing ( Curr Mem: 5.09 MB )
[07/19 00:47:36    283s] (I)      totalPins=123455  totalGlobalPin=120060 (97.25%)
[07/19 00:47:36    283s] (I)      ================== Net Group Info ===================
[07/19 00:47:36    283s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:36    283s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 00:47:36    283s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:36    283s] (I)      |  1 |          38033 |    Metal2(2) | TopMetal2(7) |
[07/19 00:47:36    283s] (I)      +----+----------------+--------------+--------------+
[07/19 00:47:36    283s] (I)      total 2D Cap : 4337861 = (2476611 H, 1861250 V)
[07/19 00:47:36    283s] (I)      total 2D Demand : 3388 = (3388 H, 0 V)
[07/19 00:47:36    283s] (I)      init route region map
[07/19 00:47:36    283s] (I)      #blocked GCells = 73967
[07/19 00:47:36    283s] (I)      #regions = 1041
[07/19 00:47:36    283s] (I)      init safety region map
[07/19 00:47:36    283s] (I)      #blocked GCells = 73967
[07/19 00:47:36    283s] (I)      #regions = 1041
[07/19 00:47:36    283s] (I)      Adjusted 0 GCells for pin access
[07/19 00:47:36    283s] [NR-eGR] Layer group 1: route 38033 net(s) in layer range [2, 7]
[07/19 00:47:36    283s] (I)      
[07/19 00:47:36    283s] (I)      ============  Phase 1a Route ============
[07/19 00:47:36    284s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 60
[07/19 00:47:36    284s] (I)      Usage: 349789 = (170600 H, 179189 V) = (6.89% H, 9.63% V) = (6.449e+05um H, 6.773e+05um V)
[07/19 00:47:36    284s] (I)      
[07/19 00:47:36    284s] (I)      ============  Phase 1b Route ============
[07/19 00:47:36    284s] (I)      Usage: 349836 = (170645 H, 179191 V) = (6.89% H, 9.63% V) = (6.450e+05um H, 6.773e+05um V)
[07/19 00:47:36    284s] (I)      Overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.322380e+06um
[07/19 00:47:36    284s] (I)      Congestion metric : 0.00%H 0.26%V, 0.26%HV
[07/19 00:47:36    284s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 00:47:36    284s] (I)      
[07/19 00:47:36    284s] (I)      ============  Phase 1c Route ============
[07/19 00:47:36    284s] (I)      Level2 Grid: 99 x 104
[07/19 00:47:37    284s] (I)      Usage: 349858 = (170667 H, 179191 V) = (6.89% H, 9.63% V) = (6.451e+05um H, 6.773e+05um V)
[07/19 00:47:37    284s] (I)      
[07/19 00:47:37    284s] (I)      ============  Phase 1d Route ============
[07/19 00:47:37    284s] (I)      Usage: 349870 = (170678 H, 179192 V) = (6.89% H, 9.63% V) = (6.452e+05um H, 6.773e+05um V)
[07/19 00:47:37    284s] (I)      
[07/19 00:47:37    284s] (I)      ============  Phase 1e Route ============
[07/19 00:47:37    284s] (I)      Usage: 349870 = (170678 H, 179192 V) = (6.89% H, 9.63% V) = (6.452e+05um H, 6.773e+05um V)
[07/19 00:47:37    284s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 1.322509e+06um
[07/19 00:47:37    284s] (I)      
[07/19 00:47:37    284s] (I)      ============  Phase 1l Route ============
[07/19 00:47:37    285s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 00:47:37    285s] (I)      Layer  2:    1332814    182356         3      832788     1442772    (36.60%) 
[07/19 00:47:37    285s] (I)      Layer  3:     877105    155095        52     1018726      972586    (51.16%) 
[07/19 00:47:37    285s] (I)      Layer  4:    1018568     42499         0     1152315     1123245    (50.64%) 
[07/19 00:47:37    285s] (I)      Layer  5:     876485     27378        48     1019056      972255    (51.18%) 
[07/19 00:47:37    285s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 00:47:37    285s] (I)      Layer  7:     117786         0         0      125627      113330    (52.57%) 
[07/19 00:47:37    285s] (I)      Total:       4361763    407328       103     4325775     4738305    (47.72%) 
[07/19 00:47:37    285s] (I)      
[07/19 00:47:37    285s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 00:47:37    285s] [NR-eGR]                        OverCon            
[07/19 00:47:37    285s] [NR-eGR]                         #Gcell     %Gcell
[07/19 00:47:37    285s] [NR-eGR]        Layer               (1)    OverCon
[07/19 00:47:37    285s] [NR-eGR] ----------------------------------------------
[07/19 00:47:37    285s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:37    285s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[07/19 00:47:37    285s] [NR-eGR]  Metal3 ( 3)        52( 0.04%)   ( 0.04%) 
[07/19 00:47:37    285s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:37    285s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)   ( 0.04%) 
[07/19 00:47:37    285s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:37    285s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 00:47:37    285s] [NR-eGR] ----------------------------------------------
[07/19 00:47:37    285s] [NR-eGR]        Total       103( 0.01%)   ( 0.01%) 
[07/19 00:47:37    285s] [NR-eGR] 
[07/19 00:47:37    285s] (I)      Finished Global Routing ( CPU: 2.06 sec, Real: 0.61 sec, Curr Mem: 5.11 MB )
[07/19 00:47:37    285s] (I)      Updating congestion map
[07/19 00:47:37    285s] (I)      total 2D Cap : 4368771 = (2493639 H, 1875132 V)
[07/19 00:47:37    285s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/19 00:47:37    285s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.44 sec, Real: 1.00 sec, Curr Mem: 5.09 MB )
[07/19 00:47:37    285s] Early Global Route congestion estimation runtime: 1.00 seconds, mem = 5848.7M
[07/19 00:47:37    285s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.450, REAL:1.003, MEM:5848.7M, EPOCH TIME: 1752878857.356184
[07/19 00:47:37    285s] OPERPROF: Starting HotSpotCal at level 1, MEM:5848.7M, EPOCH TIME: 1752878857.356221
[07/19 00:47:37    285s] [hotspot] +------------+---------------+---------------+
[07/19 00:47:37    285s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 00:47:37    285s] [hotspot] +------------+---------------+---------------+
[07/19 00:47:37    285s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 00:47:37    285s] [hotspot] +------------+---------------+---------------+
[07/19 00:47:37    285s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 00:47:37    285s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 00:47:37    285s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.008, MEM:5848.7M, EPOCH TIME: 1752878857.363812
[07/19 00:47:37    285s] 
[07/19 00:47:37    285s] === incrementalPlace Internal Loop 1 ===
[07/19 00:47:37    285s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 00:47:37    285s] UM:*                                                                   incrNP_iter_start
[07/19 00:47:37    285s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/19 00:47:37    285s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:5848.7M, EPOCH TIME: 1752878857.454410
[07/19 00:47:37    285s] Processing tracks to init pin-track alignment.
[07/19 00:47:37    285s] z: 1, totalTracks: 1
[07/19 00:47:37    285s] z: 3, totalTracks: 1
[07/19 00:47:37    285s] z: 5, totalTracks: 1
[07/19 00:47:37    285s] z: 7, totalTracks: 1
[07/19 00:47:37    285s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:47:37    285s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:5848.7M, EPOCH TIME: 1752878857.471752
[07/19 00:47:37    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:37    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:47:37    285s] 
[07/19 00:47:37    285s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:47:37    285s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:47:37    285s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.011, MEM:5848.7M, EPOCH TIME: 1752878857.483129
[07/19 00:47:37    285s] OPERPROF:   Starting post-place ADS at level 2, MEM:5848.7M, EPOCH TIME: 1752878857.483189
[07/19 00:47:37    285s] 
[07/19 00:47:37    285s] ADSU 0.606 -> 0.606. site 611100.000 -> 611100.000. GS 30.240
[07/19 00:47:37    285s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.069, REAL:0.067, MEM:5848.7M, EPOCH TIME: 1752878857.550214
[07/19 00:47:37    285s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:5848.7M, EPOCH TIME: 1752878857.550360
[07/19 00:47:37    285s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:5848.7M, EPOCH TIME: 1752878857.551409
[07/19 00:47:37    285s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:5848.7M, EPOCH TIME: 1752878857.551455
[07/19 00:47:37    285s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.010, REAL:0.008, MEM:5848.7M, EPOCH TIME: 1752878857.557871
[07/19 00:47:37    285s] 
[07/19 00:47:37    285s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:5848.7M, EPOCH TIME: 1752878857.566507
[07/19 00:47:37    285s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:5848.7M, EPOCH TIME: 1752878857.567552
[07/19 00:47:37    285s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:5848.7M, EPOCH TIME: 1752878857.569266
[07/19 00:47:37    285s] no activity file in design. spp won't run.
[07/19 00:47:37    285s] [spp] 0
[07/19 00:47:37    285s] [adp] 0:1:1:3
[07/19 00:47:37    285s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.006, REAL:0.006, MEM:5848.7M, EPOCH TIME: 1752878857.575042
[07/19 00:47:37    285s] SP #FI/SF FL/PI 0/0 37963/0
[07/19 00:47:37    285s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.132, REAL:0.124, MEM:5848.7M, EPOCH TIME: 1752878857.578226
[07/19 00:47:37    285s] PP off. flexM 0
[07/19 00:47:37    285s] OPERPROF: Starting CDPad at level 1, MEM:5848.7M, EPOCH TIME: 1752878857.594128
[07/19 00:47:37    285s] 3DP is on.
[07/19 00:47:37    285s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/19 00:47:37    285s] design sh 0.137. rd 0.200
[07/19 00:47:37    285s] design sh 0.137. rd 0.200
[07/19 00:47:37    285s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/19 00:47:37    285s] design sh 0.122. rd 0.200
[07/19 00:47:37    286s] CDPadU 0.807 -> 0.690. R=0.606, N=37963, GS=3.780
[07/19 00:47:37    286s] OPERPROF: Finished CDPad at level 1, CPU:0.606, REAL:0.138, MEM:5848.7M, EPOCH TIME: 1752878857.731953
[07/19 00:47:37    286s] OPERPROF: Starting InitSKP at level 1, MEM:5848.7M, EPOCH TIME: 1752878857.732070
[07/19 00:47:37    286s] no activity file in design. spp won't run.
[07/19 00:47:38    287s] no activity file in design. spp won't run.
[07/19 00:47:38    289s] *** Finished SKP initialization (cpu=0:00:02.8, real=0:00:01.0)***
[07/19 00:47:38    289s] OPERPROF: Finished InitSKP at level 1, CPU:2.817, REAL:1.088, MEM:5960.7M, EPOCH TIME: 1752878858.819979
[07/19 00:47:38    289s] NP #FI/FS/SF FL/PI: 0/84/0 37963/0
[07/19 00:47:38    289s] no activity file in design. spp won't run.
[07/19 00:47:38    289s] 
[07/19 00:47:38    289s] AB Est...
[07/19 00:47:38    289s] OPERPROF: Starting NP-Place at level 1, MEM:5960.7M, EPOCH TIME: 1752878858.877222
[07/19 00:47:38    289s] OPERPROF: Finished NP-Place at level 1, CPU:0.109, REAL:0.072, MEM:5960.7M, EPOCH TIME: 1752878858.949553
[07/19 00:47:38    289s] Iteration  4: Skipped, with CDP Off
[07/19 00:47:38    289s] 
[07/19 00:47:38    289s] AB Est...
[07/19 00:47:38    289s] OPERPROF: Starting NP-Place at level 1, MEM:5992.7M, EPOCH TIME: 1752878858.978090
[07/19 00:47:39    289s] OPERPROF: Finished NP-Place at level 1, CPU:0.067, REAL:0.029, MEM:5960.7M, EPOCH TIME: 1752878859.006918
[07/19 00:47:39    289s] Iteration  5: Skipped, with CDP Off
[07/19 00:47:39    289s] 
[07/19 00:47:39    289s] AB Est...
[07/19 00:47:39    289s] OPERPROF: Starting NP-Place at level 1, MEM:5992.7M, EPOCH TIME: 1752878859.034639
[07/19 00:47:39    289s] OPERPROF: Finished NP-Place at level 1, CPU:0.072, REAL:0.029, MEM:5960.7M, EPOCH TIME: 1752878859.063766
[07/19 00:47:39    289s] Iteration  6: Skipped, with CDP Off
[07/19 00:47:39    289s] OPERPROF: Starting NP-Place at level 1, MEM:6088.7M, EPOCH TIME: 1752878859.170404
[07/19 00:47:39    290s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f488b646020.
[07/19 00:47:39    290s] SKP will use view:
[07/19 00:47:39    290s]   WORST_CASE
[07/19 00:47:40    295s] Iteration  7: Total net bbox = 9.833e+05 (4.82e+05 5.02e+05)
[07/19 00:47:40    295s]               Est.  stn bbox = 1.149e+06 (5.63e+05 5.86e+05)
[07/19 00:47:40    295s]               cpu = 0:00:05.9 real = 0:00:01.0 mem = 6472.7M
[07/19 00:47:40    295s] OPERPROF: Finished NP-Place at level 1, CPU:5.965, REAL:1.580, MEM:6376.7M, EPOCH TIME: 1752878860.749907
[07/19 00:47:40    296s] no activity file in design. spp won't run.
[07/19 00:47:40    296s] NP #FI/FS/SF FL/PI: 0/84/0 37963/0
[07/19 00:47:40    296s] no activity file in design. spp won't run.
[07/19 00:47:40    296s] OPERPROF: Starting NP-Place at level 1, MEM:6344.7M, EPOCH TIME: 1752878860.894457
[07/19 00:47:40    296s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f482e17e020.
[07/19 00:47:43    305s] Iteration  8: Total net bbox = 1.008e+06 (4.93e+05 5.15e+05)
[07/19 00:47:43    305s]               Est.  stn bbox = 1.175e+06 (5.75e+05 6.00e+05)
[07/19 00:47:43    305s]               cpu = 0:00:09.4 real = 0:00:03.0 mem = 6472.7M
[07/19 00:47:43    305s] OPERPROF: Finished NP-Place at level 1, CPU:9.450, REAL:2.142, MEM:6376.7M, EPOCH TIME: 1752878863.036828
[07/19 00:47:43    305s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/19 00:47:43    305s] MH legal: No MH instances from GP
[07/19 00:47:43    305s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:47:43    305s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6248.7M, DRC: 0)
[07/19 00:47:43    305s] no activity file in design. spp won't run.
[07/19 00:47:43    305s] NP #FI/FS/SF FL/PI: 0/84/0 37963/0
[07/19 00:47:43    305s] no activity file in design. spp won't run.
[07/19 00:47:43    306s] OPERPROF: Starting NP-Place at level 1, MEM:6344.7M, EPOCH TIME: 1752878863.181140
[07/19 00:47:43    306s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48786a2020.
[07/19 00:47:46    320s] Iteration  9: Total net bbox = 1.048e+06 (5.14e+05 5.34e+05)
[07/19 00:47:46    320s]               Est.  stn bbox = 1.217e+06 (5.97e+05 6.20e+05)
[07/19 00:47:46    320s]               cpu = 0:00:13.9 real = 0:00:03.0 mem = 6472.7M
[07/19 00:47:46    320s] OPERPROF: Finished NP-Place at level 1, CPU:13.954, REAL:2.928, MEM:6376.7M, EPOCH TIME: 1752878866.108876
[07/19 00:47:46    320s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/19 00:47:46    320s] MH legal: No MH instances from GP
[07/19 00:47:46    320s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:47:46    320s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6248.7M, DRC: 0)
[07/19 00:47:46    320s] no activity file in design. spp won't run.
[07/19 00:47:46    320s] NP #FI/FS/SF FL/PI: 0/84/0 37963/0
[07/19 00:47:46    320s] no activity file in design. spp won't run.
[07/19 00:47:46    320s] OPERPROF: Starting NP-Place at level 1, MEM:6344.7M, EPOCH TIME: 1752878866.255301
[07/19 00:47:46    320s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48786b2020.
[07/19 00:47:46    320s] Starting Early Global Route supply map. mem = 6344.7M
[07/19 00:47:46    320s] (I)      Initializing eGR engine (regular)
[07/19 00:47:46    320s] Set min layer with default ( 2 )
[07/19 00:47:46    320s] Set max layer with default ( 127 )
[07/19 00:47:46    320s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:46    320s] Min route layer (adjusted) = 2
[07/19 00:47:46    320s] Max route layer (adjusted) = 7
[07/19 00:47:46    320s] (I)      clean place blk overflow:
[07/19 00:47:46    320s] (I)      H : enabled 1.00 0
[07/19 00:47:46    320s] (I)      V : enabled 1.00 0
[07/19 00:47:46    320s] (I)      Initializing eGR engine (regular)
[07/19 00:47:46    320s] Set min layer with default ( 2 )
[07/19 00:47:46    320s] Set max layer with default ( 127 )
[07/19 00:47:46    320s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:47:46    320s] Min route layer (adjusted) = 2
[07/19 00:47:46    320s] Max route layer (adjusted) = 7
[07/19 00:47:46    320s] (I)      clean place blk overflow:
[07/19 00:47:46    320s] (I)      H : enabled 1.00 0
[07/19 00:47:46    320s] (I)      V : enabled 1.00 0
[07/19 00:47:46    320s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.78 MB )
[07/19 00:47:46    320s] (I)      Running eGR Regular flow
[07/19 00:47:46    320s] (I)      # wire layers (front) : 8
[07/19 00:47:46    320s] (I)      # wire layers (back)  : 0
[07/19 00:47:46    320s] (I)      min wire layer : 1
[07/19 00:47:46    320s] (I)      max wire layer : 7
[07/19 00:47:46    320s] (I)      # cut layers (front) : 7
[07/19 00:47:46    320s] (I)      # cut layers (back)  : 0
[07/19 00:47:46    320s] (I)      min cut layer : 1
[07/19 00:47:46    320s] (I)      max cut layer : 6
[07/19 00:47:46    320s] (I)      ================================= Layers =================================
[07/19 00:47:46    320s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:46    320s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:47:46    320s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:46    320s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:47:46    320s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:46    320s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:46    320s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:47:46    320s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:47:46    320s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:47:46    320s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:47:46    320s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:47:46    320s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:46    320s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:47:46    320s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:47:46    320s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:47:46    320s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:47:46    320s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:47:46    320s] Finished Early Global Route supply map. mem = 6344.7M
[07/19 00:48:00    405s] Iteration 10: Total net bbox = 1.115e+06 (5.49e+05 5.66e+05)
[07/19 00:48:00    405s]               Est.  stn bbox = 1.281e+06 (6.31e+05 6.50e+05)
[07/19 00:48:00    405s]               cpu = 0:01:25 real = 0:00:14.0 mem = 6472.7M
[07/19 00:48:00    405s] OPERPROF: Finished NP-Place at level 1, CPU:85.462, REAL:14.556, MEM:6376.7M, EPOCH TIME: 1752878880.811622
[07/19 00:48:00    405s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[07/19 00:48:00    405s] MH legal: No MH instances from GP
[07/19 00:48:00    405s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:48:00    405s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6248.7M, DRC: 0)
[07/19 00:48:00    406s] no activity file in design. spp won't run.
[07/19 00:48:00    406s] NP #FI/FS/SF FL/PI: 0/84/0 37963/0
[07/19 00:48:00    406s] no activity file in design. spp won't run.
[07/19 00:48:00    406s] OPERPROF: Starting NP-Place at level 1, MEM:6344.7M, EPOCH TIME: 1752878880.957525
[07/19 00:48:00    406s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48b9f2e020.
[07/19 00:48:00    406s] GP RA stats: MHOnly 0 nrInst 37963 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/19 00:48:03    416s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:6600.7M, EPOCH TIME: 1752878883.127886
[07/19 00:48:03    416s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:6600.7M, EPOCH TIME: 1752878883.128019
[07/19 00:48:03    416s] Iteration 11: Total net bbox = 1.122e+06 (5.53e+05 5.69e+05)
[07/19 00:48:03    416s]               Est.  stn bbox = 1.287e+06 (6.33e+05 6.53e+05)
[07/19 00:48:03    416s]               cpu = 0:00:10.3 real = 0:00:03.0 mem = 6504.7M
[07/19 00:48:03    416s] OPERPROF: Finished NP-Place at level 1, CPU:10.318, REAL:2.177, MEM:6376.7M, EPOCH TIME: 1752878883.134861
[07/19 00:48:03    416s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/19 00:48:03    416s] MH legal: No MH instances from GP
[07/19 00:48:03    416s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 00:48:03    416s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=6248.7M, DRC: 0)
[07/19 00:48:03    416s] Move report: Timing Driven Placement moves 37963 insts, mean move: 38.69 um, max move: 398.58 um 
[07/19 00:48:03    416s] 	Max move on inst (sb_2__2_/mux_bottom_track_17/sg13g2_inv_4_0_): (1410.44, 1419.56) --> (1317.93, 1113.49)
[07/19 00:48:03    416s] no activity file in design. spp won't run.
[07/19 00:48:03    416s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:6248.7M, EPOCH TIME: 1752878883.174221
[07/19 00:48:03    416s] Saved padding area to DB
[07/19 00:48:03    416s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:6248.7M, EPOCH TIME: 1752878883.176071
[07/19 00:48:03    416s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.003, REAL:0.003, MEM:6248.7M, EPOCH TIME: 1752878883.179534
[07/19 00:48:03    416s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:6248.7M, EPOCH TIME: 1752878883.184189
[07/19 00:48:03    416s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/19 00:48:03    416s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.008, REAL:0.008, MEM:6248.7M, EPOCH TIME: 1752878883.191983
[07/19 00:48:03    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.022, REAL:0.021, MEM:6248.7M, EPOCH TIME: 1752878883.195369
[07/19 00:48:03    416s] 
[07/19 00:48:03    416s] Finished Incremental Placement (cpu=0:02:11, real=0:00:26.0, mem=6248.7M)
[07/19 00:48:03    416s] Begin: Reorder Scan Chains
[07/19 00:48:03    416s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 00:48:03    416s] Type 'man IMPSP-9025' for more detail.
[07/19 00:48:03    416s] End: Reorder Scan Chains
[07/19 00:48:03    416s] CongRepair sets shifter mode to gplace
[07/19 00:48:03    416s] TDRefine: refinePlace mode is spiral
[07/19 00:48:03    416s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6248.7M, EPOCH TIME: 1752878883.198505
[07/19 00:48:03    416s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6248.7M, EPOCH TIME: 1752878883.198548
[07/19 00:48:03    416s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6248.7M, EPOCH TIME: 1752878883.198594
[07/19 00:48:03    416s] Processing tracks to init pin-track alignment.
[07/19 00:48:03    416s] z: 1, totalTracks: 1
[07/19 00:48:03    416s] z: 3, totalTracks: 1
[07/19 00:48:03    416s] z: 5, totalTracks: 1
[07/19 00:48:03    416s] z: 7, totalTracks: 1
[07/19 00:48:03    416s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:48:03    416s] Cell fpga_top LLGs are deleted
[07/19 00:48:03    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] # Building fpga_top llgBox search-tree.
[07/19 00:48:03    416s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6248.7M, EPOCH TIME: 1752878883.213326
[07/19 00:48:03    416s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:03    416s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6248.7M, EPOCH TIME: 1752878883.214047
[07/19 00:48:03    416s] Max number of tech site patterns supported in site array is 256.
[07/19 00:48:03    416s] Core basic site is CoreSite
[07/19 00:48:03    416s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:48:03    416s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:48:03    416s] Fast DP-INIT is on for default
[07/19 00:48:03    416s] Keep-away cache is enable on metals: 1-7
[07/19 00:48:03    416s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 00:48:03    416s] Atter site array init, number of instance map data is 0.
[07/19 00:48:03    416s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.023, REAL:0.013, MEM:6248.7M, EPOCH TIME: 1752878883.227335
[07/19 00:48:03    416s] 
[07/19 00:48:03    416s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:03    416s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:03    416s] OPERPROF:         Starting CMU at level 5, MEM:6248.7M, EPOCH TIME: 1752878883.230976
[07/19 00:48:03    416s] OPERPROF:         Finished CMU at level 5, CPU:0.002, REAL:0.002, MEM:6248.7M, EPOCH TIME: 1752878883.232528
[07/19 00:48:03    416s] 
[07/19 00:48:03    416s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:48:03    416s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.031, REAL:0.022, MEM:6248.7M, EPOCH TIME: 1752878883.234872
[07/19 00:48:03    416s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6248.7M, EPOCH TIME: 1752878883.234912
[07/19 00:48:03    416s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6248.7M, EPOCH TIME: 1752878883.235039
[07/19 00:48:03    416s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6248.7MB).
[07/19 00:48:03    416s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.040, MEM:6248.7M, EPOCH TIME: 1752878883.238651
[07/19 00:48:03    416s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.050, REAL:0.040, MEM:6248.7M, EPOCH TIME: 1752878883.238677
[07/19 00:48:03    416s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 00:48:03    416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.2
[07/19 00:48:03    416s] OPERPROF:   Starting Refine-Place at level 2, MEM:6248.7M, EPOCH TIME: 1752878883.240523
[07/19 00:48:03    416s] *** Starting refinePlace (0:06:58 mem=6248.7M) ***
[07/19 00:48:03    416s] Total net bbox length = 1.165e+06 (5.920e+05 5.731e+05) (ext = 6.582e+04)
[07/19 00:48:03    416s] 
[07/19 00:48:03    416s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:03    416s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:03    416s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 00:48:03    416s] Set min layer with default ( 2 )
[07/19 00:48:03    416s] Set max layer with default ( 127 )
[07/19 00:48:03    416s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:03    416s] Min route layer (adjusted) = 2
[07/19 00:48:03    416s] Max route layer (adjusted) = 7
[07/19 00:48:03    416s] Set min layer with default ( 2 )
[07/19 00:48:03    416s] Set max layer with default ( 127 )
[07/19 00:48:03    416s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:03    416s] Min route layer (adjusted) = 2
[07/19 00:48:03    416s] Max route layer (adjusted) = 7
[07/19 00:48:03    416s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6248.7M, EPOCH TIME: 1752878883.280475
[07/19 00:48:03    416s] Starting refinePlace ...
[07/19 00:48:03    416s] Set min layer with default ( 2 )
[07/19 00:48:03    416s] Set max layer with default ( 127 )
[07/19 00:48:03    416s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:03    416s] Min route layer (adjusted) = 2
[07/19 00:48:03    416s] Max route layer (adjusted) = 7
[07/19 00:48:03    416s] Set min layer with default ( 2 )
[07/19 00:48:03    416s] Set max layer with default ( 127 )
[07/19 00:48:03    416s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:03    416s] Min route layer (adjusted) = 2
[07/19 00:48:03    416s] Max route layer (adjusted) = 7
[07/19 00:48:03    416s] DDP initSite1 nrRow 291 nrJob 291
[07/19 00:48:03    416s] DDP markSite nrRow 291 nrJob 291
[07/19 00:48:03    416s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 00:48:03    416s] ** Cut row section cpu time 0:00:00.0.
[07/19 00:48:03    416s]  ** Cut row section real time 0:00:00.0.
[07/19 00:48:03    416s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 00:48:03    417s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=6216.7MB) @(0:06:58 - 0:06:59).
[07/19 00:48:03    417s] Move report: preRPlace moves 37963 insts, mean move: 0.39 um, max move: 7.92 um 
[07/19 00:48:03    417s] 	Max move on inst (grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_47_/g6): (1200.91, 523.65) --> (1205.00, 527.48)
[07/19 00:48:03    417s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/19 00:48:03    417s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:6216.7M, EPOCH TIME: 1752878883.483168
[07/19 00:48:03    417s] Tweakage: fix icg 0, fix clk 0.
[07/19 00:48:03    417s] Tweakage: density cost 0, scale 0.4.
[07/19 00:48:03    417s] Tweakage: activity cost 0, scale 1.0.
[07/19 00:48:03    417s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:6344.7M, EPOCH TIME: 1752878883.523852
[07/19 00:48:03    417s] Cut to 3 partitions.
[07/19 00:48:03    417s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:6344.7M, EPOCH TIME: 1752878883.540003
[07/19 00:48:03    417s] Tweakage perm 3585 insts, flip 14882 insts.
[07/19 00:48:03    417s] Tweakage perm 1936 insts, flip 2375 insts.
[07/19 00:48:03    417s] Tweakage perm 548 insts, flip 487 insts.
[07/19 00:48:03    418s] Tweakage perm 97 insts, flip 82 insts.
[07/19 00:48:04    418s] Tweakage perm 864 insts, flip 2600 insts.
[07/19 00:48:04    418s] Tweakage perm 122 insts, flip 199 insts.
[07/19 00:48:04    418s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:1.427, REAL:0.680, MEM:6344.7M, EPOCH TIME: 1752878884.220164
[07/19 00:48:04    418s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.448, REAL:0.700, MEM:6344.7M, EPOCH TIME: 1752878884.224109
[07/19 00:48:04    419s] Cleanup congestion map
[07/19 00:48:04    419s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.503, REAL:0.750, MEM:6248.7M, EPOCH TIME: 1752878884.233276
[07/19 00:48:04    419s] Move report: Congestion aware Tweak moves 7931 insts, mean move: 6.51 um, max move: 49.92 um 
[07/19 00:48:04    419s] 	Max move on inst (sb_0__1_/mux_right_track_12/sg13g2_inv_1_2_): (547.88, 882.80) --> (497.96, 882.80)
[07/19 00:48:04    419s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:01.0, mem=6248.7mb) @(0:06:59 - 0:07:00).
[07/19 00:48:04    419s] Cleanup congestion map
[07/19 00:48:04    419s] 
[07/19 00:48:04    419s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 00:48:04    419s] 
[07/19 00:48:04    419s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 00:48:04    419s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f48b9059e80.
[07/19 00:48:04    419s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[07/19 00:48:04    419s] 
[07/19 00:48:04    419s]  Legalizing fenced HInst  with 8 physical insts
[07/19 00:48:04    419s] 
[07/19 00:48:04    419s]  Info: 0 filler has been deleted!
[07/19 00:48:04    419s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 00:48:04    419s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 00:48:04    419s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 00:48:04    419s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=6344.7MB) @(0:07:00 - 0:07:01).
[07/19 00:48:04    419s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 00:48:04    419s] Move report: Detail placement moves 37963 insts, mean move: 1.70 um, max move: 49.96 um 
[07/19 00:48:04    419s] 	Max move on inst (sb_0__1_/mux_right_track_12/sg13g2_inv_1_2_): (547.90, 882.78) --> (497.96, 882.80)
[07/19 00:48:04    419s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 6344.7MB
[07/19 00:48:04    419s] Statistics of distance of Instance movement in refine placement:
[07/19 00:48:04    419s]   maximum (X+Y) =        49.96 um
[07/19 00:48:04    419s]   inst (sb_0__1_/mux_right_track_12/sg13g2_inv_1_2_) with max move: (547.903, 882.782) -> (497.96, 882.8)
[07/19 00:48:04    419s]   mean    (X+Y) =         1.70 um
[07/19 00:48:04    419s] Summary Report:
[07/19 00:48:04    419s] Instances move: 37963 (out of 37963 movable)
[07/19 00:48:04    419s] Instances flipped: 0
[07/19 00:48:04    419s] Mean displacement: 1.70 um
[07/19 00:48:04    419s] Max displacement: 49.96 um (Instance: sb_0__1_/mux_right_track_12/sg13g2_inv_1_2_) (547.903, 882.782) -> (497.96, 882.8)
[07/19 00:48:04    419s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/19 00:48:04    419s] 	Violation at original loc: Overlapping with other instance
[07/19 00:48:04    419s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 00:48:04    419s] Total instances moved : 37963
[07/19 00:48:04    419s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:3.116, REAL:1.309, MEM:6344.7M, EPOCH TIME: 1752878884.589349
[07/19 00:48:04    419s] Total net bbox length = 1.092e+06 (5.190e+05 5.727e+05) (ext = 6.579e+04)
[07/19 00:48:04    419s] Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 6344.7MB
[07/19 00:48:04    419s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:01.0, mem=6344.7MB) @(0:06:58 - 0:07:01).
[07/19 00:48:04    419s] *** Finished refinePlace (0:07:01 mem=6344.7M) ***
[07/19 00:48:04    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.2
[07/19 00:48:04    419s] OPERPROF:   Finished Refine-Place at level 2, CPU:3.171, REAL:1.364, MEM:6344.7M, EPOCH TIME: 1752878884.604332
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.96 um
RPlace-Summary:     Max move: inst sb_0__1_/mux_right_track_12/sg13g2_inv_1_2_ cell sg13g2_inv_1 loc (547.90, 882.78) -> (497.96, 882.80)
RPlace-Summary:     Average move dist: 1.70
RPlace-Summary:     Number of inst moved: 37963
RPlace-Summary:     Number of movable inst: 37963
[07/19 00:48:04    419s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 00:48:04    419s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6344.7M, EPOCH TIME: 1752878884.606102
[07/19 00:48:04    419s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 00:48:04    419s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:04    420s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:04    420s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:04    420s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.077, REAL:0.030, MEM:6376.7M, EPOCH TIME: 1752878884.636252
[07/19 00:48:04    420s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:3.301, REAL:1.438, MEM:6376.7M, EPOCH TIME: 1752878884.636339
[07/19 00:48:04    420s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:6376.7M, EPOCH TIME: 1752878884.637312
[07/19 00:48:04    420s] Starting Early Global Route congestion estimation: mem = 6376.7M
[07/19 00:48:04    420s] (I)      Initializing eGR engine (regular)
[07/19 00:48:04    420s] Set min layer with default ( 2 )
[07/19 00:48:04    420s] Set max layer with default ( 127 )
[07/19 00:48:04    420s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:04    420s] Min route layer (adjusted) = 2
[07/19 00:48:04    420s] Max route layer (adjusted) = 7
[07/19 00:48:04    420s] (I)      clean place blk overflow:
[07/19 00:48:04    420s] (I)      H : enabled 1.00 0
[07/19 00:48:04    420s] (I)      V : enabled 1.00 0
[07/19 00:48:04    420s] (I)      Initializing eGR engine (regular)
[07/19 00:48:04    420s] Set min layer with default ( 2 )
[07/19 00:48:04    420s] Set max layer with default ( 127 )
[07/19 00:48:04    420s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:04    420s] Min route layer (adjusted) = 2
[07/19 00:48:04    420s] Max route layer (adjusted) = 7
[07/19 00:48:04    420s] (I)      clean place blk overflow:
[07/19 00:48:04    420s] (I)      H : enabled 1.00 0
[07/19 00:48:04    420s] (I)      V : enabled 1.00 0
[07/19 00:48:04    420s] (I)      Started Early Global Route kernel ( Curr Mem: 5.66 MB )
[07/19 00:48:04    420s] (I)      Running eGR Regular flow
[07/19 00:48:04    420s] (I)      # wire layers (front) : 8
[07/19 00:48:04    420s] (I)      # wire layers (back)  : 0
[07/19 00:48:04    420s] (I)      min wire layer : 1
[07/19 00:48:04    420s] (I)      max wire layer : 7
[07/19 00:48:04    420s] (I)      # cut layers (front) : 7
[07/19 00:48:04    420s] (I)      # cut layers (back)  : 0
[07/19 00:48:04    420s] (I)      min cut layer : 1
[07/19 00:48:04    420s] (I)      max cut layer : 6
[07/19 00:48:04    420s] (I)      ================================= Layers =================================
[07/19 00:48:04    420s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:48:04    420s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:48:04    420s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:48:04    420s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:48:04    420s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:48:04    420s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:48:04    420s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:48:04    420s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:48:04    420s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:48:04    420s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:48:04    420s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:48:04    420s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:48:04    420s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:48:04    420s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:48:04    420s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:48:04    420s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:48:04    420s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:48:04    420s] (I)      Started Import and model ( Curr Mem: 5.66 MB )
[07/19 00:48:04    420s] (I)      == Non-default Options ==
[07/19 00:48:04    420s] (I)      Maximum routing layer                              : 7
[07/19 00:48:04    420s] (I)      Top routing layer                                  : 7
[07/19 00:48:04    420s] (I)      Number of threads                                  : 8
[07/19 00:48:04    420s] (I)      Route tie net to shape                             : auto
[07/19 00:48:04    420s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 00:48:04    420s] (I)      Method to set GCell size                           : row
[07/19 00:48:04    420s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:48:04    420s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:48:04    420s] (I)      ============== Pin Summary ==============
[07/19 00:48:04    420s] (I)      +-------+--------+---------+------------+
[07/19 00:48:04    420s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:48:04    420s] (I)      +-------+--------+---------+------------+
[07/19 00:48:04    420s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 00:48:04    420s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 00:48:04    420s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 00:48:04    420s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:48:04    420s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:48:04    420s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:48:04    420s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 00:48:04    420s] (I)      +-------+--------+---------+------------+
[07/19 00:48:04    420s] (I)      Custom ignore net properties:
[07/19 00:48:04    420s] (I)      1 : NotLegal
[07/19 00:48:04    420s] (I)      Default ignore net properties:
[07/19 00:48:04    420s] (I)      1 : Special
[07/19 00:48:04    420s] (I)      2 : Analog
[07/19 00:48:04    420s] (I)      3 : Fixed
[07/19 00:48:04    420s] (I)      4 : Skipped
[07/19 00:48:04    420s] (I)      5 : MixedSignal
[07/19 00:48:04    420s] (I)      Prerouted net properties:
[07/19 00:48:04    420s] (I)      1 : NotLegal
[07/19 00:48:04    420s] (I)      2 : Special
[07/19 00:48:04    420s] (I)      3 : Analog
[07/19 00:48:04    420s] (I)      4 : Fixed
[07/19 00:48:04    420s] (I)      5 : Skipped
[07/19 00:48:04    420s] (I)      6 : MixedSignal
[07/19 00:48:04    420s] [NR-eGR] Early global route reroute all routable nets
[07/19 00:48:04    420s] (I)      Use row-based GCell size
[07/19 00:48:04    420s] (I)      Use row-based GCell align
[07/19 00:48:04    420s] (I)      layer 0 area = 90000
[07/19 00:48:04    420s] (I)      layer 1 area = 144000
[07/19 00:48:04    420s] (I)      layer 2 area = 144000
[07/19 00:48:04    420s] (I)      layer 3 area = 144000
[07/19 00:48:04    420s] (I)      layer 4 area = 144000
[07/19 00:48:04    420s] (I)      layer 5 area = 0
[07/19 00:48:04    420s] (I)      layer 6 area = 0
[07/19 00:48:04    420s] (I)      GCell unit size   : 3780
[07/19 00:48:04    420s] (I)      GCell multiplier  : 1
[07/19 00:48:04    420s] (I)      GCell row height  : 3780
[07/19 00:48:04    420s] (I)      Actual row height : 3780
[07/19 00:48:04    420s] (I)      GCell align ref   : 425480 425420
[07/19 00:48:04    420s] [NR-eGR] Track table information for default rule: 
[07/19 00:48:04    420s] [NR-eGR] Metal1 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] Metal2 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] Metal3 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] Metal4 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] Metal5 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 00:48:04    420s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 00:48:04    420s] (I)      ================ Default via =================
[07/19 00:48:04    420s] (I)      +---+-------------------+--------------------+
[07/19 00:48:04    420s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:48:04    420s] (I)      +---+-------------------+--------------------+
[07/19 00:48:04    420s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:48:04    420s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:48:04    420s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:48:04    420s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:48:04    420s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:48:04    420s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:48:04    420s] (I)      +---+-------------------+--------------------+
[07/19 00:48:04    420s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:48:04    420s] (I)      Read 29884 PG shapes from cache
[07/19 00:48:04    420s] [NR-eGR] Read 0 clock shapes
[07/19 00:48:04    420s] [NR-eGR] Read 0 other shapes
[07/19 00:48:04    420s] [NR-eGR] #Routing Blockages  : 0
[07/19 00:48:04    420s] [NR-eGR] #Bump Blockages     : 0
[07/19 00:48:04    420s] [NR-eGR] #Instance Blockages : 26000
[07/19 00:48:04    420s] [NR-eGR] #PG Blockages       : 29884
[07/19 00:48:04    420s] [NR-eGR] #Halo Blockages     : 0
[07/19 00:48:04    420s] [NR-eGR] #Boundary Blockages : 0
[07/19 00:48:04    420s] [NR-eGR] #Clock Blockages    : 0
[07/19 00:48:04    420s] [NR-eGR] #Other Blockages    : 0
[07/19 00:48:04    420s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:48:04    420s] [NR-eGR] #prerouted nets         : 0
[07/19 00:48:04    420s] [NR-eGR] #prerouted special nets : 0
[07/19 00:48:04    420s] [NR-eGR] #prerouted wires        : 0
[07/19 00:48:04    420s] [NR-eGR] Read 38097 nets ( ignored 0 )
[07/19 00:48:04    420s] (I)        Front-side 38097 ( ignored 0 )
[07/19 00:48:04    420s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:48:04    420s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:48:04    420s] (I)      handle routing halo
[07/19 00:48:04    420s] (I)      Reading macro buffers
[07/19 00:48:04    420s] (I)      Number of macro buffers: 0
[07/19 00:48:04    420s] (I)      early_global_route_priority property id does not exist.
[07/19 00:48:04    420s] (I)      Read Num Blocks=55884  Num Prerouted Wires=0  Num CS=0
[07/19 00:48:04    420s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:48:04    420s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:48:04    420s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:48:04    420s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:48:04    420s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:48:04    420s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:48:04    420s] (I)      Number of ignored nets                =      0
[07/19 00:48:04    420s] (I)      Number of connected nets              =      0
[07/19 00:48:04    420s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:48:04    420s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:48:04    420s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:48:04    420s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:48:04    420s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:48:04    420s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:48:04    420s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:48:04    420s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 00:48:04    420s] (I)      Ndr track 0 does not exist
[07/19 00:48:04    420s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:48:04    420s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:48:04    420s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:48:04    420s] (I)      Site width          :   480  (dbu)
[07/19 00:48:04    420s] (I)      Row height          :  3780  (dbu)
[07/19 00:48:04    420s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:48:04    420s] (I)      GCell width         :  3780  (dbu)
[07/19 00:48:04    420s] (I)      GCell height        :  3780  (dbu)
[07/19 00:48:04    420s] (I)      Grid                :   491   516     7
[07/19 00:48:04    420s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:48:04    420s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:48:04    420s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[07/19 00:48:04    420s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 00:48:04    420s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:48:04    420s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:48:04    420s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:48:04    420s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[07/19 00:48:04    420s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:48:04    420s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 00:48:04    420s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:48:04    420s] (I)      --------------------------------------------------------
[07/19 00:48:04    420s] 
[07/19 00:48:04    420s] [NR-eGR] ============ Routing rule table ============
[07/19 00:48:04    420s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38033
[07/19 00:48:04    420s] [NR-eGR] ========================================
[07/19 00:48:04    420s] [NR-eGR] 
[07/19 00:48:04    420s] (I)      ==== NDR : (Default) ====
[07/19 00:48:04    420s] (I)      +--------------+--------+
[07/19 00:48:04    420s] (I)      |           ID |      0 |
[07/19 00:48:04    420s] (I)      |      Default |    yes |
[07/19 00:48:04    420s] (I)      |  Clk Special |     no |
[07/19 00:48:04    420s] (I)      | Hard spacing |     no |
[07/19 00:48:04    420s] (I)      |    NDR track | (none) |
[07/19 00:48:04    420s] (I)      |      NDR via | (none) |
[07/19 00:48:04    420s] (I)      |  Extra space |      0 |
[07/19 00:48:04    420s] (I)      |      Shields |      0 |
[07/19 00:48:04    420s] (I)      |   Demand (H) |      1 |
[07/19 00:48:04    420s] (I)      |   Demand (V) |      1 |
[07/19 00:48:04    420s] (I)      |        #Nets |  38033 |
[07/19 00:48:04    420s] (I)      +--------------+--------+
[07/19 00:48:04    420s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:48:04    420s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:48:04    420s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:48:04    420s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:48:04    420s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:48:04    420s] (I)      =============== Blocked Tracks ===============
[07/19 00:48:04    420s] (I)      +-------+---------+----------+---------------+
[07/19 00:48:04    420s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:48:04    420s] (I)      +-------+---------+----------+---------------+
[07/19 00:48:04    420s] (I)      |     1 |       0 |        0 |         0.00% |
[07/19 00:48:04    420s] (I)      |     2 | 2280204 |   978868 |        42.93% |
[07/19 00:48:04    420s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 00:48:04    420s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 00:48:04    420s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 00:48:04    420s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 00:48:04    420s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 00:48:04    420s] (I)      +-------+---------+----------+---------------+
[07/19 00:48:04    420s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 5.69 MB )
[07/19 00:48:04    420s] (I)      Reset routing kernel
[07/19 00:48:04    420s] (I)      Started Global Routing ( Curr Mem: 5.69 MB )
[07/19 00:48:04    420s] (I)      totalPins=123455  totalGlobalPin=120609 (97.69%)
[07/19 00:48:04    420s] (I)      ================== Net Group Info ===================
[07/19 00:48:04    420s] (I)      +----+----------------+--------------+--------------+
[07/19 00:48:04    420s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 00:48:04    420s] (I)      +----+----------------+--------------+--------------+
[07/19 00:48:04    420s] (I)      |  1 |          38033 |    Metal2(2) | TopMetal2(7) |
[07/19 00:48:04    420s] (I)      +----+----------------+--------------+--------------+
[07/19 00:48:04    420s] (I)      total 2D Cap : 4337937 = (2476687 H, 1861250 V)
[07/19 00:48:04    420s] (I)      total 2D Demand : 2839 = (2839 H, 0 V)
[07/19 00:48:05    420s] (I)      init route region map
[07/19 00:48:05    420s] (I)      #blocked GCells = 73967
[07/19 00:48:05    420s] (I)      #regions = 1041
[07/19 00:48:05    420s] (I)      init safety region map
[07/19 00:48:05    420s] (I)      #blocked GCells = 73967
[07/19 00:48:05    420s] (I)      #regions = 1041
[07/19 00:48:05    420s] (I)      Adjusted 0 GCells for pin access
[07/19 00:48:05    420s] [NR-eGR] Layer group 1: route 38033 net(s) in layer range [2, 7]
[07/19 00:48:05    420s] (I)      
[07/19 00:48:05    420s] (I)      ============  Phase 1a Route ============
[07/19 00:48:05    420s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[07/19 00:48:05    420s] (I)      Usage: 333478 = (162152 H, 171326 V) = (6.55% H, 9.20% V) = (6.129e+05um H, 6.476e+05um V)
[07/19 00:48:05    420s] (I)      
[07/19 00:48:05    420s] (I)      ============  Phase 1b Route ============
[07/19 00:48:05    420s] (I)      Usage: 333511 = (162166 H, 171345 V) = (6.55% H, 9.21% V) = (6.130e+05um H, 6.477e+05um V)
[07/19 00:48:05    420s] (I)      Overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 1.260672e+06um
[07/19 00:48:05    420s] (I)      Congestion metric : 0.00%H 0.26%V, 0.26%HV
[07/19 00:48:05    420s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 00:48:05    420s] (I)      
[07/19 00:48:05    420s] (I)      ============  Phase 1c Route ============
[07/19 00:48:05    420s] (I)      Level2 Grid: 99 x 104
[07/19 00:48:05    420s] (I)      Usage: 333531 = (162186 H, 171345 V) = (6.55% H, 9.21% V) = (6.131e+05um H, 6.477e+05um V)
[07/19 00:48:05    420s] (I)      
[07/19 00:48:05    420s] (I)      ============  Phase 1d Route ============
[07/19 00:48:05    421s] (I)      Usage: 333530 = (162185 H, 171345 V) = (6.55% H, 9.21% V) = (6.131e+05um H, 6.477e+05um V)
[07/19 00:48:05    421s] (I)      
[07/19 00:48:05    421s] (I)      ============  Phase 1e Route ============
[07/19 00:48:05    421s] (I)      Usage: 333530 = (162185 H, 171345 V) = (6.55% H, 9.21% V) = (6.131e+05um H, 6.477e+05um V)
[07/19 00:48:05    421s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 1.260743e+06um
[07/19 00:48:05    421s] (I)      
[07/19 00:48:05    421s] (I)      ============  Phase 1l Route ============
[07/19 00:48:05    422s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 00:48:05    422s] (I)      Layer  2:    1332909    177272         1      832788     1442772    (36.60%) 
[07/19 00:48:05    422s] (I)      Layer  3:     877105    152882        51     1018726      972586    (51.16%) 
[07/19 00:48:05    422s] (I)      Layer  4:    1018568     38198         0     1152315     1123245    (50.64%) 
[07/19 00:48:05    422s] (I)      Layer  5:     876485     21141        48     1019056      972255    (51.18%) 
[07/19 00:48:05    422s] (I)      Layer  6:     139005        11         7      177265      114118    (60.84%) 
[07/19 00:48:05    422s] (I)      Layer  7:     117786         6         0      125627      113330    (52.57%) 
[07/19 00:48:05    422s] (I)      Total:       4361858    389510       107     4325775     4738305    (47.72%) 
[07/19 00:48:05    422s] (I)      
[07/19 00:48:05    422s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 00:48:05    422s] [NR-eGR]                        OverCon           OverCon            
[07/19 00:48:05    422s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[07/19 00:48:05    422s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[07/19 00:48:05    422s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:48:05    422s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:48:05    422s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:48:05    422s] [NR-eGR]  Metal3 ( 3)        50( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/19 00:48:05    422s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:48:05    422s] [NR-eGR]  Metal5 ( 5)        48( 0.04%)         0( 0.00%)   ( 0.04%) 
[07/19 00:48:05    422s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[07/19 00:48:05    422s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[07/19 00:48:05    422s] [NR-eGR] ---------------------------------------------------------------
[07/19 00:48:05    422s] [NR-eGR]        Total        99( 0.01%)         2( 0.00%)   ( 0.01%) 
[07/19 00:48:05    422s] [NR-eGR] 
[07/19 00:48:05    422s] (I)      Finished Global Routing ( CPU: 1.82 sec, Real: 0.59 sec, Curr Mem: 5.71 MB )
[07/19 00:48:05    422s] (I)      Updating congestion map
[07/19 00:48:05    422s] (I)      total 2D Cap : 4368910 = (2493778 H, 1875132 V)
[07/19 00:48:05    422s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[07/19 00:48:05    422s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.15 sec, Real: 0.92 sec, Curr Mem: 5.70 MB )
[07/19 00:48:05    422s] Early Global Route congestion estimation runtime: 0.94 seconds, mem = 6376.7M
[07/19 00:48:05    422s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.168, REAL:0.939, MEM:6376.7M, EPOCH TIME: 1752878885.576506
[07/19 00:48:05    422s] OPERPROF: Starting HotSpotCal at level 1, MEM:6376.7M, EPOCH TIME: 1752878885.576544
[07/19 00:48:05    422s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:05    422s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 00:48:05    422s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:05    422s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 00:48:05    422s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:05    422s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 00:48:05    422s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 00:48:05    422s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.008, MEM:6376.7M, EPOCH TIME: 1752878885.584908
[07/19 00:48:05    422s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:6376.7M, EPOCH TIME: 1752878885.587380
[07/19 00:48:05    422s] Starting Early Global Route wiring: mem = 6376.7M
[07/19 00:48:05    422s] (I)      Running track assignment and export wires
[07/19 00:48:05    422s] (I)      Delete wires for 38033 nets 
[07/19 00:48:05    422s] (I)      ============= Track Assignment ============
[07/19 00:48:05    422s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.70 MB )
[07/19 00:48:05    422s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 00:48:05    422s] (I)      Run Multi-thread track assignment
[07/19 00:48:05    422s] (I)      Finished Track Assignment (8T) ( CPU: 0.58 sec, Real: 0.11 sec, Curr Mem: 5.77 MB )
[07/19 00:48:05    422s] (I)      Started Export ( Curr Mem: 5.77 MB )
[07/19 00:48:05    423s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 00:48:05    423s] [NR-eGR] Total eGR-routed clock nets wire length: 49739um, number of vias: 18087
[07/19 00:48:05    423s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:48:05    423s] [NR-eGR]                    Length (um)    Vias 
[07/19 00:48:05    423s] [NR-eGR] ---------------------------------------
[07/19 00:48:05    423s] [NR-eGR]  Metal1     (1V)             0  117852 
[07/19 00:48:05    423s] [NR-eGR]  Metal2     (2H)        500547  186278 
[07/19 00:48:05    423s] [NR-eGR]  Metal3     (3V)        589765    7921 
[07/19 00:48:05    423s] [NR-eGR]  Metal4     (4H)        141117    3006 
[07/19 00:48:05    423s] [NR-eGR]  Metal5     (5V)         80414       6 
[07/19 00:48:05    423s] [NR-eGR]  TopMetal1  (6H)             3       2 
[07/19 00:48:05    423s] [NR-eGR]  TopMetal2  (7V)            25       0 
[07/19 00:48:05    423s] [NR-eGR] ---------------------------------------
[07/19 00:48:05    423s] [NR-eGR]             Total      1311872  315065 
[07/19 00:48:05    423s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:48:05    423s] [NR-eGR] Total half perimeter of net bounding box: 1091717um
[07/19 00:48:05    423s] [NR-eGR] Total length: 1311872um, number of vias: 315065
[07/19 00:48:05    423s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:48:05    423s] (I)      == Layer wire length by net rule ==
[07/19 00:48:05    423s] (I)                           Default 
[07/19 00:48:05    423s] (I)      -----------------------------
[07/19 00:48:05    423s] (I)       Metal1     (1V)         0um 
[07/19 00:48:05    423s] (I)       Metal2     (2H)    500547um 
[07/19 00:48:05    423s] (I)       Metal3     (3V)    589765um 
[07/19 00:48:05    423s] (I)       Metal4     (4H)    141117um 
[07/19 00:48:05    423s] (I)       Metal5     (5V)     80414um 
[07/19 00:48:05    423s] (I)       TopMetal1  (6H)         3um 
[07/19 00:48:05    423s] (I)       TopMetal2  (7V)        25um 
[07/19 00:48:05    423s] (I)      -----------------------------
[07/19 00:48:05    423s] (I)                  Total  1311872um 
[07/19 00:48:05    423s] (I)      == Layer via count by net rule ==
[07/19 00:48:05    423s] (I)                         Default 
[07/19 00:48:05    423s] (I)      ---------------------------
[07/19 00:48:05    423s] (I)       Metal1     (1V)    117852 
[07/19 00:48:05    423s] (I)       Metal2     (2H)    186278 
[07/19 00:48:05    423s] (I)       Metal3     (3V)      7921 
[07/19 00:48:05    423s] (I)       Metal4     (4H)      3006 
[07/19 00:48:05    423s] (I)       Metal5     (5V)         6 
[07/19 00:48:05    423s] (I)       TopMetal1  (6H)         2 
[07/19 00:48:05    423s] (I)       TopMetal2  (7V)         0 
[07/19 00:48:05    423s] (I)      ---------------------------
[07/19 00:48:05    423s] (I)                  Total   315065 
[07/19 00:48:06    423s] (I)      Finished Export ( CPU: 0.57 sec, Real: 0.37 sec, Curr Mem: 5.57 MB )
[07/19 00:48:06    423s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 00:48:06    423s] (I)      Global routing data unavailable, rerun eGR
[07/19 00:48:06    423s] (I)      Initializing eGR engine (regular)
[07/19 00:48:06    423s] Set min layer with default ( 2 )
[07/19 00:48:06    423s] Set max layer with default ( 127 )
[07/19 00:48:06    423s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[07/19 00:48:06    423s] Min route layer (adjusted) = 2
[07/19 00:48:06    423s] Max route layer (adjusted) = 7
[07/19 00:48:06    423s] (I)      clean place blk overflow:
[07/19 00:48:06    423s] (I)      H : enabled 1.00 0
[07/19 00:48:06    423s] (I)      V : enabled 1.00 0
[07/19 00:48:06    423s] Early Global Route wiring runtime: 0.53 seconds, mem = 6294.9M
[07/19 00:48:06    423s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.200, REAL:0.529, MEM:6294.9M, EPOCH TIME: 1752878886.116793
[07/19 00:48:06    423s] OPERPROF: Starting HotSpotCal at level 1, MEM:6294.9M, EPOCH TIME: 1752878886.116832
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 00:48:06    423s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 00:48:06    423s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.010, MEM:6294.9M, EPOCH TIME: 1752878886.126995
[07/19 00:48:06    423s] [hotspot] Hotspot report including placement blocked areas
[07/19 00:48:06    423s] OPERPROF: Starting HotSpotCal at level 1, MEM:6294.9M, EPOCH TIME: 1752878886.127061
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 00:48:06    423s] [hotspot] +------------+---------------+---------------+
[07/19 00:48:06    423s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 00:48:06    423s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 00:48:06    423s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.015, REAL:0.007, MEM:6294.9M, EPOCH TIME: 1752878886.134187
[07/19 00:48:06    423s] 0 delay mode for cte disabled.
[07/19 00:48:06    423s] SKP cleared!
[07/19 00:48:06    423s] 
[07/19 00:48:06    423s] *** Finished incrementalPlace (cpu=0:02:22, real=0:00:31.0)***
[07/19 00:48:06    423s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:6086.9M, EPOCH TIME: 1752878886.155773
[07/19 00:48:06    423s] Deleting eGR PG blockage cache
[07/19 00:48:06    423s] Disable eGR PG blockage caching
[07/19 00:48:06    423s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:6086.9M, EPOCH TIME: 1752878886.155878
[07/19 00:48:06    423s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6086.9M, EPOCH TIME: 1752878886.160117
[07/19 00:48:06    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:06    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:06    423s] Cell fpga_top LLGs are deleted
[07/19 00:48:06    423s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:06    423s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:06    423s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6086.9M, EPOCH TIME: 1752878886.160218
[07/19 00:48:06    423s] Start to check current routing status for nets...
[07/19 00:48:06    423s] All nets are already routed correctly.
[07/19 00:48:06    423s] End to check current routing status for nets (mem=6086.9M)
[07/19 00:48:06    423s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 00:48:06    423s] PreRoute RC Extraction called for design fpga_top.
[07/19 00:48:06    423s] RC Extraction called in multi-corner(2) mode.
[07/19 00:48:06    423s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 00:48:06    423s] Type 'man IMPEXT-6197' for more detail.
[07/19 00:48:06    423s] RCMode: PreRoute
[07/19 00:48:06    423s]       RC Corner Indexes            0       1   
[07/19 00:48:06    423s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 00:48:06    423s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:06    423s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:06    423s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:06    423s] Shrink Factor                : 1.00000
[07/19 00:48:06    423s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 00:48:06    423s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 00:48:06    423s] Updating RC Grid density data for preRoute extraction ...
[07/19 00:48:06    423s] eee: pegSigSF=1.070000
[07/19 00:48:06    423s] Initializing multi-corner resistance tables ...
[07/19 00:48:06    423s] eee: Grid unit RC data computation started
[07/19 00:48:06    423s] eee: Grid unit RC data computation completed
[07/19 00:48:06    423s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 00:48:06    423s] eee: l=2 avDens=0.138162 usedTrk=13464.919039 availTrk=97457.419860 sigTrk=13464.919039
[07/19 00:48:06    423s] eee: l=3 avDens=0.145149 usedTrk=17690.982807 availTrk=121881.445360 sigTrk=17690.982807
[07/19 00:48:06    423s] eee: l=4 avDens=0.041769 usedTrk=5624.498446 availTrk=134657.104415 sigTrk=5624.498446
[07/19 00:48:06    423s] eee: l=5 avDens=0.040475 usedTrk=4217.545639 availTrk=104200.572205 sigTrk=4217.545639
[07/19 00:48:06    423s] eee: l=6 avDens=0.182843 usedTrk=2065.117492 availTrk=11294.472984 sigTrk=2065.117492
[07/19 00:48:06    423s] eee: l=7 avDens=0.133945 usedTrk=2028.719148 availTrk=15145.957903 sigTrk=2028.719148
[07/19 00:48:06    423s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:48:06    423s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 00:48:06    423s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302998 uaWl=1.000000 uaWlH=0.168900 aWlH=0.000000 lMod=0 pMax=0.827200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 00:48:06    423s] eee: NetCapCache creation started. (Current Mem: 6086.906M) 
[07/19 00:48:06    423s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6086.906M) 
[07/19 00:48:06    423s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 00:48:06    423s] eee: Metal Layers Info:
[07/19 00:48:06    423s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:06    423s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 00:48:06    423s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:06    423s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/19 00:48:06    423s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:48:06    423s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:48:06    423s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:48:06    423s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:48:06    423s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/19 00:48:06    423s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/19 00:48:06    423s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:06    423s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 00:48:06    423s] eee: +-----------------------NDR Info-----------------------+
[07/19 00:48:06    423s] eee: NDR Count = 0, Fake NDR = 0
[07/19 00:48:06    423s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 6086.906M)
[07/19 00:48:06    423s] **optDesign ... cpu = 0:03:24, real = 0:01:03, mem = 3566.9M, totSessionCpu=0:07:05 **
[07/19 00:48:06    423s] Starting delay calculation for Setup views
[07/19 00:48:06    424s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:48:06    424s] #################################################################################
[07/19 00:48:06    424s] # Design Stage: PreRoute
[07/19 00:48:06    424s] # Design Name: fpga_top
[07/19 00:48:06    424s] # Design Mode: 130nm
[07/19 00:48:06    424s] # Analysis Mode: MMMC OCV 
[07/19 00:48:06    424s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:48:06    424s] # Signoff Settings: SI Off 
[07/19 00:48:06    424s] #################################################################################
[07/19 00:48:07    425s] Calculate early delays in OCV mode...
[07/19 00:48:07    425s] Calculate late delays in OCV mode...
[07/19 00:48:07    425s] Topological Sorting (REAL = 0:00:00.0, MEM = 6036.9M, InitMEM = 6036.9M)
[07/19 00:48:07    425s] Start delay calculation (fullDC) (8 T). (MEM=3678.25)
[07/19 00:48:07    426s] End AAE Lib Interpolated Model. (MEM=3695.898438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:48:08    435s] Total number of fetched objects 44468
[07/19 00:48:08    435s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 00:48:08    435s] End delay calculation. (MEM=3768.16 CPU=0:00:08.4 REAL=0:00:01.0)
[07/19 00:48:08    435s] End delay calculation (fullDC). (MEM=3768.16 CPU=0:00:09.3 REAL=0:00:01.0)
[07/19 00:48:08    435s] *** CDM Built up (cpu=0:00:11.2  real=0:00:02.0  mem= 6100.9M) ***
[07/19 00:48:09    436s] *** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:03.0 totSessionCpu=0:07:18 mem=6100.9M)
[07/19 00:48:09    436s] Begin: Collecting metrics
[07/19 00:48:09    436s] **INFO: Starting Blocking QThread with 8 CPU
[07/19 00:48:09    436s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/19 00:48:09    436s] Multi-CPU acceleration using 8 CPU(s).
[07/19 00:48:09      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.9M
[07/19 00:48:09      0s] Multithreaded Timing Analysis is initialized with 8 threads
[07/19 00:48:09      0s] 
[07/19 00:48:09      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3664.0M, current mem=2936.8M)
[07/19 00:48:09      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3664.0M, current mem=2936.8M)
[07/19 00:48:09      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.0M
[07/19 00:48:09      0s] 
[07/19 00:48:09      0s] =============================================================================================
[07/19 00:48:09      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[07/19 00:48:09      0s]                                                                                 23.14-s088_1
[07/19 00:48:09      0s] =============================================================================================
[07/19 00:48:09      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:09      0s] ---------------------------------------------------------------------------------------------
[07/19 00:48:09      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 00:48:09      0s] ---------------------------------------------------------------------------------------------
[07/19 00:48:09      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 00:48:09      0s] ---------------------------------------------------------------------------------------------

[07/19 00:48:09    436s]  
_______________________________________________________________________
[07/19 00:48:09    436s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       58.62 |            |              | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5736 |      |     |
| drv_fixing              |     0.000 |    6.207 |         0 |        0 |       58.50 |            |              | 0:00:00  |        5736 |      |     |
| drv_fixing_2            |     0.000 |    6.207 |         0 |        0 |       61.09 |            |              | 0:00:04  |        5825 |    0 |   0 |
| global_opt              |           |    6.207 |           |        0 |       61.09 |            |              | 0:00:01  |        5825 |      |     |
| area_reclaiming         |     0.000 |    6.207 |         0 |        0 |       60.58 |            |              | 0:00:04  |        5849 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:34  |        6109 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 00:48:09    436s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3683.3M, current mem=3683.3M)

[07/19 00:48:09    436s] End: Collecting metrics
[07/19 00:48:09    436s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:02:35.4/0:00:33.7 (4.6), totSession cpu/real = 0:07:17.9/0:05:32.2 (1.3), mem = 6108.9M
[07/19 00:48:09    436s] 
[07/19 00:48:09    436s] =============================================================================================
[07/19 00:48:09    436s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[07/19 00:48:09    436s] =============================================================================================
[07/19 00:48:09    436s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:09    436s] ---------------------------------------------------------------------------------------------
[07/19 00:48:09    436s] [ MetricReport           ]      1   0:00:00.6  (   1.7 % )     0:00:00.6 /  0:00:00.2    0.4
[07/19 00:48:09    436s] [ RefinePlace            ]      1   0:00:01.4  (   4.1 % )     0:00:01.4 /  0:00:03.2    2.3
[07/19 00:48:09    436s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.2
[07/19 00:48:09    436s] [ ExtractRC              ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:48:09    436s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   0.6 % )     0:00:02.5 /  0:00:12.8    5.2
[07/19 00:48:09    436s] [ FullDelayCalc          ]      1   0:00:02.0  (   6.0 % )     0:00:02.0 /  0:00:11.2    5.6
[07/19 00:48:09    436s] [ TimingUpdate           ]      3   0:00:00.6  (   1.8 % )     0:00:00.6 /  0:00:02.7    4.4
[07/19 00:48:09    436s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:09    436s] [ MISC                   ]          0:00:28.7  (  85.0 % )     0:00:28.7 /  0:02:17.6    4.8
[07/19 00:48:09    436s] ---------------------------------------------------------------------------------------------
[07/19 00:48:09    436s]  IncrReplace #1 TOTAL               0:00:33.7  ( 100.0 % )     0:00:33.7 /  0:02:35.4    4.6
[07/19 00:48:09    436s] ---------------------------------------------------------------------------------------------
[07/19 00:48:10    437s] *** Timing Is met
[07/19 00:48:10    437s] *** Check timing (0:00:00.0)
[07/19 00:48:10    439s] *** Timing Is met
[07/19 00:48:10    439s] *** Check timing (0:00:00.0)
[07/19 00:48:10    439s] *** Timing Is met
[07/19 00:48:10    439s] *** Check timing (0:00:00.0)
[07/19 00:48:11    439s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/19 00:48:11    439s] Info: 71 io nets excluded
[07/19 00:48:11    440s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:48:11    440s] ### Creating LA Mngr. totSessionCpu=0:07:21 mem=6132.9M
[07/19 00:48:11    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:21 mem=6132.9M
[07/19 00:48:11    440s] Cell fpga_top LLGs are deleted
[07/19 00:48:11    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6228.9M, EPOCH TIME: 1752878891.104397
[07/19 00:48:11    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6228.9M, EPOCH TIME: 1752878891.105184
[07/19 00:48:11    440s] Max number of tech site patterns supported in site array is 256.
[07/19 00:48:11    440s] Core basic site is CoreSite
[07/19 00:48:11    440s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 00:48:11    440s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 00:48:11    440s] Fast DP-INIT is on for default
[07/19 00:48:11    440s] Atter site array init, number of instance map data is 0.
[07/19 00:48:11    440s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.028, REAL:0.014, MEM:6260.9M, EPOCH TIME: 1752878891.119327
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:11    440s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:11    440s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.034, REAL:0.021, MEM:6260.9M, EPOCH TIME: 1752878891.125169
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 00:48:11    440s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 00:48:11    440s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:48:11    440s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:21 mem=6260.9M
[07/19 00:48:11    440s] OPERPROF: Starting DPlace-Init at level 1, MEM:6260.9M, EPOCH TIME: 1752878891.136714
[07/19 00:48:11    440s] Processing tracks to init pin-track alignment.
[07/19 00:48:11    440s] z: 1, totalTracks: 1
[07/19 00:48:11    440s] z: 3, totalTracks: 1
[07/19 00:48:11    440s] z: 5, totalTracks: 1
[07/19 00:48:11    440s] z: 7, totalTracks: 1
[07/19 00:48:11    440s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:48:11    440s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6260.9M, EPOCH TIME: 1752878891.151115
[07/19 00:48:11    440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:11    440s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:11    440s] OPERPROF:     Starting CMU at level 3, MEM:6260.9M, EPOCH TIME: 1752878891.160856
[07/19 00:48:11    440s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:6260.9M, EPOCH TIME: 1752878891.162265
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:48:11    440s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:6260.9M, EPOCH TIME: 1752878891.164599
[07/19 00:48:11    440s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6260.9M, EPOCH TIME: 1752878891.164639
[07/19 00:48:11    440s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6260.9M, EPOCH TIME: 1752878891.164786
[07/19 00:48:11    440s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6260.9MB).
[07/19 00:48:11    440s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.032, MEM:6260.9M, EPOCH TIME: 1752878891.168496
[07/19 00:48:11    440s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:48:11    440s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 00:48:11    440s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:21 mem=6260.9M
[07/19 00:48:11    440s] Begin: Area Reclaim Optimization
[07/19 00:48:11    440s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:21.3/0:05:33.8 (1.3), mem = 6260.9M
[07/19 00:48:11    440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.7
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] Active Setup views: WORST_CASE 
[07/19 00:48:11    440s] [LDM::Info] TotalInstCnt at InitDesignMc2: 38047
[07/19 00:48:11    440s] ### Creating RouteCongInterface, started
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 00:48:11    440s] 
[07/19 00:48:11    440s] #optDebug: {0, 1.000}
[07/19 00:48:11    440s] ### Creating RouteCongInterface, finished
[07/19 00:48:11    440s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:48:11    440s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:48:11    440s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:48:11    440s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6260.9M, EPOCH TIME: 1752878891.394858
[07/19 00:48:11    440s] Found 0 hard placement blockage before merging.
[07/19 00:48:11    440s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6260.9M, EPOCH TIME: 1752878891.395302
[07/19 00:48:11    440s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.58
[07/19 00:48:11    440s] +---------+---------+--------+--------+------------+--------+
[07/19 00:48:11    440s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 00:48:11    440s] +---------+---------+--------+--------+------------+--------+
[07/19 00:48:11    440s] |   60.58%|        -|   0.000|   0.000|   0:00:00.0| 6260.9M|
[07/19 00:48:11    440s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 00:48:11    440s] |   60.58%|        0|   0.000|   0.000|   0:00:00.0| 6260.9M|
[07/19 00:48:12    443s] |   60.58%|        0|   0.000|   0.000|   0:00:01.0| 6260.9M|
[07/19 00:48:12    443s] |   60.58%|        0|   0.000|   0.000|   0:00:00.0| 6260.9M|
[07/19 00:48:12    443s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 00:48:12    443s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[07/19 00:48:12    443s] |   60.58%|        0|   0.000|   0.000|   0:00:00.0| 6260.9M|
[07/19 00:48:12    443s] +---------+---------+--------+--------+------------+--------+
[07/19 00:48:12    443s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.58
[07/19 00:48:12    443s] 
[07/19 00:48:12    443s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 00:48:12    443s] --------------------------------------------------------------
[07/19 00:48:12    443s] |                                   | Total     | Sequential |
[07/19 00:48:12    443s] --------------------------------------------------------------
[07/19 00:48:12    443s] | Num insts resized                 |       0  |       0    |
[07/19 00:48:12    443s] | Num insts undone                  |       0  |       0    |
[07/19 00:48:12    443s] | Num insts Downsized               |       0  |       0    |
[07/19 00:48:12    443s] | Num insts Samesized               |       0  |       0    |
[07/19 00:48:12    443s] | Num insts Upsized                 |       0  |       0    |
[07/19 00:48:12    443s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 00:48:12    443s] --------------------------------------------------------------
[07/19 00:48:12    443s] Bottom Preferred Layer:
[07/19 00:48:12    443s]     None
[07/19 00:48:12    443s] Via Pillar Rule:
[07/19 00:48:12    443s]     None
[07/19 00:48:12    443s] Finished writing unified metrics of routing constraints.
[07/19 00:48:12    443s] 
[07/19 00:48:12    443s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/19 00:48:12    443s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:01.0) **
[07/19 00:48:12    443s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6260.9M, EPOCH TIME: 1752878892.356447
[07/19 00:48:12    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 00:48:12    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    443s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.087, REAL:0.026, MEM:6260.9M, EPOCH TIME: 1752878892.382446
[07/19 00:48:12    443s] *** Finished re-routing un-routed nets (6260.9M) ***
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
[07/19 00:48:12    443s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[43].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[42].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[44].
[07/19 00:48:12    443s] OPERPROF: Starting DPlace-Init at level 1, MEM:6260.9M, EPOCH TIME: 1752878892.604488
[07/19 00:48:12    443s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6260.9M, EPOCH TIME: 1752878892.619802
[07/19 00:48:12    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    443s] 
[07/19 00:48:12    443s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:12    443s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:12    443s] OPERPROF:     Starting CMU at level 3, MEM:6260.9M, EPOCH TIME: 1752878892.630106
[07/19 00:48:12    443s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:6260.9M, EPOCH TIME: 1752878892.631617
[07/19 00:48:12    444s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.014, MEM:6260.9M, EPOCH TIME: 1752878892.633990
[07/19 00:48:12    444s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6260.9M, EPOCH TIME: 1752878892.634030
[07/19 00:48:12    444s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6260.9M, EPOCH TIME: 1752878892.634223
[07/19 00:48:12    444s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:6260.9M, EPOCH TIME: 1752878892.637721
[07/19 00:48:12    444s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:6260.9M, EPOCH TIME: 1752878892.637985
[07/19 00:48:12    444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.034, MEM:6260.9M, EPOCH TIME: 1752878892.638071
[07/19 00:48:12    444s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:48:12    444s] 
[07/19 00:48:12    444s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=6260.9M) ***
[07/19 00:48:12    444s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:48:12    444s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 38047
[07/19 00:48:12    444s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.7
[07/19 00:48:12    444s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.9/0:00:01.5 (2.6), totSession cpu/real = 0:07:25.2/0:05:35.3 (1.3), mem = 6260.9M
[07/19 00:48:12    444s] 
[07/19 00:48:12    444s] =============================================================================================
[07/19 00:48:12    444s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[07/19 00:48:12    444s] =============================================================================================
[07/19 00:48:12    444s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:12    444s] ---------------------------------------------------------------------------------------------
[07/19 00:48:12    444s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 00:48:12    444s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 00:48:12    444s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 00:48:12    444s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ OptimizationStep       ]      1   0:00:00.4  (  28.9 % )     0:00:00.8 /  0:00:03.0    3.7
[07/19 00:48:12    444s] [ OptSingleIteration     ]      4   0:00:00.1  (   4.4 % )     0:00:00.4 /  0:00:02.6    6.7
[07/19 00:48:12    444s] [ OptGetWeight           ]     38   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ OptEval                ]     38   0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:02.5    7.9
[07/19 00:48:12    444s] [ OptCommit              ]     38   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ PostCommitDelayUpdate  ]     38   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ RefinePlace            ]      1   0:00:00.4  (  24.1 % )     0:00:00.4 /  0:00:00.6    1.5
[07/19 00:48:12    444s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/19 00:48:12    444s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:12    444s] [ MISC                   ]          0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.5
[07/19 00:48:12    444s] ---------------------------------------------------------------------------------------------
[07/19 00:48:12    444s]  AreaOpt #2 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:03.9    2.6
[07/19 00:48:12    444s] ---------------------------------------------------------------------------------------------
[07/19 00:48:12    444s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 00:48:12    444s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6132.9M, EPOCH TIME: 1752878892.720811
[07/19 00:48:12    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:12    444s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.070, REAL:0.020, MEM:6132.9M, EPOCH TIME: 1752878892.740561
[07/19 00:48:12    444s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:01, mem=6132.95M, totSessionCpu=0:07:25).
[07/19 00:48:12    444s] Begin: Collecting metrics
[07/19 00:48:12    444s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       58.62 |            |              | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5736 |      |     |
| drv_fixing              |     0.000 |    6.207 |         0 |        0 |       58.50 |            |              | 0:00:00  |        5736 |      |     |
| drv_fixing_2            |     0.000 |    6.207 |         0 |        0 |       61.09 |            |              | 0:00:04  |        5825 |    0 |   0 |
| global_opt              |           |    6.207 |           |        0 |       61.09 |            |              | 0:00:01  |        5825 |      |     |
| area_reclaiming         |     0.000 |    6.207 |         0 |        0 |       60.58 |            |              | 0:00:04  |        5849 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:34  |        6109 |      |     |
| area_reclaiming_2       |     0.000 |    6.187 |         0 |        0 |       60.58 |            |              | 0:00:01  |        6133 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 00:48:12    444s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3683.3M, current mem=3679.6M)

[07/19 00:48:12    444s] End: Collecting metrics
[07/19 00:48:13    444s] **INFO: Flow update: Design timing is met.
[07/19 00:48:13    444s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[07/19 00:48:13    444s]                                            # bool, default=false, private
[07/19 00:48:13    444s] Begin: GigaOpt postEco DRV Optimization
[07/19 00:48:13    444s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS -max_fanout
[07/19 00:48:13    444s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:25.6/0:05:35.6 (1.3), mem = 6132.9M
[07/19 00:48:13    444s] Info: 71 io nets excluded
[07/19 00:48:13    444s] Info: 2 clock nets excluded from IPO operation.
[07/19 00:48:13    444s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.8
[07/19 00:48:13    444s] 
[07/19 00:48:13    444s] Active Setup views: WORST_CASE 
[07/19 00:48:13    444s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6132.9M, EPOCH TIME: 1752878893.172864
[07/19 00:48:13    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] 
[07/19 00:48:13    444s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:13    444s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:13    444s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.013, MEM:6132.9M, EPOCH TIME: 1752878893.185565
[07/19 00:48:13    444s] 
[07/19 00:48:13    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 00:48:13    444s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 00:48:13    444s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 00:48:13    444s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:26 mem=6132.9M
[07/19 00:48:13    444s] OPERPROF: Starting DPlace-Init at level 1, MEM:6132.9M, EPOCH TIME: 1752878893.196264
[07/19 00:48:13    444s] Processing tracks to init pin-track alignment.
[07/19 00:48:13    444s] z: 1, totalTracks: 1
[07/19 00:48:13    444s] z: 3, totalTracks: 1
[07/19 00:48:13    444s] z: 5, totalTracks: 1
[07/19 00:48:13    444s] z: 7, totalTracks: 1
[07/19 00:48:13    444s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 00:48:13    444s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6132.9M, EPOCH TIME: 1752878893.211447
[07/19 00:48:13    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    444s] 
[07/19 00:48:13    444s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:13    444s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:13    444s] OPERPROF:     Starting CMU at level 3, MEM:6132.9M, EPOCH TIME: 1752878893.221632
[07/19 00:48:13    444s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:6132.9M, EPOCH TIME: 1752878893.223019
[07/19 00:48:13    444s] 
[07/19 00:48:13    444s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 00:48:13    444s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.014, MEM:6132.9M, EPOCH TIME: 1752878893.225399
[07/19 00:48:13    444s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6132.9M, EPOCH TIME: 1752878893.225449
[07/19 00:48:13    444s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6132.9M, EPOCH TIME: 1752878893.225664
[07/19 00:48:13    444s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6132.9MB).
[07/19 00:48:13    444s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.033, MEM:6132.9M, EPOCH TIME: 1752878893.229330
[07/19 00:48:13    444s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 00:48:13    444s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 00:48:13    444s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:26 mem=6132.9M
[07/19 00:48:13    444s] ### Creating RouteCongInterface, started
[07/19 00:48:13    445s] 
[07/19 00:48:13    445s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 00:48:13    445s] 
[07/19 00:48:13    445s] #optDebug: {0, 1.000}
[07/19 00:48:13    445s] ### Creating RouteCongInterface, finished
[07/19 00:48:13    445s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:48:13    445s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 00:48:13    445s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 00:48:13    445s] AoF 5883.6330um
[07/19 00:48:13    445s] [GPS-DRV] Optimizer inputs ============================= 
[07/19 00:48:13    445s] [GPS-DRV] drvFixingStage: Small Scale
[07/19 00:48:13    445s] [GPS-DRV] costLowerBound: 0.1
[07/19 00:48:13    445s] [GPS-DRV] setupTNSCost  : 1
[07/19 00:48:13    445s] [GPS-DRV] maxIter       : 3
[07/19 00:48:13    445s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[07/19 00:48:13    445s] [GPS-DRV] Optimizer parameters ============================= 
[07/19 00:48:13    445s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/19 00:48:13    445s] [GPS-DRV] maxDensity (design): 0.95
[07/19 00:48:13    445s] [GPS-DRV] maxLocalDensity: 0.98
[07/19 00:48:13    445s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/19 00:48:13    445s] [GPS-DRV] Dflt RT Characteristic Length 5282.51um AoF 5883.63um x 1
[07/19 00:48:13    445s] [GPS-DRV] isCPECostingOn: false
[07/19 00:48:13    445s] [GPS-DRV] All active and enabled setup views
[07/19 00:48:13    445s] [GPS-DRV]     WORST_CASE
[07/19 00:48:13    445s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 00:48:13    445s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 00:48:13    445s] [GPS-DRV] maxFanoutLoad on
[07/19 00:48:13    445s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/19 00:48:13    445s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[07/19 00:48:13    445s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/19 00:48:13    445s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:6260.9M, EPOCH TIME: 1752878893.566013
[07/19 00:48:13    445s] Found 0 hard placement blockage before merging.
[07/19 00:48:13    445s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:6260.9M, EPOCH TIME: 1752878893.566291
[07/19 00:48:13    445s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[07/19 00:48:13    445s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/19 00:48:13    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:48:13    445s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/19 00:48:13    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:48:13    445s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 00:48:13    445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:48:13    445s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:48:13    446s] Dumping Information for Job ...
[07/19 00:48:13    446s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:48:13    446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:48:13    446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.19|     0.00|       0|       0|       0| 60.58%|          |         |
[07/19 00:48:13    446s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 00:48:13    446s] Dumping Information for Job ...
[07/19 00:48:13    446s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 00:48:13    446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 00:48:13    446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.19|     0.00|       0|       0|       0| 60.58%| 0:00:00.0|  6260.9M|
[07/19 00:48:13    446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] ###############################################################################
[07/19 00:48:13    446s] #
[07/19 00:48:13    446s] #  Large fanout net report:  
[07/19 00:48:13    446s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/19 00:48:13    446s] #     - current density: 60.58
[07/19 00:48:13    446s] #
[07/19 00:48:13    446s] #  List of high fanout nets:
[07/19 00:48:13    446s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/19 00:48:13    446s] #                   - multi-driver net with 2 drivers
[07/19 00:48:13    446s] #                   - Ignored for optimization
[07/19 00:48:13    446s] #        Net(2):  set[0]: (fanouts = 80)
[07/19 00:48:13    446s] #                   - multi-driver net with 2 drivers
[07/19 00:48:13    446s] #                   - Ignored for optimization
[07/19 00:48:13    446s] #        Net(3):  reset[0]: (fanouts = 80)
[07/19 00:48:13    446s] #                   - multi-driver net with 2 drivers
[07/19 00:48:13    446s] #                   - Ignored for optimization
[07/19 00:48:13    446s] #
[07/19 00:48:13    446s] ###############################################################################
[07/19 00:48:13    446s] Bottom Preferred Layer:
[07/19 00:48:13    446s]     None
[07/19 00:48:13    446s] Via Pillar Rule:
[07/19 00:48:13    446s]     None
[07/19 00:48:13    446s] Finished writing unified metrics of routing constraints.
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] =======================================================================
[07/19 00:48:13    446s]                 Reasons for remaining drv violations
[07/19 00:48:13    446s] =======================================================================
[07/19 00:48:13    446s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] MultiBuffering failure reasons
[07/19 00:48:13    446s] ------------------------------------------------
[07/19 00:48:13    446s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] SingleBuffering failure reasons
[07/19 00:48:13    446s] ------------------------------------------------
[07/19 00:48:13    446s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=6260.9M) ***
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] Deleting 0 temporary hard placement blockage(s).
[07/19 00:48:13    446s] Total-nets :: 38097, Stn-nets :: 64, ratio :: 0.167992 %, Total-len 1.31392e+06, Stn-len 2053.08
[07/19 00:48:13    446s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 00:48:13    446s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:6132.9M, EPOCH TIME: 1752878893.813912
[07/19 00:48:13    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 00:48:13    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    446s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    446s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:13    446s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.075, REAL:0.024, MEM:6132.9M, EPOCH TIME: 1752878893.838143
[07/19 00:48:13    446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.8
[07/19 00:48:13    446s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:00.8 (2.1), totSession cpu/real = 0:07:27.3/0:05:36.4 (1.3), mem = 6132.9M
[07/19 00:48:13    446s] 
[07/19 00:48:13    446s] =============================================================================================
[07/19 00:48:13    446s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.14-s088_1
[07/19 00:48:13    446s] =============================================================================================
[07/19 00:48:13    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:13    446s] ---------------------------------------------------------------------------------------------
[07/19 00:48:13    446s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.2 % )     0:00:00.1 /  0:00:00.1    1.4
[07/19 00:48:13    446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.1 % )     0:00:00.1 /  0:00:00.2    1.9
[07/19 00:48:13    446s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 00:48:13    446s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.5
[07/19 00:48:13    446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.3    5.0
[07/19 00:48:13    446s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ DrvFindVioNets         ]      2   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.3    6.2
[07/19 00:48:13    446s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    3.2
[07/19 00:48:13    446s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 00:48:13    446s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:13    446s] [ MISC                   ]          0:00:00.4  (  49.9 % )     0:00:00.4 /  0:00:00.8    2.1
[07/19 00:48:13    446s] ---------------------------------------------------------------------------------------------
[07/19 00:48:13    446s]  DrvOpt #4 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:01.7    2.1
[07/19 00:48:13    446s] ---------------------------------------------------------------------------------------------
[07/19 00:48:13    446s] Begin: Collecting metrics
[07/19 00:48:13    446s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       58.62 |            |              | 0:00:05  |        5525 |    9 | 240 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5736 |      |     |
| drv_fixing              |     0.000 |    6.207 |         0 |        0 |       58.50 |            |              | 0:00:00  |        5736 |      |     |
| drv_fixing_2            |     0.000 |    6.207 |         0 |        0 |       61.09 |            |              | 0:00:04  |        5825 |    0 |   0 |
| global_opt              |           |    6.207 |           |        0 |       61.09 |            |              | 0:00:01  |        5825 |      |     |
| area_reclaiming         |     0.000 |    6.207 |         0 |        0 |       60.58 |            |              | 0:00:04  |        5849 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:34  |        6109 |      |     |
| area_reclaiming_2       |     0.000 |    6.187 |         0 |        0 |       60.58 |            |              | 0:00:01  |        6133 |      |     |
| drv_eco_fixing          |     0.000 |    6.187 |         0 |        0 |       60.58 |            |              | 0:00:00  |        6133 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 00:48:14    446s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3679.6M, current mem=3678.2M)

[07/19 00:48:14    446s] End: Collecting metrics
[07/19 00:48:14    446s] End: GigaOpt postEco DRV Optimization
[07/19 00:48:14    446s] **INFO: Flow update: Design timing is met.
[07/19 00:48:14    446s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[07/19 00:48:14    446s] **INFO: Flow update: Design timing is met.
[07/19 00:48:14    446s] **INFO: Flow update: Design timing is met.
[07/19 00:48:14    446s] Register exp ratio and priority group on 0 nets on 43505 nets : 
[07/19 00:48:14    446s] 
[07/19 00:48:14    446s] Active setup views:
[07/19 00:48:14    446s]  WORST_CASE
[07/19 00:48:14    446s]   Dominating endpoints: 0
[07/19 00:48:14    446s]   Dominating TNS: -0.000
[07/19 00:48:14    446s] 
[07/19 00:48:14    448s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 00:48:14    448s] PreRoute RC Extraction called for design fpga_top.
[07/19 00:48:14    448s] RC Extraction called in multi-corner(2) mode.
[07/19 00:48:14    448s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 00:48:14    448s] Type 'man IMPEXT-6197' for more detail.
[07/19 00:48:14    448s] RCMode: PreRoute
[07/19 00:48:14    448s]       RC Corner Indexes            0       1   
[07/19 00:48:14    448s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 00:48:14    448s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:14    448s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:14    448s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 00:48:14    448s] Shrink Factor                : 1.00000
[07/19 00:48:14    448s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 00:48:14    448s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[07/19 00:48:14    448s] Grid density data update skipped
[07/19 00:48:14    448s] eee: pegSigSF=1.070000
[07/19 00:48:14    448s] Initializing multi-corner resistance tables ...
[07/19 00:48:14    448s] eee: Grid unit RC data computation started
[07/19 00:48:14    448s] eee: Grid unit RC data computation completed
[07/19 00:48:14    448s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 00:48:14    448s] eee: l=2 avDens=0.138162 usedTrk=13464.919039 availTrk=97457.419860 sigTrk=13464.919039
[07/19 00:48:14    448s] eee: l=3 avDens=0.145149 usedTrk=17690.982807 availTrk=121881.445360 sigTrk=17690.982807
[07/19 00:48:14    448s] eee: l=4 avDens=0.041769 usedTrk=5624.498446 availTrk=134657.104415 sigTrk=5624.498446
[07/19 00:48:14    448s] eee: l=5 avDens=0.040475 usedTrk=4217.545639 availTrk=104200.572205 sigTrk=4217.545639
[07/19 00:48:14    448s] eee: l=6 avDens=0.182843 usedTrk=2065.117492 availTrk=11294.472984 sigTrk=2065.117492
[07/19 00:48:14    448s] eee: l=7 avDens=0.133945 usedTrk=2028.719148 availTrk=15145.957903 sigTrk=2028.719148
[07/19 00:48:14    448s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 00:48:14    448s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 00:48:14    448s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.302998 uaWl=0.000000 uaWlH=0.168900 aWlH=0.000000 lMod=0 pMax=0.827200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 00:48:15    448s] eee: NetCapCache creation started. (Current Mem: 6091.219M) 
[07/19 00:48:15    448s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6091.219M) 
[07/19 00:48:15    448s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 00:48:15    448s] eee: Metal Layers Info:
[07/19 00:48:15    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:15    448s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 00:48:15    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:15    448s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[07/19 00:48:15    448s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:48:15    448s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:48:15    448s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[07/19 00:48:15    448s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[07/19 00:48:15    448s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[07/19 00:48:15    448s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[07/19 00:48:15    448s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 00:48:15    448s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 00:48:15    448s] eee: +-----------------------NDR Info-----------------------+
[07/19 00:48:15    448s] eee: NDR Count = 0, Fake NDR = 0
[07/19 00:48:15    448s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 6091.219M)
[07/19 00:48:15    448s] Skewing Data Summary (End_of_FINAL)
[07/19 00:48:15    448s] 
[07/19 00:48:15    448s] Skew summary for view WORST_CASE:
[07/19 00:48:15    448s] * Accumulated skew : count = 0
[07/19 00:48:15    448s] *     Internal use : count = 0
[07/19 00:48:15    448s] 
[07/19 00:48:15    448s] Starting delay calculation for Setup views
[07/19 00:48:15    449s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 00:48:15    449s] #################################################################################
[07/19 00:48:15    449s] # Design Stage: PreRoute
[07/19 00:48:15    449s] # Design Name: fpga_top
[07/19 00:48:15    449s] # Design Mode: 130nm
[07/19 00:48:15    449s] # Analysis Mode: MMMC OCV 
[07/19 00:48:15    449s] # Parasitics Mode: No SPEF/RCDB 
[07/19 00:48:15    449s] # Signoff Settings: SI Off 
[07/19 00:48:15    449s] #################################################################################
[07/19 00:48:15    450s] Calculate early delays in OCV mode...
[07/19 00:48:15    450s] Calculate late delays in OCV mode...
[07/19 00:48:15    450s] Topological Sorting (REAL = 0:00:00.0, MEM = 6089.2M, InitMEM = 6089.2M)
[07/19 00:48:15    450s] Start delay calculation (fullDC) (8 T). (MEM=3686.65)
[07/19 00:48:15    451s] End AAE Lib Interpolated Model. (MEM=3704.296875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 00:48:17    460s] Total number of fetched objects 44468
[07/19 00:48:17    460s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 00:48:17    460s] End delay calculation. (MEM=3758.37 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 00:48:17    460s] End delay calculation (fullDC). (MEM=3758.37 CPU=0:00:09.3 REAL=0:00:02.0)
[07/19 00:48:17    460s] *** CDM Built up (cpu=0:00:11.2  real=0:00:02.0  mem= 6100.9M) ***
[07/19 00:48:17    461s] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:02.0 totSessionCpu=0:07:42 mem=6100.9M)
[07/19 00:48:17    461s] OPTC: user 20.0
[07/19 00:48:17    461s] Reported timing to dir ./timingReports
[07/19 00:48:17    461s] **optDesign ... cpu = 0:04:02, real = 0:01:14, mem = 3670.5M, totSessionCpu=0:07:43 **
[07/19 00:48:17    461s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6100.9M, EPOCH TIME: 1752878897.651427
[07/19 00:48:17    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:17    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:17    461s] 
[07/19 00:48:17    461s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 00:48:17    461s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 00:48:17    461s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.013, MEM:6100.9M, EPOCH TIME: 1752878897.663927
[07/19 00:48:17    461s] 
[07/19 00:48:17    461s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:17    461s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:24    464s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.581%
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------------

[07/19 00:48:24    464s] Begin: Collecting metrics
[07/19 00:48:24    464s] **INFO: Starting Blocking QThread with 8 CPU
[07/19 00:48:24    464s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/19 00:48:24    464s] Multi-CPU acceleration using 8 CPU(s).
[07/19 00:48:24      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.9M
[07/19 00:48:24      0s] Multithreaded Timing Analysis is initialized with 8 threads
[07/19 00:48:24      0s] 
[07/19 00:48:24      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3678.2M, current mem=3021.4M)
[07/19 00:48:24      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3090.3M, current mem=3027.3M)
[07/19 00:48:24      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), mem = 0.9M
[07/19 00:48:24      0s] 
[07/19 00:48:24      0s] =============================================================================================
[07/19 00:48:24      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[07/19 00:48:24      0s] =============================================================================================
[07/19 00:48:24      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:24      0s] ---------------------------------------------------------------------------------------------
[07/19 00:48:24      0s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:48:24      0s] ---------------------------------------------------------------------------------------------
[07/19 00:48:24      0s]  QThreadWorker #1 TOTAL             0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:48:24      0s] ---------------------------------------------------------------------------------------------

[07/19 00:48:24    464s]  
_______________________________________________________________________
[07/19 00:48:24    464s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 00:48:24    464s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[07/19 00:48:24    464s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[07/19 00:48:24    464s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[07/19 00:48:24    464s] | initial_summary         |           |    0.014 |           |        0 |       58.62 |            |              | 0:00:05  |        5525 |    9 | 240 |
[07/19 00:48:24    464s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        5736 |      |     |
[07/19 00:48:24    464s] | drv_fixing              |     0.000 |    6.207 |         0 |        0 |       58.50 |            |              | 0:00:00  |        5736 |      |     |
[07/19 00:48:24    464s] | drv_fixing_2            |     0.000 |    6.207 |         0 |        0 |       61.09 |            |              | 0:00:04  |        5825 |    0 |   0 |
[07/19 00:48:24    464s] | global_opt              |           |    6.207 |           |        0 |       61.09 |            |              | 0:00:01  |        5825 |      |     |
[07/19 00:48:24    464s] | area_reclaiming         |     0.000 |    6.207 |         0 |        0 |       60.58 |            |              | 0:00:04  |        5849 |      |     |
[07/19 00:48:24    464s] | incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:34  |        6109 |      |     |
[07/19 00:48:24    464s] | area_reclaiming_2       |     0.000 |    6.187 |         0 |        0 |       60.58 |            |              | 0:00:01  |        6133 |      |     |
[07/19 00:48:24    464s] | drv_eco_fixing          |     0.000 |    6.187 |         0 |        0 |       60.58 |            |              | 0:00:00  |        6133 |    0 |   0 |
[07/19 00:48:24    464s] | final_summary           |           |    0.014 |           |        0 |       60.58 |            |              | 0:00:07  |        6133 |    0 |   0 |
[07/19 00:48:24    464s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 00:48:25    464s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3678.2M, current mem=3676.8M)

[07/19 00:48:25    464s] End: Collecting metrics
[07/19 00:48:25    464s] **optDesign ... cpu = 0:04:05, real = 0:01:22, mem = 3676.8M, totSessionCpu=0:07:46 **
[07/19 00:48:25    464s] *** Finished optDesign ***
[07/19 00:48:25    465s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 00:48:25    465s] UM:*                                                                   final
[07/19 00:48:25    465s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 00:48:25    465s] UM:*                                                                   opt_design_prects
[07/19 00:48:31    465s] Info: final physical memory for 9 CRR processes is 823.74MB.
[07/19 00:48:33    465s] Info: Summary of CRR changes:
[07/19 00:48:33    465s]       - Timing transform commits:       0
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:35 real=  0:01:50)
[07/19 00:48:33    465s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:01.4)
[07/19 00:48:33    465s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.3)
[07/19 00:48:33    465s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:17.8 real=0:00:05.7)
[07/19 00:48:33    465s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:22 real=0:00:30.7)
[07/19 00:48:33    465s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:01.0)
[07/19 00:48:33    465s] Deleting Lib Analyzer.
[07/19 00:48:33    465s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 00:48:33    465s] clean pInstBBox. size 0
[07/19 00:48:33    465s] Cell fpga_top LLGs are deleted
[07/19 00:48:33    465s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:33    465s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 00:48:33    465s] Info: pop threads available for lower-level modules during optimization.
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] TimeStamp Deleting Cell Server Begin ...
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] TimeStamp Deleting Cell Server End ...
[07/19 00:48:33    465s] Disable CTE adjustment.
[07/19 00:48:33    465s] Disable Layer aware incrSKP.
[07/19 00:48:33    465s] #optDebug: fT-D <X 1 0 0 0>
[07/19 00:48:33    465s] VSMManager cleared!
[07/19 00:48:33    465s] **place_opt_design ... cpu = 0:04:06, real = 0:01:30, mem = 6132.9M **
[07/19 00:48:33    465s] *** Finished GigaPlace ***
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] *** Summary of all messages that are not suppressed in this session:
[07/19 00:48:33    465s] Severity  ID               Count  Summary                                  
[07/19 00:48:33    465s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[07/19 00:48:33    465s] ERROR     IMPESI-2221         63  No driver %s is found in the delay stage...
[07/19 00:48:33    465s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 00:48:33    465s] WARNING   IMPOPT-7330          8  Net %s has fanout exceed delaycal_use_de...
[07/19 00:48:33    465s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[07/19 00:48:33    465s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[07/19 00:48:33    465s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[07/19 00:48:33    465s] *** Message Summary: 34 warning(s), 63 error(s)
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] *** place_opt_design #1 [finish] () : cpu/real = 0:04:06.0/0:01:30.2 (2.7), totSession cpu/real = 0:07:46.4/0:05:55.8 (1.3), mem = 6132.9M
[07/19 00:48:33    465s] 
[07/19 00:48:33    465s] =============================================================================================
[07/19 00:48:33    465s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[07/19 00:48:33    465s] =============================================================================================
[07/19 00:48:33    465s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 00:48:33    465s] ---------------------------------------------------------------------------------------------
[07/19 00:48:33    465s] [ InitOpt                ]      1   0:00:12.8  (  14.2 % )     0:00:19.0 /  0:00:25.9    1.4
[07/19 00:48:33    465s] [ GlobalOpt              ]      1   0:00:01.1  (   1.2 % )     0:00:01.1 /  0:00:01.3    1.2
[07/19 00:48:33    465s] [ DrvOpt                 ]      4   0:00:05.6  (   6.2 % )     0:00:05.6 /  0:00:15.2    2.7
[07/19 00:48:33    465s] [ SimplifyNetlist        ]      1   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:02.1    1.7
[07/19 00:48:33    465s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:33    465s] [ AreaOpt                ]      2   0:00:04.8  (   5.3 % )     0:00:05.2 /  0:00:17.0    3.3
[07/19 00:48:33    465s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:33    465s] [ ViewPruning            ]     10   0:00:00.5  (   0.5 % )     0:00:01.3 /  0:00:04.1    3.1
[07/19 00:48:33    465s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:11.3 /  0:00:23.6    2.1
[07/19 00:48:33    465s] [ MetricReport           ]     10   0:00:02.3  (   2.6 % )     0:00:02.3 /  0:00:01.6    0.7
[07/19 00:48:33    465s] [ DrvReport              ]      2   0:00:06.4  (   7.1 % )     0:00:06.4 /  0:00:01.4    0.2
[07/19 00:48:33    465s] [ SlackTraversorInit     ]      7   0:00:00.3  (   0.4 % )     0:00:00.7 /  0:00:00.9    1.3
[07/19 00:48:33    465s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:33    465s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.2 % )     0:00:00.2 /  0:00:00.4    2.0
[07/19 00:48:33    465s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:48:33    465s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.9
[07/19 00:48:33    465s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 00:48:33    465s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 00:48:33    465s] [ IncrReplace            ]      1   0:00:28.7  (  31.8 % )     0:00:33.7 /  0:02:35.4    4.6
[07/19 00:48:33    465s] [ RefinePlace            ]      2   0:00:01.7  (   1.9 % )     0:00:01.7 /  0:00:03.7    2.2
[07/19 00:48:33    465s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.3
[07/19 00:48:33    465s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (   1.6 % )     0:00:01.4 /  0:00:03.3    2.3
[07/19 00:48:33    465s] [ ExtractRC              ]      3   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[07/19 00:48:33    465s] [ UpdateTimingGraph      ]      8   0:00:00.6  (   0.6 % )     0:00:10.0 /  0:00:49.9    5.0
[07/19 00:48:33    465s] [ FullDelayCalc          ]      3   0:00:06.4  (   7.1 % )     0:00:06.4 /  0:00:36.0    5.6
[07/19 00:48:33    465s] [ TimingUpdate           ]     33   0:00:04.1  (   4.5 % )     0:00:04.1 /  0:00:18.1    4.4
[07/19 00:48:33    465s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.3    1.9
[07/19 00:48:33    465s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 00:48:33    465s] [ IncrTimingUpdate       ]      7   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.3
[07/19 00:48:33    465s] [ MISC                   ]          0:00:10.2  (  11.3 % )     0:00:10.2 /  0:00:02.9    0.3
[07/19 00:48:33    465s] ---------------------------------------------------------------------------------------------
[07/19 00:48:33    465s]  place_opt_design #1 TOTAL          0:01:30.2  ( 100.0 % )     0:01:30.2 /  0:04:06.0    2.7
[07/19 00:48:33    465s] ---------------------------------------------------------------------------------------------
[07/19 00:48:33    465s] #% End place_opt_design (date=07/19 00:48:33, total cpu=0:04:06, real=0:01:30, peak res=4053.8M, current mem=3592.2M)
[07/19 00:55:44    484s] <CMD> setDesignMode -bottomRoutingLayer 1 -topRoutingLayer 7
[07/19 00:55:44    484s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[07/19 00:55:44    484s] <CMD> earlyGlobalRoute
[07/19 00:55:44    484s] #% Begin earlyGlobalRoute (date=07/19 00:55:44, mem=3592.5M)
[07/19 00:55:44    484s] (I)      Running eGR regular flow
[07/19 00:55:44    484s] Running assign ptn pin
[07/19 00:55:44    484s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 00:55:44    484s] Type 'man IMPPTN-1250' for more detail.
[07/19 00:55:44    484s] Running config msv constraints
[07/19 00:55:44    484s] Running pre-eGR process
[07/19 00:55:44    484s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 00:55:44    484s] Type 'man IMPPTN-1250' for more detail.
[07/19 00:55:44    484s] [NR-eGR] Started Early Global Route ( Curr Mem: 5.20 MB )
[07/19 00:55:44    484s] (I)      Initializing eGR engine (regular)
[07/19 00:55:44    484s] Set min layer with design mode ( 1 )
[07/19 00:55:44    484s] Set max layer with design mode ( 7 )
[07/19 00:55:44    484s] (I)      clean place blk overflow:
[07/19 00:55:44    484s] (I)      H : enabled 1.00 0
[07/19 00:55:44    484s] (I)      V : enabled 1.00 0
[07/19 00:55:44    484s] (I)      Initializing eGR engine (regular)
[07/19 00:55:44    484s] Set min layer with design mode ( 1 )
[07/19 00:55:44    484s] Set max layer with design mode ( 7 )
[07/19 00:55:44    484s] (I)      clean place blk overflow:
[07/19 00:55:44    484s] (I)      H : enabled 1.00 0
[07/19 00:55:44    484s] (I)      V : enabled 1.00 0
[07/19 00:55:44    484s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 5.20 MB )
[07/19 00:55:44    484s] (I)      Running eGR Regular flow
[07/19 00:55:44    484s] (I)      # wire layers (front) : 8
[07/19 00:55:44    484s] (I)      # wire layers (back)  : 0
[07/19 00:55:44    484s] (I)      min wire layer : 1
[07/19 00:55:44    484s] (I)      max wire layer : 7
[07/19 00:55:44    484s] (I)      # cut layers (front) : 7
[07/19 00:55:44    484s] (I)      # cut layers (back)  : 0
[07/19 00:55:44    484s] (I)      min cut layer : 1
[07/19 00:55:44    484s] (I)      max cut layer : 6
[07/19 00:55:44    484s] (I)      ================================= Layers =================================
[07/19 00:55:44    484s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:55:44    484s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 00:55:44    484s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:55:44    484s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 00:55:44    484s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:55:44    484s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:55:44    484s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 00:55:44    484s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 00:55:44    484s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 00:55:44    484s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 00:55:44    484s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 00:55:44    484s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:55:44    484s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 00:55:44    484s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 00:55:44    484s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 00:55:44    484s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 00:55:44    484s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 00:55:44    484s] (I)      Started Import and model ( Curr Mem: 5.20 MB )
[07/19 00:55:44    484s] (I)      == Non-default Options ==
[07/19 00:55:44    484s] (I)      Maximum routing layer                              : 7
[07/19 00:55:44    484s] (I)      Minimum routing layer                              : 1
[07/19 00:55:44    484s] (I)      Top routing layer                                  : 7
[07/19 00:55:44    484s] (I)      Bottom routing layer                               : 1
[07/19 00:55:44    484s] (I)      Number of threads                                  : 8
[07/19 00:55:44    484s] (I)      Route tie net to shape                             : auto
[07/19 00:55:44    484s] (I)      Method to set GCell size                           : row
[07/19 00:55:44    484s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 00:55:44    484s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 00:55:44    484s] (I)      ============== Pin Summary ==============
[07/19 00:55:44    484s] (I)      +-------+--------+---------+------------+
[07/19 00:55:44    484s] (I)      | Layer | # pins | % total |      Group |
[07/19 00:55:44    484s] (I)      +-------+--------+---------+------------+
[07/19 00:55:44    484s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 00:55:44    484s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 00:55:44    484s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 00:55:44    484s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 00:55:44    484s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 00:55:44    484s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 00:55:44    484s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 00:55:44    484s] (I)      +-------+--------+---------+------------+
[07/19 00:55:44    484s] (I)      Custom ignore net properties:
[07/19 00:55:44    484s] (I)      1 : NotLegal
[07/19 00:55:44    484s] (I)      Default ignore net properties:
[07/19 00:55:44    484s] (I)      1 : Special
[07/19 00:55:44    484s] (I)      2 : Analog
[07/19 00:55:44    484s] (I)      3 : Fixed
[07/19 00:55:44    484s] (I)      4 : Skipped
[07/19 00:55:44    484s] (I)      5 : MixedSignal
[07/19 00:55:44    484s] (I)      Prerouted net properties:
[07/19 00:55:44    484s] (I)      1 : NotLegal
[07/19 00:55:44    484s] (I)      2 : Special
[07/19 00:55:44    484s] (I)      3 : Analog
[07/19 00:55:44    484s] (I)      4 : Fixed
[07/19 00:55:44    484s] (I)      5 : Skipped
[07/19 00:55:44    484s] (I)      6 : MixedSignal
[07/19 00:55:44    484s] [NR-eGR] Early global route reroute all routable nets
[07/19 00:55:44    484s] (I)      Use row-based GCell size
[07/19 00:55:44    484s] (I)      Use row-based GCell align
[07/19 00:55:44    484s] (I)      layer 0 area = 90000
[07/19 00:55:44    484s] (I)      layer 1 area = 144000
[07/19 00:55:44    484s] (I)      layer 2 area = 144000
[07/19 00:55:44    484s] (I)      layer 3 area = 144000
[07/19 00:55:44    484s] (I)      layer 4 area = 144000
[07/19 00:55:44    484s] (I)      layer 5 area = 0
[07/19 00:55:44    484s] (I)      layer 6 area = 0
[07/19 00:55:44    484s] (I)      GCell unit size   : 3780
[07/19 00:55:44    484s] (I)      GCell multiplier  : 1
[07/19 00:55:44    484s] (I)      GCell row height  : 3780
[07/19 00:55:44    484s] (I)      Actual row height : 3780
[07/19 00:55:44    484s] (I)      GCell align ref   : 425480 425420
[07/19 00:55:44    484s] [NR-eGR] Track table information for default rule: 
[07/19 00:55:44    484s] [NR-eGR] Metal1 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] Metal2 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] Metal3 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] Metal4 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] Metal5 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 00:55:44    484s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 00:55:44    484s] (I)      ================ Default via =================
[07/19 00:55:44    484s] (I)      +---+-------------------+--------------------+
[07/19 00:55:44    484s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 00:55:44    484s] (I)      +---+-------------------+--------------------+
[07/19 00:55:44    484s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 00:55:44    484s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 00:55:44    484s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 00:55:44    484s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 00:55:44    484s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 00:55:44    484s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 00:55:44    484s] (I)      +---+-------------------+--------------------+
[07/19 00:55:44    485s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 00:55:44    485s] [NR-eGR] Read 33388 PG shapes
[07/19 00:55:44    485s] [NR-eGR] Read 0 clock shapes
[07/19 00:55:44    485s] [NR-eGR] Read 0 other shapes
[07/19 00:55:44    485s] [NR-eGR] #Routing Blockages  : 0
[07/19 00:55:44    485s] [NR-eGR] #Bump Blockages     : 0
[07/19 00:55:44    485s] [NR-eGR] #Instance Blockages : 1249345
[07/19 00:55:44    485s] [NR-eGR] #PG Blockages       : 33388
[07/19 00:55:44    485s] [NR-eGR] #Halo Blockages     : 0
[07/19 00:55:44    485s] [NR-eGR] #Boundary Blockages : 0
[07/19 00:55:44    485s] [NR-eGR] #Clock Blockages    : 0
[07/19 00:55:44    485s] [NR-eGR] #Other Blockages    : 0
[07/19 00:55:44    485s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 00:55:44    485s] [NR-eGR] #prerouted nets         : 0
[07/19 00:55:44    485s] [NR-eGR] #prerouted special nets : 0
[07/19 00:55:44    485s] [NR-eGR] #prerouted wires        : 0
[07/19 00:55:44    485s] [NR-eGR] Read 38097 nets ( ignored 0 )
[07/19 00:55:44    485s] (I)        Front-side 38097 ( ignored 0 )
[07/19 00:55:44    485s] (I)        Back-side  0 ( ignored 0 )
[07/19 00:55:44    485s] (I)        Both-side  0 ( ignored 0 )
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 00:55:44    485s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 00:55:44    485s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 00:55:44    485s] (I)      handle routing halo
[07/19 00:55:44    485s] (I)      Reading macro buffers
[07/19 00:55:44    485s] (I)      Number of macro buffers: 0
[07/19 00:55:44    485s] (I)      early_global_route_priority property id does not exist.
[07/19 00:55:44    485s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=0  Num CS=0
[07/19 00:55:44    485s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 00:55:44    485s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 00:55:44    485s] (I)      Number of ignored nets                =      0
[07/19 00:55:44    485s] (I)      Number of connected nets              =      0
[07/19 00:55:44    485s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 00:55:44    485s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 00:55:44    485s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 00:55:44    485s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 00:55:44    485s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 00:55:44    485s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 00:55:44    485s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 00:55:44    485s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 00:55:44    485s] (I)      Ndr track 0 does not exist
[07/19 00:55:44    485s] (I)      ---------------------Grid Graph Info--------------------
[07/19 00:55:44    485s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 00:55:44    485s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 00:55:44    485s] (I)      Site width          :   480  (dbu)
[07/19 00:55:44    485s] (I)      Row height          :  3780  (dbu)
[07/19 00:55:44    485s] (I)      GCell row height    :  3780  (dbu)
[07/19 00:55:44    485s] (I)      GCell width         :  3780  (dbu)
[07/19 00:55:44    485s] (I)      GCell height        :  3780  (dbu)
[07/19 00:55:44    485s] (I)      Grid                :   491   516     7
[07/19 00:55:44    485s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 00:55:44    485s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 00:55:44    485s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 00:55:44    485s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 00:55:44    485s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 00:55:44    485s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 00:55:44    485s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 00:55:44    485s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 00:55:44    485s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 00:55:44    485s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 00:55:44    485s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 00:55:44    485s] (I)      --------------------------------------------------------
[07/19 00:55:44    485s] 
[07/19 00:55:44    485s] [NR-eGR] ============ Routing rule table ============
[07/19 00:55:44    485s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38033
[07/19 00:55:44    485s] [NR-eGR] ========================================
[07/19 00:55:44    485s] [NR-eGR] 
[07/19 00:55:44    485s] (I)      ==== NDR : (Default) ====
[07/19 00:55:44    485s] (I)      +--------------+--------+
[07/19 00:55:44    485s] (I)      |           ID |      0 |
[07/19 00:55:44    485s] (I)      |      Default |    yes |
[07/19 00:55:44    485s] (I)      |  Clk Special |     no |
[07/19 00:55:44    485s] (I)      | Hard spacing |     no |
[07/19 00:55:44    485s] (I)      |    NDR track | (none) |
[07/19 00:55:44    485s] (I)      |      NDR via | (none) |
[07/19 00:55:44    485s] (I)      |  Extra space |      0 |
[07/19 00:55:44    485s] (I)      |      Shields |      0 |
[07/19 00:55:44    485s] (I)      |   Demand (H) |      1 |
[07/19 00:55:44    485s] (I)      |   Demand (V) |      1 |
[07/19 00:55:44    485s] (I)      |        #Nets |  38033 |
[07/19 00:55:44    485s] (I)      +--------------+--------+
[07/19 00:55:44    485s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:55:44    485s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 00:55:44    485s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:55:44    485s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 00:55:44    485s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 00:55:44    485s] (I)      =============== Blocked Tracks ===============
[07/19 00:55:44    485s] (I)      +-------+---------+----------+---------------+
[07/19 00:55:44    485s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 00:55:44    485s] (I)      +-------+---------+----------+---------------+
[07/19 00:55:44    485s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 00:55:44    485s] (I)      |     2 | 2280204 |   978868 |        42.93% |
[07/19 00:55:44    485s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 00:55:44    485s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 00:55:44    485s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 00:55:44    485s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 00:55:44    485s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 00:55:44    485s] (I)      +-------+---------+----------+---------------+
[07/19 00:55:44    485s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 5.24 MB )
[07/19 00:55:44    485s] (I)      Delete wires for 38033 nets (async)
[07/19 00:55:44    485s] (I)      Reset routing kernel
[07/19 00:55:44    485s] (I)      Started Global Routing ( Curr Mem: 5.24 MB )
[07/19 00:55:44    485s] (I)      totalPins=123455  totalGlobalPin=120609 (97.69%)
[07/19 00:55:44    485s] (I)      ================== Net Group Info ===================
[07/19 00:55:44    485s] (I)      +----+----------------+--------------+--------------+
[07/19 00:55:44    485s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 00:55:44    485s] (I)      +----+----------------+--------------+--------------+
[07/19 00:55:44    485s] (I)      |  1 |          38033 |    Metal1(1) | TopMetal2(7) |
[07/19 00:55:44    485s] (I)      +----+----------------+--------------+--------------+
[07/19 00:55:44    485s] (I)      total 2D Cap : 5018402 = (2476687 H, 2541715 V)
[07/19 00:55:44    485s] (I)      total 2D Demand : 2455 = (0 H, 2455 V)
[07/19 00:55:44    485s] (I)      init route region map
[07/19 00:55:44    485s] (I)      #blocked GCells = 73008
[07/19 00:55:44    485s] (I)      #regions = 1
[07/19 00:55:44    485s] (I)      init safety region map
[07/19 00:55:44    485s] (I)      #blocked GCells = 73008
[07/19 00:55:44    485s] (I)      #regions = 1
[07/19 00:55:44    485s] (I)      Adjusted 0 GCells for pin access
[07/19 00:55:44    485s] [NR-eGR] Layer group 1: route 38033 net(s) in layer range [1, 7]
[07/19 00:55:44    485s] (I)      
[07/19 00:55:44    485s] (I)      ============  Phase 1a Route ============
[07/19 00:55:44    485s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 24
[07/19 00:55:44    485s] (I)      Usage: 328120 = (156802 H, 171318 V) = (6.33% H, 6.74% V) = (5.927e+05um H, 6.476e+05um V)
[07/19 00:55:44    485s] (I)      
[07/19 00:55:44    485s] (I)      ============  Phase 1b Route ============
[07/19 00:55:45    485s] (I)      Usage: 328140 = (156815 H, 171325 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 00:55:45    485s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.240369e+06um
[07/19 00:55:45    485s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/19 00:55:45    485s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 00:55:45    485s] (I)      
[07/19 00:55:45    485s] (I)      ============  Phase 1c Route ============
[07/19 00:55:45    485s] (I)      Level2 Grid: 99 x 104
[07/19 00:55:45    486s] (I)      Usage: 328148 = (156823 H, 171325 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 00:55:45    486s] (I)      
[07/19 00:55:45    486s] (I)      ============  Phase 1d Route ============
[07/19 00:55:45    486s] (I)      Usage: 328158 = (156827 H, 171331 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 00:55:45    486s] (I)      
[07/19 00:55:45    486s] (I)      ============  Phase 1e Route ============
[07/19 00:55:45    486s] (I)      Usage: 328158 = (156827 H, 171331 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 00:55:45    486s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.240437e+06um
[07/19 00:55:45    486s] (I)      
[07/19 00:55:45    486s] (I)      ============  Phase 1l Route ============
[07/19 00:55:45    486s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 00:55:45    486s] (I)      Layer  1:     683809      3328       160     1195685      795627    (60.05%) 
[07/19 00:55:45    486s] (I)      Layer  2:    1332909    162724         2      832788     1442772    (36.60%) 
[07/19 00:55:45    486s] (I)      Layer  3:     881689    135774         1     1018726      972586    (51.16%) 
[07/19 00:55:45    486s] (I)      Layer  4:    1018568     22540         1     1152315     1123245    (50.64%) 
[07/19 00:55:45    486s] (I)      Layer  5:     877345     13033         0     1019056      972255    (51.18%) 
[07/19 00:55:45    486s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 00:55:45    486s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 00:55:45    486s] (I)      Total:       5051179    337399       164     5521459     5533932    (49.94%) 
[07/19 00:55:45    486s] (I)      
[07/19 00:55:45    486s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 00:55:45    486s] [NR-eGR]                        OverCon            
[07/19 00:55:45    486s] [NR-eGR]                         #Gcell     %Gcell
[07/19 00:55:45    486s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 00:55:45    486s] [NR-eGR] ----------------------------------------------
[07/19 00:55:45    486s] [NR-eGR]  Metal1 ( 1)       157( 0.16%)   ( 0.16%) 
[07/19 00:55:45    486s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 00:55:45    486s] [NR-eGR] ----------------------------------------------
[07/19 00:55:45    486s] [NR-eGR]        Total       161( 0.02%)   ( 0.02%) 
[07/19 00:55:45    486s] [NR-eGR] 
[07/19 00:55:45    486s] (I)      Finished Global Routing ( CPU: 1.59 sec, Real: 0.53 sec, Curr Mem: 5.26 MB )
[07/19 00:55:45    486s] (I)      Updating congestion map
[07/19 00:55:45    486s] (I)      total 2D Cap : 5061456 = (2493778 H, 2567678 V)
[07/19 00:55:45    486s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 00:55:45    486s] (I)      Running track assignment and export wires
[07/19 00:55:45    486s] (I)      ============= Track Assignment ============
[07/19 00:55:45    486s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.25 MB )
[07/19 00:55:45    486s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 00:55:45    486s] (I)      Run Multi-thread track assignment
[07/19 00:55:45    487s] (I)      Finished Track Assignment (8T) ( CPU: 0.56 sec, Real: 0.10 sec, Curr Mem: 5.35 MB )
[07/19 00:55:45    487s] (I)      Started Export ( Curr Mem: 5.35 MB )
[07/19 00:55:45    487s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 00:55:45    487s] [NR-eGR] Total eGR-routed clock nets wire length: 49692um, number of vias: 11862
[07/19 00:55:45    487s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:55:45    487s] [NR-eGR]                    Length (um)    Vias 
[07/19 00:55:45    487s] [NR-eGR] ---------------------------------------
[07/19 00:55:45    487s] [NR-eGR]  Metal1     (1V)        119165  123864 
[07/19 00:55:45    487s] [NR-eGR]  Metal2     (2H)        525094   79530 
[07/19 00:55:45    487s] [NR-eGR]  Metal3     (3V)        513206    4830 
[07/19 00:55:45    487s] [NR-eGR]  Metal4     (4H)         83410    1786 
[07/19 00:55:45    487s] [NR-eGR]  Metal5     (5V)         49601     114 
[07/19 00:55:45    487s] [NR-eGR]  TopMetal1  (6H)             4     128 
[07/19 00:55:45    487s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 00:55:45    487s] [NR-eGR] ---------------------------------------
[07/19 00:55:45    487s] [NR-eGR]             Total      1290479  210252 
[07/19 00:55:45    487s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:55:45    487s] [NR-eGR] Total half perimeter of net bounding box: 1091717um
[07/19 00:55:45    487s] [NR-eGR] Total length: 1290479um, number of vias: 210252
[07/19 00:55:45    487s] [NR-eGR] --------------------------------------------------------------------------
[07/19 00:55:45    487s] (I)      == Layer wire length by net rule ==
[07/19 00:55:45    487s] (I)                           Default 
[07/19 00:55:45    487s] (I)      -----------------------------
[07/19 00:55:45    487s] (I)       Metal1     (1V)    119165um 
[07/19 00:55:45    487s] (I)       Metal2     (2H)    525094um 
[07/19 00:55:45    487s] (I)       Metal3     (3V)    513206um 
[07/19 00:55:45    487s] (I)       Metal4     (4H)     83410um 
[07/19 00:55:45    487s] (I)       Metal5     (5V)     49601um 
[07/19 00:55:45    487s] (I)       TopMetal1  (6H)         4um 
[07/19 00:55:45    487s] (I)       TopMetal2  (7V)         0um 
[07/19 00:55:45    487s] (I)      -----------------------------
[07/19 00:55:45    487s] (I)                  Total  1290479um 
[07/19 00:55:45    487s] (I)      == Layer via count by net rule ==
[07/19 00:55:45    487s] (I)                         Default 
[07/19 00:55:45    487s] (I)      ---------------------------
[07/19 00:55:45    487s] (I)       Metal1     (1V)    123864 
[07/19 00:55:45    487s] (I)       Metal2     (2H)     79530 
[07/19 00:55:45    487s] (I)       Metal3     (3V)      4830 
[07/19 00:55:45    487s] (I)       Metal4     (4H)      1786 
[07/19 00:55:45    487s] (I)       Metal5     (5V)       114 
[07/19 00:55:45    487s] (I)       TopMetal1  (6H)       128 
[07/19 00:55:45    487s] (I)       TopMetal2  (7V)         0 
[07/19 00:55:45    487s] (I)      ---------------------------
[07/19 00:55:45    487s] (I)                  Total   210252 
[07/19 00:55:45    488s] (I)      Finished Export ( CPU: 0.55 sec, Real: 0.38 sec, Curr Mem: 5.21 MB )
[07/19 00:55:45    488s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[07/19 00:55:45    488s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 00:55:45    488s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.23 sec, Real: 1.54 sec, Curr Mem: 5.21 MB )
[07/19 00:55:45    488s] [NR-eGR] Finished Early Global Route ( CPU: 3.25 sec, Real: 1.56 sec, Curr Mem: 5.11 MB )
[07/19 00:55:45    488s] (I)      ========================================= Runtime Summary ==========================================
[07/19 00:55:45    488s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[07/19 00:55:45    488s] (I)      ----------------------------------------------------------------------------------------------------
[07/19 00:55:45    488s] (I)       Early Global Route                             100.00%  596.68 sec  598.24 sec  1.56 sec  3.25 sec 
[07/19 00:55:45    488s] (I)       +-Early Global Route kernel                     98.97%  596.68 sec  598.22 sec  1.54 sec  3.23 sec 
[07/19 00:55:45    488s] (I)       | +-Import and model                            29.77%  596.69 sec  597.15 sec  0.46 sec  0.46 sec 
[07/19 00:55:45    488s] (I)       | | +-Create place DB                            8.39%  596.69 sec  596.82 sec  0.13 sec  0.13 sec 
[07/19 00:55:45    488s] (I)       | | | +-Import place data                        8.39%  596.69 sec  596.82 sec  0.13 sec  0.13 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read instances and placement           2.27%  596.69 sec  596.72 sec  0.04 sec  0.04 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read nets                              6.00%  596.72 sec  596.82 sec  0.09 sec  0.09 sec 
[07/19 00:55:45    488s] (I)       | | +-Create route DB                           20.26%  596.82 sec  597.13 sec  0.32 sec  0.32 sec 
[07/19 00:55:45    488s] (I)       | | | +-Import route data (8T)                  20.24%  596.82 sec  597.13 sec  0.31 sec  0.32 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read blockages ( Layer 1-7 )           7.63%  596.86 sec  596.98 sec  0.12 sec  0.12 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read routing blockages               0.00%  596.86 sec  596.86 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read bump blockages                  0.00%  596.86 sec  596.86 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read instance blockages              7.13%  596.86 sec  596.97 sec  0.11 sec  0.11 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read PG blockages                    0.27%  596.97 sec  596.97 sec  0.00 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  596.97 sec  596.97 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read clock blockages                 0.00%  596.97 sec  596.97 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read other blockages                 0.00%  596.97 sec  596.97 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read halo blockages                  0.04%  596.97 sec  596.98 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Read boundary cut boxes              0.00%  596.98 sec  596.98 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read blackboxes                        0.00%  596.98 sec  596.98 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read prerouted                         0.01%  596.98 sec  596.98 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Read nets                              0.93%  596.98 sec  596.99 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Set up via pillars                     0.71%  597.00 sec  597.01 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Initialize 3D grid graph               0.30%  597.01 sec  597.02 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Model blockage capacity                6.69%  597.02 sec  597.12 sec  0.10 sec  0.10 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Initialize 3D capacity               6.26%  597.02 sec  597.12 sec  0.10 sec  0.10 sec 
[07/19 00:55:45    488s] (I)       | | +-Read aux data                              0.00%  597.13 sec  597.13 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | +-Others data preparation                    0.00%  597.13 sec  597.13 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | +-Create route kernel                        0.65%  597.13 sec  597.14 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | +-Global Routing                              34.09%  597.15 sec  597.68 sec  0.53 sec  1.59 sec 
[07/19 00:55:45    488s] (I)       | | +-Initialization                             0.98%  597.15 sec  597.17 sec  0.02 sec  0.03 sec 
[07/19 00:55:45    488s] (I)       | | +-Net group 1                               31.69%  597.17 sec  597.66 sec  0.49 sec  1.54 sec 
[07/19 00:55:45    488s] (I)       | | | +-Generate topology (7T)                   1.93%  597.17 sec  597.20 sec  0.03 sec  0.18 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1a                                 7.06%  597.26 sec  597.37 sec  0.11 sec  0.33 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Pattern routing (8T)                   4.77%  597.26 sec  597.34 sec  0.07 sec  0.29 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.25%  597.34 sec  597.36 sec  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Add via demand to 2D                   0.94%  597.36 sec  597.37 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1b                                 3.40%  597.37 sec  597.43 sec  0.05 sec  0.07 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Monotonic routing (8T)                 1.54%  597.37 sec  597.40 sec  0.02 sec  0.04 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1c                                 1.58%  597.43 sec  597.45 sec  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Two level Routing                      1.58%  597.43 sec  597.45 sec  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Two Level Routing (Regular)          1.31%  597.43 sec  597.45 sec  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Two Level Routing (Strong)           0.17%  597.45 sec  597.45 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1d                                 4.81%  597.45 sec  597.53 sec  0.07 sec  0.39 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Detoured routing (8T)                  4.79%  597.45 sec  597.53 sec  0.07 sec  0.39 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1e                                 0.73%  597.53 sec  597.54 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Route legalization                     0.68%  597.53 sec  597.54 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | | | +-Legalize Blockage Violations         0.67%  597.53 sec  597.54 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | | | +-Phase 1l                                 8.03%  597.54 sec  597.66 sec  0.12 sec  0.47 sec 
[07/19 00:55:45    488s] (I)       | | | | +-Layer assignment (8T)                  7.33%  597.55 sec  597.66 sec  0.11 sec  0.46 sec 
[07/19 00:55:45    488s] (I)       | +-Export cong map                              3.00%  597.68 sec  597.73 sec  0.05 sec  0.05 sec 
[07/19 00:55:45    488s] (I)       | | +-Export 2D cong map                         0.84%  597.72 sec  597.73 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | +-Extract Global 3D Wires                      0.67%  597.73 sec  597.74 sec  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)       | +-Track Assignment (8T)                        6.50%  597.74 sec  597.84 sec  0.10 sec  0.56 sec 
[07/19 00:55:45    488s] (I)       | | +-Initialization                             0.18%  597.74 sec  597.75 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | | +-Track Assignment Kernel                    6.18%  597.75 sec  597.84 sec  0.10 sec  0.55 sec 
[07/19 00:55:45    488s] (I)       | | +-Free Memory                                0.00%  597.84 sec  597.84 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)       | +-Export                                      24.44%  597.84 sec  598.22 sec  0.38 sec  0.55 sec 
[07/19 00:55:45    488s] (I)       | | +-Export DB wires                            3.33%  597.84 sec  597.90 sec  0.05 sec  0.17 sec 
[07/19 00:55:45    488s] (I)       | | | +-Export all nets (8T)                     2.69%  597.85 sec  597.89 sec  0.04 sec  0.13 sec 
[07/19 00:55:45    488s] (I)       | | | +-Set wire vias (8T)                       0.34%  597.89 sec  597.89 sec  0.01 sec  0.03 sec 
[07/19 00:55:45    488s] (I)       | | +-Report wirelength                          5.38%  597.90 sec  597.98 sec  0.08 sec  0.08 sec 
[07/19 00:55:45    488s] (I)       | | +-Update net boxes                           1.09%  597.98 sec  598.00 sec  0.02 sec  0.07 sec 
[07/19 00:55:45    488s] (I)       | | +-Update timing                             14.15%  598.00 sec  598.22 sec  0.22 sec  0.22 sec 
[07/19 00:55:45    488s] (I)       | +-Postprocess design                           0.05%  598.22 sec  598.22 sec  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)      ======================= Summary by functions ========================
[07/19 00:55:45    488s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 00:55:45    488s] (I)      ---------------------------------------------------------------------
[07/19 00:55:45    488s] (I)        0  Early Global Route                  100.00%  1.56 sec  3.25 sec 
[07/19 00:55:45    488s] (I)        1  Early Global Route kernel            98.97%  1.54 sec  3.23 sec 
[07/19 00:55:45    488s] (I)        2  Global Routing                       34.09%  0.53 sec  1.59 sec 
[07/19 00:55:45    488s] (I)        2  Import and model                     29.77%  0.46 sec  0.46 sec 
[07/19 00:55:45    488s] (I)        2  Export                               24.44%  0.38 sec  0.55 sec 
[07/19 00:55:45    488s] (I)        2  Track Assignment (8T)                 6.50%  0.10 sec  0.56 sec 
[07/19 00:55:45    488s] (I)        2  Export cong map                       3.00%  0.05 sec  0.05 sec 
[07/19 00:55:45    488s] (I)        2  Extract Global 3D Wires               0.67%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        3  Net group 1                          31.69%  0.49 sec  1.54 sec 
[07/19 00:55:45    488s] (I)        3  Create route DB                      20.26%  0.32 sec  0.32 sec 
[07/19 00:55:45    488s] (I)        3  Update timing                        14.15%  0.22 sec  0.22 sec 
[07/19 00:55:45    488s] (I)        3  Create place DB                       8.39%  0.13 sec  0.13 sec 
[07/19 00:55:45    488s] (I)        3  Track Assignment Kernel               6.18%  0.10 sec  0.55 sec 
[07/19 00:55:45    488s] (I)        3  Report wirelength                     5.38%  0.08 sec  0.08 sec 
[07/19 00:55:45    488s] (I)        3  Export DB wires                       3.33%  0.05 sec  0.17 sec 
[07/19 00:55:45    488s] (I)        3  Initialization                        1.16%  0.02 sec  0.03 sec 
[07/19 00:55:45    488s] (I)        3  Update net boxes                      1.09%  0.02 sec  0.07 sec 
[07/19 00:55:45    488s] (I)        3  Export 2D cong map                    0.84%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        3  Create route kernel                   0.65%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        4  Import route data (8T)               20.24%  0.31 sec  0.32 sec 
[07/19 00:55:45    488s] (I)        4  Import place data                     8.39%  0.13 sec  0.13 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1l                              8.03%  0.12 sec  0.47 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1a                              7.06%  0.11 sec  0.33 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1d                              4.81%  0.07 sec  0.39 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1b                              3.40%  0.05 sec  0.07 sec 
[07/19 00:55:45    488s] (I)        4  Export all nets (8T)                  2.69%  0.04 sec  0.13 sec 
[07/19 00:55:45    488s] (I)        4  Generate topology (7T)                1.93%  0.03 sec  0.18 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1c                              1.58%  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)        4  Phase 1e                              0.73%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        4  Set wire vias (8T)                    0.34%  0.01 sec  0.03 sec 
[07/19 00:55:45    488s] (I)        5  Read blockages ( Layer 1-7 )          7.63%  0.12 sec  0.12 sec 
[07/19 00:55:45    488s] (I)        5  Layer assignment (8T)                 7.33%  0.11 sec  0.46 sec 
[07/19 00:55:45    488s] (I)        5  Read nets                             6.93%  0.11 sec  0.11 sec 
[07/19 00:55:45    488s] (I)        5  Model blockage capacity               6.69%  0.10 sec  0.10 sec 
[07/19 00:55:45    488s] (I)        5  Detoured routing (8T)                 4.79%  0.07 sec  0.39 sec 
[07/19 00:55:45    488s] (I)        5  Pattern routing (8T)                  4.77%  0.07 sec  0.29 sec 
[07/19 00:55:45    488s] (I)        5  Read instances and placement          2.27%  0.04 sec  0.04 sec 
[07/19 00:55:45    488s] (I)        5  Two level Routing                     1.58%  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)        5  Monotonic routing (8T)                1.54%  0.02 sec  0.04 sec 
[07/19 00:55:45    488s] (I)        5  Pattern Routing Avoiding Blockages    1.25%  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)        5  Add via demand to 2D                  0.94%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        5  Set up via pillars                    0.71%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        5  Route legalization                    0.68%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        5  Initialize 3D grid graph              0.30%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read instance blockages               7.13%  0.11 sec  0.11 sec 
[07/19 00:55:45    488s] (I)        6  Initialize 3D capacity                6.26%  0.10 sec  0.10 sec 
[07/19 00:55:45    488s] (I)        6  Two Level Routing (Regular)           1.31%  0.02 sec  0.02 sec 
[07/19 00:55:45    488s] (I)        6  Legalize Blockage Violations          0.67%  0.01 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        6  Read PG blockages                     0.27%  0.00 sec  0.01 sec 
[07/19 00:55:45    488s] (I)        6  Two Level Routing (Strong)            0.17%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] (I)        7  Allocate memory for PG via list       0.08%  0.00 sec  0.00 sec 
[07/19 00:55:45    488s] Running post-eGR process
[07/19 00:55:45    488s] #% End earlyGlobalRoute (date=07/19 00:55:45, total cpu=0:00:03.3, real=0:00:01.0, peak res=3592.5M, current mem=3498.4M)
[07/19 00:56:21    489s] <CMD> add_ndr -width {Metal1 0.32 Metal2 0.4 Metal3 0.4 Metal4 0.4 Metal5 0.4 TopMetal1 3.28 TopMetal2 4 } -spacing {Metal1 0.36 Metal2 0.42 Metal3 0.42 Metal4 0.42 Metal5 0.42 TopMetal1 3.28 TopMetal2 4 } -name 2w2s
[07/19 00:56:29    490s] unknown or ambiguous subcommand "non_default_rule": must be children, code, current, delete, ensemble, eval, exists, export, forget, import, inscope, origin, parent, path, qualifiers, tail, unknown, upvar, or which
[07/19 00:56:29    490s] invalid command name "-bottom_preferred_layer"
[07/19 00:56:29    490s] invalid command name "-preferredExtraSpace"
[07/19 01:05:13    513s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer Metal4 -top_preferred_layer Metal5 -shield_net vss -shield_side both_side
[07/19 01:05:48    515s] <CMD> set_ccopt_property route_type net_type trunkclkroute
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] Usage: set_ccopt_property [-help] <name> <value> [-cell <name>] [-clock_tree <name>]
[07/19 01:05:48    515s]                           [-clock_tree_source_group <name>] [-delay_corner <name>]
[07/19 01:05:48    515s]                           [-flexible_htree <name>] [-help <name>] [-inst <name>]
[07/19 01:05:48    515s]                           [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>]
[07/19 01:05:48    515s]                           [-power_domain <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] **ERROR: (IMPTCM-48):	"trunkclkroute" is not a legal option for command "set_ccopt_property". Either the current option or an option prior to it is not specified correctly.

[07/19 01:05:48    515s] <CMD> set_ccopt_property route_type net_type leafclkroute
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] Usage: set_ccopt_property [-help] <name> <value> [-cell <name>] [-clock_tree <name>]
[07/19 01:05:48    515s]                           [-clock_tree_source_group <name>] [-delay_corner <name>]
[07/19 01:05:48    515s]                           [-flexible_htree <name>] [-help <name>] [-inst <name>]
[07/19 01:05:48    515s]                           [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>]
[07/19 01:05:48    515s]                           [-power_domain <name>] [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] **ERROR: (IMPTCM-48):	"leafclkroute" is not a legal option for command "set_ccopt_property". Either the current option or an option prior to it is not specified correctly.

[07/19 01:05:48    515s] <CMD> set_ccopt_property buffer_cells {sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8}
[07/19 01:05:48    515s] <CMD> set_ccopt_property inverter_cells {sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8}
[07/19 01:05:48    515s] <CMD> set_ccopt_property delay_cells {sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1}
[07/19 01:05:48    515s] <CMD> set_ccopt_property clock_gating_cells {sg13g2_lgcp_1 sg13g2_slgcp_1}
[07/19 01:05:48    515s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[07/19 01:05:48    515s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[07/19 01:05:48    515s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/19 01:05:48    515s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 01:05:48    515s] Summary for sequential cells identification: 
[07/19 01:05:48    515s]   Identified SBFF number: 3
[07/19 01:05:48    515s]   Identified MBFF number: 0
[07/19 01:05:48    515s]   Identified SB Latch number: 5
[07/19 01:05:48    515s]   Identified MB Latch number: 0
[07/19 01:05:48    515s]   Not identified SBFF number: 0
[07/19 01:05:48    515s]   Not identified MBFF number: 0
[07/19 01:05:48    515s]   Not identified SB Latch number: 0
[07/19 01:05:48    515s]   Not identified MB Latch number: 0
[07/19 01:05:48    515s]   Number of sequential cells which are not FFs: 2
[07/19 01:05:48    515s]  Visiting view : WORST_CASE
[07/19 01:05:48    515s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 01:05:48    515s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 01:05:48    515s]  Visiting view : Best_CASE
[07/19 01:05:48    515s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 01:05:48    515s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 01:05:48    515s] TLC MultiMap info (StdDelay):
[07/19 01:05:48    515s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 01:05:48    515s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 01:05:48    515s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 01:05:48    515s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 01:05:48    515s]  Setting StdDelay to: 25.6ps
[07/19 01:05:48    515s] 
[07/19 01:05:48    515s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 01:05:48    515s] Reset timing graph...
[07/19 01:05:48    515s] Ignoring AAE DB Resetting ...
[07/19 01:05:48    515s] Reset timing graph done.
[07/19 01:05:48    515s] Ignoring AAE DB Resetting ...
[07/19 01:05:49    517s] Analyzing clock structure...
[07/19 01:05:50    517s] Analyzing clock structure done.
[07/19 01:05:50    517s] Reset timing graph...
[07/19 01:05:50    517s] Ignoring AAE DB Resetting ...
[07/19 01:05:50    517s] Reset timing graph done.
[07/19 01:05:50    517s] Wrote: ccopt.spec
[07/19 01:05:59    518s] <CMD> get_ccopt_clock_trees
[07/19 01:05:59    518s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[07/19 01:05:59    518s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin {clk[0]} true
[07/19 01:05:59    518s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin {prog_clk[0]} true
[07/19 01:05:59    518s] <CMD> create_ccopt_clock_tree -name {prog_clk[0]} -source {prog_clk[0]} -no_skew_group
[07/19 01:05:59    518s] Extracting original clock gating for prog_clk[0]...
[07/19 01:05:59    518s]   clock_tree prog_clk[0] contains 5317 sinks and 0 clock gates.
[07/19 01:05:59    518s] Extracting original clock gating for prog_clk[0] done.
[07/19 01:05:59    518s] <CMD> set_ccopt_property clock_period -pin {prog_clk[0]} 7
[07/19 01:05:59    518s] <CMD> create_ccopt_clock_tree -name {clk[0]} -source {clk[0]} -no_skew_group
[07/19 01:05:59    518s] Extracting original clock gating for clk[0]...
[07/19 01:05:59    518s]   clock_tree clk[0] contains 80 sinks and 0 clock gates.
[07/19 01:05:59    518s] Extracting original clock gating for clk[0] done.
[07/19 01:05:59    518s] <CMD> set_ccopt_property clock_period -pin {clk[0]} 7
[07/19 01:05:59    518s] <CMD> set_ccopt_property timing_connectivity_info {}
[07/19 01:05:59    518s] <CMD> create_ccopt_skew_group -name {clk[0]/CONSTRAINTS} -sources {clk[0]} -auto_sinks
[07/19 01:05:59    518s] The skew group clk[0]/CONSTRAINTS was created. It contains 80 sinks and 1 sources.
[07/19 01:05:59    518s] <CMD> set_ccopt_property include_source_latency -skew_group {clk[0]/CONSTRAINTS} true
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group {clk[0]/CONSTRAINTS} {clk[0]}
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group {clk[0]/CONSTRAINTS} {CONSTRAINTS  }
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group {clk[0]/CONSTRAINTS} {MAX_DEALY MIN_DEALY}
[07/19 01:05:59    518s] <CMD> create_ccopt_skew_group -name {prog_clk[0]/CONSTRAINTS} -sources {prog_clk[0]} -auto_sinks
[07/19 01:05:59    518s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 5317 sinks and 1 sources.
[07/19 01:05:59    518s] <CMD> set_ccopt_property include_source_latency -skew_group {prog_clk[0]/CONSTRAINTS} true
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group {prog_clk[0]/CONSTRAINTS} {prog_clk[0]}
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group {prog_clk[0]/CONSTRAINTS} {CONSTRAINTS  }
[07/19 01:05:59    518s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group {prog_clk[0]/CONSTRAINTS} {MAX_DEALY MIN_DEALY}
[07/19 01:05:59    518s] <CMD> check_ccopt_clock_tree_convergence
[07/19 01:05:59    518s] Checking clock tree convergence...
[07/19 01:05:59    518s] Checking clock tree convergence done.
[07/19 01:05:59    518s] <CMD> get_ccopt_property auto_design_state_for_ilms
[07/19 01:06:47    520s] <CMD> clock_opt_design -cts
[07/19 01:06:47    520s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:08:41.5/0:24:10.4 (0.4), mem = 6115.2M
[07/19 01:06:47    520s] **INFO: User's settings:
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_auto_stop                    false
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_fix_antenna                  false
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_on_grid_only                 0
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_post_route_spread_wire       1
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_post_route_swap_via          {}
[07/19 01:06:47    520s] setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
[07/19 01:06:47    520s] setNanoRouteMode -route_extract_third_party_compatible      false
[07/19 01:06:47    520s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.6
[07/19 01:06:47    520s] setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
[07/19 01:06:47    520s] setNanoRouteMode -timingEngine                              {}
[07/19 01:06:47    520s] setDesignMode -bottomRoutingLayer                           1
[07/19 01:06:47    520s] setDesignMode -process                                      130
[07/19 01:06:47    520s] setDesignMode -topRoutingLayer                              7
[07/19 01:06:47    520s] setExtractRCMode -coupling_c_th                             0.4
[07/19 01:06:47    520s] setExtractRCMode -engine                                    preRoute
[07/19 01:06:47    520s] setExtractRCMode -relative_c_th                             1
[07/19 01:06:47    520s] setExtractRCMode -total_c_th                                0
[07/19 01:06:47    520s] setDelayCalMode -enable_high_fanout                         true
[07/19 01:06:47    520s] setDelayCalMode -enable_ideal_seq_async_pins                false
[07/19 01:06:47    520s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[07/19 01:06:47    520s] setDelayCalMode -engine                                     aae
[07/19 01:06:47    520s] setDelayCalMode -ignoreNetLoad                              false
[07/19 01:06:47    520s] setDelayCalMode -socv_accuracy_mode                         low
[07/19 01:06:47    520s] setPlaceMode -maxRouteLayer                                 7
[07/19 01:06:47    520s] setPlaceMode -place_design_floorplan_mode                   false
[07/19 01:06:47    520s] setPlaceMode -place_detail_check_route                      false
[07/19 01:06:47    520s] setPlaceMode -place_detail_preserve_routing                 true
[07/19 01:06:47    520s] setPlaceMode -place_detail_remove_affected_routing          false
[07/19 01:06:47    520s] setPlaceMode -place_detail_swap_eeq_cells                   false
[07/19 01:06:47    520s] setPlaceMode -place_global_clock_gate_aware                 true
[07/19 01:06:47    520s] setPlaceMode -place_global_cong_effort                      auto
[07/19 01:06:47    520s] setPlaceMode -place_global_ignore_scan                      true
[07/19 01:06:47    520s] setPlaceMode -place_global_ignore_spare                     false
[07/19 01:06:47    520s] setPlaceMode -place_global_module_aware_spare               false
[07/19 01:06:47    520s] setPlaceMode -place_global_place_io_pins                    false
[07/19 01:06:47    520s] setPlaceMode -place_global_reorder_scan                     true
[07/19 01:06:47    520s] setPlaceMode -powerDriven                                   false
[07/19 01:06:47    520s] setPlaceMode -timingDriven                                  true
[07/19 01:06:47    520s] setRouteMode -earlyGlobalHonorMsvRouteConstraint            false
[07/19 01:06:47    520s] setRouteMode -earlyGlobalRoutePartitionPinGuide             true
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] Hard fence disabled
[07/19 01:06:47    520s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:6115.2M, EPOCH TIME: 1752880007.769659
[07/19 01:06:47    520s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:6115.2M, EPOCH TIME: 1752880007.769714
[07/19 01:06:47    520s] OPERPROF:     Starting DPlace-Init at level 3, MEM:6115.2M, EPOCH TIME: 1752880007.769771
[07/19 01:06:47    520s] Processing tracks to init pin-track alignment.
[07/19 01:06:47    520s] z: 1, totalTracks: 1
[07/19 01:06:47    520s] z: 3, totalTracks: 1
[07/19 01:06:47    520s] z: 5, totalTracks: 1
[07/19 01:06:47    520s] z: 7, totalTracks: 1
[07/19 01:06:47    520s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:47    520s] Cell fpga_top LLGs are deleted
[07/19 01:06:47    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] # Building fpga_top llgBox search-tree.
[07/19 01:06:47    520s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:6115.2M, EPOCH TIME: 1752880007.785805
[07/19 01:06:47    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:6115.2M, EPOCH TIME: 1752880007.787471
[07/19 01:06:47    520s] Max number of tech site patterns supported in site array is 256.
[07/19 01:06:47    520s] Core basic site is CoreSite
[07/19 01:06:47    520s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:06:47    520s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:06:47    520s] Fast DP-INIT is on for default
[07/19 01:06:47    520s] Keep-away cache is enable on metals: 1-7
[07/19 01:06:47    520s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:06:47    520s] Atter site array init, number of instance map data is 0.
[07/19 01:06:47    520s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.028, REAL:0.015, MEM:6115.2M, EPOCH TIME: 1752880007.802522
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:47    520s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:47    520s] OPERPROF:         Starting CMU at level 5, MEM:6115.2M, EPOCH TIME: 1752880007.805896
[07/19 01:06:47    520s] OPERPROF:         Finished CMU at level 5, CPU:0.003, REAL:0.002, MEM:6115.2M, EPOCH TIME: 1752880007.807588
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:47    520s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.038, REAL:0.024, MEM:6115.2M, EPOCH TIME: 1752880007.809928
[07/19 01:06:47    520s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:6115.2M, EPOCH TIME: 1752880007.809969
[07/19 01:06:47    520s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:6115.2M, EPOCH TIME: 1752880007.810110
[07/19 01:06:47    520s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6115.2MB).
[07/19 01:06:47    520s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.058, REAL:0.044, MEM:6115.2M, EPOCH TIME: 1752880007.813698
[07/19 01:06:47    520s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.058, REAL:0.044, MEM:6115.2M, EPOCH TIME: 1752880007.813725
[07/19 01:06:47    520s] TDRefine: refinePlace mode is spiral
[07/19 01:06:47    520s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:06:47    520s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.3
[07/19 01:06:47    520s] OPERPROF:   Starting Refine-Place at level 2, MEM:6115.2M, EPOCH TIME: 1752880007.816022
[07/19 01:06:47    520s] *** Starting refinePlace (0:08:42 mem=6115.2M) ***
[07/19 01:06:47    520s] Total net bbox length = 1.092e+06 (5.190e+05 5.727e+05) (ext = 6.579e+04)
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:47    520s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:47    520s] Set min layer with design mode ( 1 )
[07/19 01:06:47    520s] Set max layer with design mode ( 7 )
[07/19 01:06:47    520s] Set min layer with design mode ( 1 )
[07/19 01:06:47    520s] Set max layer with design mode ( 7 )
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] Starting Small incrNP...
[07/19 01:06:47    520s] User Input Parameters:
[07/19 01:06:47    520s] - Congestion Driven    : Off
[07/19 01:06:47    520s] - Timing Driven        : Off
[07/19 01:06:47    520s] - Area-Violation Based : Off
[07/19 01:06:47    520s] - Start Rollback Level : -5
[07/19 01:06:47    520s] - Legalized            : On
[07/19 01:06:47    520s] - Window Based         : Off
[07/19 01:06:47    520s] - eDen incr mode       : Off
[07/19 01:06:47    520s] - Small incr mode      : On
[07/19 01:06:47    520s] 
[07/19 01:06:47    520s] default core: bins with density > 0.750 = 33.46 % ( 271 / 810 )
[07/19 01:06:47    520s] Density distribution unevenness ratio = 15.872%
[07/19 01:06:47    520s] Density distribution unevenness ratio (U70) = 5.394%
[07/19 01:06:47    520s] Density distribution unevenness ratio (U80) = 0.052%
[07/19 01:06:47    520s] Density distribution unevenness ratio (U90) = 0.000%
[07/19 01:06:47    520s] cost 0.829114, thresh 1.000000
[07/19 01:06:47    520s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=6115.2M)
[07/19 01:06:47    520s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:06:47    520s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:6115.2M, EPOCH TIME: 1752880007.861291
[07/19 01:06:47    520s] Starting refinePlace ...
[07/19 01:06:47    520s] Set min layer with design mode ( 1 )
[07/19 01:06:47    520s] Set max layer with design mode ( 7 )
[07/19 01:06:47    520s] Set min layer with design mode ( 1 )
[07/19 01:06:47    520s] Set max layer with design mode ( 7 )
[07/19 01:06:47    520s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:06:47    520s] DDP markSite nrRow 291 nrJob 291
[07/19 01:06:47    520s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:06:47    520s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=6115.2MB) @(0:08:42 - 0:08:42).
[07/19 01:06:47    520s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:47    520s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:47    520s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 6115.2MB
[07/19 01:06:47    520s] Statistics of distance of Instance movement in refine placement:
[07/19 01:06:47    520s]   maximum (X+Y) =         0.00 um
[07/19 01:06:47    520s]   mean    (X+Y) =         0.00 um
[07/19 01:06:47    520s] Summary Report:
[07/19 01:06:47    520s] Instances move: 0 (out of 37963 movable)
[07/19 01:06:47    520s] Instances flipped: 0
[07/19 01:06:47    520s] Mean displacement: 0.00 um
[07/19 01:06:47    520s] Max displacement: 0.00 um 
[07/19 01:06:47    520s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:06:47    520s] Total instances moved : 0
[07/19 01:06:47    520s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.075, REAL:0.070, MEM:6115.2M, EPOCH TIME: 1752880007.930941
[07/19 01:06:47    520s] Total net bbox length = 1.092e+06 (5.190e+05 5.727e+05) (ext = 6.579e+04)
[07/19 01:06:47    520s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 6115.2MB
[07/19 01:06:47    520s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=6115.2MB) @(0:08:42 - 0:08:42).
[07/19 01:06:47    520s] *** Finished refinePlace (0:08:42 mem=6115.2M) ***
[07/19 01:06:47    520s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.3
[07/19 01:06:47    520s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.141, REAL:0.132, MEM:6115.2M, EPOCH TIME: 1752880007.947661
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:06:47    520s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:06:47    520s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:6115.2M, EPOCH TIME: 1752880007.949476
[07/19 01:06:47    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] Cell fpga_top LLGs are deleted
[07/19 01:06:47    520s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:47    520s] # Resetting pin-track-align track data.
[07/19 01:06:47    520s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.075, REAL:0.023, MEM:6115.2M, EPOCH TIME: 1752880007.972301
[07/19 01:06:47    520s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.278, REAL:0.203, MEM:6115.2M, EPOCH TIME: 1752880007.972385
[07/19 01:06:47    520s] ccopt_args: -cts
[07/19 01:06:47    520s] Turning off fast DC mode.
[07/19 01:06:47    520s] Runtime...
[07/19 01:06:47    520s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/19 01:06:47    520s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/19 01:06:47    520s] Set place::cacheFPlanSiteMark to 1
[07/19 01:06:47    520s] Updating ideal nets and annotations...
[07/19 01:06:47    520s] Reset timing graph...
[07/19 01:06:47    520s] Ignoring AAE DB Resetting ...
[07/19 01:06:47    520s] Reset timing graph done.
[07/19 01:06:48    520s] Ignoring AAE DB Resetting ...
[07/19 01:06:48    522s] Reset timing graph...
[07/19 01:06:49    522s] Ignoring AAE DB Resetting ...
[07/19 01:06:49    522s] Reset timing graph done.
[07/19 01:06:49    522s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/19 01:06:49    522s] Updating ideal nets and annotations done. (took cpu=0:00:02.0 real=0:00:01.2)
[07/19 01:06:49    522s] CCOpt::Phase::Initialization...
[07/19 01:06:49    522s] Check Prerequisites...
[07/19 01:06:49    522s] Leaving CCOpt scope - CheckPlace...
[07/19 01:06:49    522s] OPERPROF: Starting checkPlace at level 1, MEM:6115.2M, EPOCH TIME: 1752880009.198615
[07/19 01:06:49    522s] Processing tracks to init pin-track alignment.
[07/19 01:06:49    522s] z: 1, totalTracks: 1
[07/19 01:06:49    522s] z: 3, totalTracks: 1
[07/19 01:06:49    522s] z: 5, totalTracks: 1
[07/19 01:06:49    522s] z: 7, totalTracks: 1
[07/19 01:06:49    522s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:49    522s] Cell fpga_top LLGs are deleted
[07/19 01:06:49    522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    522s] # Building fpga_top llgBox search-tree.
[07/19 01:06:49    522s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6115.2M, EPOCH TIME: 1752880009.209782
[07/19 01:06:49    522s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    522s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    522s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6115.2M, EPOCH TIME: 1752880009.210513
[07/19 01:06:49    522s] Max number of tech site patterns supported in site array is 256.
[07/19 01:06:49    522s] Core basic site is CoreSite
[07/19 01:06:49    522s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:06:49    522s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:06:49    522s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:06:49    522s] SiteArray: use 3,354,624 bytes
[07/19 01:06:49    522s] SiteArray: current memory after site array memory allocation 6115.2M
[07/19 01:06:49    522s] SiteArray: FP blocked sites are writable
[07/19 01:06:49    522s] Keep-away cache is enable on metals: 1-7
[07/19 01:06:49    522s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:06:49    522s] Atter site array init, number of instance map data is 0.
[07/19 01:06:49    522s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.011, MEM:6115.2M, EPOCH TIME: 1752880009.221412
[07/19 01:06:49    522s] 
[07/19 01:06:49    522s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:49    522s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:49    522s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.014, MEM:6115.2M, EPOCH TIME: 1752880009.224109
[07/19 01:06:49    522s] 
[07/19 01:06:49    522s] Begin checking placement ... (start mem=6115.2M, init mem=6115.2M)
[07/19 01:06:49    522s] Begin checking exclusive groups violation ...
[07/19 01:06:49    522s] There are 0 groups to check, max #box is 0, total #box is 0
[07/19 01:06:49    522s] Finished checking exclusive groups violations. Found 0 Vio.
[07/19 01:06:49    522s] 
[07/19 01:06:49    522s] Running CheckPlace using 8 threads!...
[07/19 01:06:49    523s] 
[07/19 01:06:49    523s] ...checkPlace MT is done!
[07/19 01:06:49    523s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6083.2M, EPOCH TIME: 1752880009.323417
[07/19 01:06:49    523s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:6083.2M, EPOCH TIME: 1752880009.333549
[07/19 01:06:49    523s] Region/Fence Violation:	4886
[07/19 01:06:49    523s] Not-of-Fence Violation:	197
[07/19 01:06:49    523s] *info: Placed = 37963         
[07/19 01:06:49    523s] *info: Unplaced = 0           
[07/19 01:06:49    523s] Placement Density:60.58%(671710/1108779)
[07/19 01:06:49    523s] Placement Density (including fixed std cells):60.58%(671710/1108779)
[07/19 01:06:49    523s] Cell fpga_top LLGs are deleted
[07/19 01:06:49    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:06:49    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    523s] # Resetting pin-track-align track data.
[07/19 01:06:49    523s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    523s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:49    523s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=6083.2M)
[07/19 01:06:49    523s] OPERPROF: Finished checkPlace at level 1, CPU:0.353, REAL:0.155, MEM:6083.2M, EPOCH TIME: 1752880009.353254
[07/19 01:06:49    523s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[07/19 01:06:49    523s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.2)
[07/19 01:06:49    523s] Innovus will update I/O latencies
[07/19 01:06:49    523s] Reset timing graph...
[07/19 01:06:49    523s] Ignoring AAE DB Resetting ...
[07/19 01:06:49    523s] Reset timing graph done.
[07/19 01:06:49    523s] Ignoring AAE DB Resetting ...
[07/19 01:06:50    524s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/19 01:06:50    524s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/19 01:06:50    524s] Affected nets:
[07/19 01:06:50    524s] prog_clk[0]
[07/19 01:06:50    524s] clk[0]
[07/19 01:06:50    524s] 
[07/19 01:06:50    524s] No differences between SDC and CTS transition time annotations found.
[07/19 01:06:50    524s] No differences between SDC and CTS delay annotations found.
[07/19 01:06:50    524s] Reset timing graph...
[07/19 01:06:50    525s] Ignoring AAE DB Resetting ...
[07/19 01:06:50    525s] Reset timing graph done.
[07/19 01:06:50    525s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Ideal Nets:
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:06:50    525s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[07/19 01:06:50    525s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:06:50    525s] clk[0]         no                                      no                                       no
[07/19 01:06:50    525s] clk[0]         no                                      no                                       no
[07/19 01:06:50    525s] prog_clk[0]    no                                      no                                       no
[07/19 01:06:50    525s] prog_clk[0]    no                                      no                                       no
[07/19 01:06:50    525s] clk[0]         no                                      no                                       no
[07/19 01:06:50    525s] clk[0]         no                                      no                                       no
[07/19 01:06:50    525s] prog_clk[0]    no                                      no                                       no
[07/19 01:06:50    525s] prog_clk[0]    no                                      no                                       no
[07/19 01:06:50    525s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:01.4)
[07/19 01:06:50    525s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:01.4)
[07/19 01:06:50    525s] Info: 8 threads available for lower-level modules during optimization.
[07/19 01:06:50    525s] Executing ccopt post-processing.
[07/19 01:06:50    525s] Synthesizing clock trees with CCOpt...
[07/19 01:06:50    525s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:08:46.1/0:24:13.2 (0.4), mem = 6083.2M
[07/19 01:06:50    525s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:06:50    525s] CCOpt::Phase::PreparingToBalance...
[07/19 01:06:50    525s] Leaving CCOpt scope - Initializing power interface...
[07/19 01:06:50    525s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Positive (advancing) pin insertion delays
[07/19 01:06:50    525s] =========================================
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Found 0 advancing pin insertion delay (0.000% of 5397 clock tree sinks)
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Negative (delaying) pin insertion delays
[07/19 01:06:50    525s] ========================================
[07/19 01:06:50    525s] 
[07/19 01:06:50    525s] Found 0 delaying pin insertion delay (0.000% of 5397 clock tree sinks)
[07/19 01:06:50    525s] Notify start of optimization...
[07/19 01:06:50    525s] Notify start of optimization done.
[07/19 01:06:50    525s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/19 01:06:50    525s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6083.2M, EPOCH TIME: 1752880010.590201
[07/19 01:06:50    525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:50    525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:50    525s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:6083.2M, EPOCH TIME: 1752880010.590286
[07/19 01:06:50    525s] [oiLAM] Zs 7, 8
[07/19 01:06:50    525s] ### Creating LA Mngr. totSessionCpu=0:08:46 mem=6083.2M
[07/19 01:06:50    525s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:06:50    525s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:06:50    525s] eee: pegSigSF=1.070000
[07/19 01:06:50    525s] Initializing multi-corner resistance tables ...
[07/19 01:06:50    525s] eee: Grid unit RC data computation started
[07/19 01:06:50    525s] eee: Grid unit RC data computation completed
[07/19 01:06:50    525s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 01:06:50    525s] eee: l=2 avDens=0.023161 usedTrk=222.939680 availTrk=9625.697844 sigTrk=222.939680
[07/19 01:06:50    525s] eee: l=3 avDens=0.038001 usedTrk=2088.725531 availTrk=54964.733168 sigTrk=2088.725531
[07/19 01:06:50    525s] eee: l=4 avDens=0.030107 usedTrk=1891.234953 availTrk=62816.837906 sigTrk=1891.234953
[07/19 01:06:50    525s] eee: l=5 avDens=0.038028 usedTrk=2090.190081 availTrk=54964.733168 sigTrk=2090.190081
[07/19 01:06:50    525s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:06:50    525s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:06:50    525s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:06:50    525s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:06:50    525s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311482 uaWl=0.000000 uaWlH=0.168900 aWlH=0.000000 lMod=0 pMax=0.827200 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:06:50    525s] eee: NetCapCache creation started. (Current Mem: 6091.219M) 
[07/19 01:06:50    525s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 6091.219M) 
[07/19 01:06:50    525s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:06:50    525s] eee: Metal Layers Info:
[07/19 01:06:50    525s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:50    525s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:06:50    525s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:50    525s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:06:50    525s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:50    525s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:50    525s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:50    525s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:50    525s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:06:50    525s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:06:50    525s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:50    525s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:06:50    525s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:06:50    525s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:06:50    525s] eee: +----------------------------------------------------+
[07/19 01:06:50    525s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:06:50    525s] eee: +----------------------------------------------------+
[07/19 01:06:50    525s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:06:50    525s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:06:50    525s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:06:50    525s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:06:50    525s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:06:50    525s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:06:50    525s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:06:50    525s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:06:50    525s] ### Creating LA Mngr, finished. totSessionCpu=0:08:46 mem=6091.2M
[07/19 01:06:50    525s] Running pre-eGR process
[07/19 01:06:50    525s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:06:50    525s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:06:50    525s] (I)      Started Early Global Route ( Curr Mem: 5.09 MB )
[07/19 01:06:50    525s] (I)      Initializing eGR engine (regular)
[07/19 01:06:50    525s] Set min layer with design mode ( 1 )
[07/19 01:06:50    525s] Set max layer with design mode ( 7 )
[07/19 01:06:50    525s] (I)      clean place blk overflow:
[07/19 01:06:50    525s] (I)      H : enabled 1.00 0
[07/19 01:06:50    525s] (I)      V : enabled 1.00 0
[07/19 01:06:50    525s] (I)      Initializing eGR engine (regular)
[07/19 01:06:50    525s] Set min layer with design mode ( 1 )
[07/19 01:06:50    525s] Set max layer with design mode ( 7 )
[07/19 01:06:50    525s] (I)      clean place blk overflow:
[07/19 01:06:50    525s] (I)      H : enabled 1.00 0
[07/19 01:06:50    525s] (I)      V : enabled 1.00 0
[07/19 01:06:50    525s] (I)      Started Early Global Route kernel ( Curr Mem: 5.09 MB )
[07/19 01:06:50    525s] (I)      Running eGR Regular flow
[07/19 01:06:50    525s] (I)      # wire layers (front) : 8
[07/19 01:06:50    525s] (I)      # wire layers (back)  : 0
[07/19 01:06:50    525s] (I)      min wire layer : 1
[07/19 01:06:50    525s] (I)      max wire layer : 7
[07/19 01:06:50    525s] (I)      # cut layers (front) : 7
[07/19 01:06:50    525s] (I)      # cut layers (back)  : 0
[07/19 01:06:50    525s] (I)      min cut layer : 1
[07/19 01:06:50    525s] (I)      max cut layer : 6
[07/19 01:06:50    525s] (I)      ================================= Layers =================================
[07/19 01:06:50    525s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:50    525s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:06:50    525s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:50    525s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:06:50    525s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:50    525s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:50    525s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:50    525s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:50    525s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:06:50    525s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:06:50    525s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:06:50    525s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:50    525s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:06:50    525s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:06:50    525s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:06:50    525s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:06:50    525s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:50    525s] (I)      Started Import and model ( Curr Mem: 5.09 MB )
[07/19 01:06:50    525s] (I)      == Non-default Options ==
[07/19 01:06:50    525s] (I)      Maximum routing layer                              : 7
[07/19 01:06:50    525s] (I)      Minimum routing layer                              : 1
[07/19 01:06:50    525s] (I)      Top routing layer                                  : 7
[07/19 01:06:50    525s] (I)      Bottom routing layer                               : 1
[07/19 01:06:50    525s] (I)      Number of threads                                  : 8
[07/19 01:06:50    525s] (I)      Route tie net to shape                             : auto
[07/19 01:06:50    525s] (I)      Method to set GCell size                           : row
[07/19 01:06:50    525s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:06:50    525s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:06:50    525s] (I)      ============== Pin Summary ==============
[07/19 01:06:50    525s] (I)      +-------+--------+---------+------------+
[07/19 01:06:50    525s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:06:50    525s] (I)      +-------+--------+---------+------------+
[07/19 01:06:50    525s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:06:50    525s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:06:50    525s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:06:50    525s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:06:50    525s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:06:50    525s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:06:50    525s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:06:50    525s] (I)      +-------+--------+---------+------------+
[07/19 01:06:50    525s] (I)      Custom ignore net properties:
[07/19 01:06:50    525s] (I)      1 : NotLegal
[07/19 01:06:50    525s] (I)      Default ignore net properties:
[07/19 01:06:50    525s] (I)      1 : Special
[07/19 01:06:50    525s] (I)      2 : Analog
[07/19 01:06:50    525s] (I)      3 : Fixed
[07/19 01:06:50    525s] (I)      4 : Skipped
[07/19 01:06:50    525s] (I)      5 : MixedSignal
[07/19 01:06:50    525s] (I)      Prerouted net properties:
[07/19 01:06:50    525s] (I)      1 : NotLegal
[07/19 01:06:50    525s] (I)      2 : Special
[07/19 01:06:50    525s] (I)      3 : Analog
[07/19 01:06:50    525s] (I)      4 : Fixed
[07/19 01:06:50    525s] (I)      5 : Skipped
[07/19 01:06:50    525s] (I)      6 : MixedSignal
[07/19 01:06:50    525s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:06:50    525s] (I)      Use row-based GCell size
[07/19 01:06:50    525s] (I)      Use row-based GCell align
[07/19 01:06:50    525s] (I)      layer 0 area = 90000
[07/19 01:06:50    525s] (I)      layer 1 area = 144000
[07/19 01:06:50    525s] (I)      layer 2 area = 144000
[07/19 01:06:50    525s] (I)      layer 3 area = 144000
[07/19 01:06:50    525s] (I)      layer 4 area = 144000
[07/19 01:06:50    525s] (I)      layer 5 area = 0
[07/19 01:06:50    525s] (I)      layer 6 area = 0
[07/19 01:06:50    525s] (I)      GCell unit size   : 3780
[07/19 01:06:50    525s] (I)      GCell multiplier  : 1
[07/19 01:06:50    525s] (I)      GCell row height  : 3780
[07/19 01:06:50    525s] (I)      Actual row height : 3780
[07/19 01:06:50    525s] (I)      GCell align ref   : 425480 425420
[07/19 01:06:50    525s] [NR-eGR] Track table information for default rule: 
[07/19 01:06:50    525s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:06:50    525s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:06:50    525s] (I)      ================ Default via =================
[07/19 01:06:50    525s] (I)      +---+-------------------+--------------------+
[07/19 01:06:50    525s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:06:50    525s] (I)      +---+-------------------+--------------------+
[07/19 01:06:50    525s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:06:50    525s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:06:50    525s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:06:50    525s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:06:50    525s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:06:50    525s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:06:50    525s] (I)      +---+-------------------+--------------------+
[07/19 01:06:50    525s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:06:50    525s] [NR-eGR] Read 33388 PG shapes
[07/19 01:06:50    525s] [NR-eGR] Read 0 clock shapes
[07/19 01:06:50    525s] [NR-eGR] Read 0 other shapes
[07/19 01:06:50    525s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:06:50    525s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:06:50    525s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:06:50    525s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:06:50    525s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:06:50    525s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:06:50    525s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:06:50    525s] [NR-eGR] #Other Blockages    : 0
[07/19 01:06:50    525s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:06:50    525s] [NR-eGR] #prerouted nets         : 0
[07/19 01:06:50    525s] [NR-eGR] #prerouted special nets : 0
[07/19 01:06:50    525s] [NR-eGR] #prerouted wires        : 0
[07/19 01:06:50    525s] [NR-eGR] Read 38097 nets ( ignored 0 )
[07/19 01:06:50    525s] (I)        Front-side 38097 ( ignored 0 )
[07/19 01:06:50    525s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:06:50    525s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 01:06:50    525s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 01:06:50    525s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:06:51    525s] (I)      handle routing halo
[07/19 01:06:51    525s] (I)      Reading macro buffers
[07/19 01:06:51    525s] (I)      Number of macro buffers: 0
[07/19 01:06:51    525s] (I)      early_global_route_priority property id does not exist.
[07/19 01:06:51    525s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=0  Num CS=0
[07/19 01:06:51    525s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:06:51    525s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:06:51    525s] (I)      Number of ignored nets                =      0
[07/19 01:06:51    525s] (I)      Number of connected nets              =      0
[07/19 01:06:51    525s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:06:51    525s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:06:51    525s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:06:51    525s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:06:51    525s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:06:51    525s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:06:51    525s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:06:51    525s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[07/19 01:06:51    525s] (I)      Ndr track 0 does not exist
[07/19 01:06:51    525s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:06:51    525s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:06:51    525s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:06:51    525s] (I)      Site width          :   480  (dbu)
[07/19 01:06:51    525s] (I)      Row height          :  3780  (dbu)
[07/19 01:06:51    525s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:06:51    525s] (I)      GCell width         :  3780  (dbu)
[07/19 01:06:51    525s] (I)      GCell height        :  3780  (dbu)
[07/19 01:06:51    525s] (I)      Grid                :   491   516     7
[07/19 01:06:51    525s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:06:51    525s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:06:51    525s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:06:51    525s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:06:51    525s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:06:51    525s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:06:51    525s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:06:51    525s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:06:51    525s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:06:51    525s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:06:51    525s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:06:51    525s] (I)      --------------------------------------------------------
[07/19 01:06:51    525s] 
[07/19 01:06:51    525s] [NR-eGR] ============ Routing rule table ============
[07/19 01:06:51    525s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38033
[07/19 01:06:51    525s] [NR-eGR] ========================================
[07/19 01:06:51    525s] [NR-eGR] 
[07/19 01:06:51    525s] (I)      ==== NDR : (Default) ====
[07/19 01:06:51    525s] (I)      +--------------+--------+
[07/19 01:06:51    525s] (I)      |           ID |      0 |
[07/19 01:06:51    525s] (I)      |      Default |    yes |
[07/19 01:06:51    525s] (I)      |  Clk Special |     no |
[07/19 01:06:51    525s] (I)      | Hard spacing |     no |
[07/19 01:06:51    525s] (I)      |    NDR track | (none) |
[07/19 01:06:51    525s] (I)      |      NDR via | (none) |
[07/19 01:06:51    525s] (I)      |  Extra space |      0 |
[07/19 01:06:51    525s] (I)      |      Shields |      0 |
[07/19 01:06:51    525s] (I)      |   Demand (H) |      1 |
[07/19 01:06:51    525s] (I)      |   Demand (V) |      1 |
[07/19 01:06:51    525s] (I)      |        #Nets |  38033 |
[07/19 01:06:51    525s] (I)      +--------------+--------+
[07/19 01:06:51    525s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:51    525s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:06:51    525s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:51    525s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:06:51    525s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:51    525s] (I)      =============== Blocked Tracks ===============
[07/19 01:06:51    525s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:51    525s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:06:51    525s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:51    525s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:06:51    525s] (I)      |     2 | 2280204 |   978868 |        42.93% |
[07/19 01:06:51    525s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:06:51    525s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:06:51    525s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:06:51    525s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:06:51    525s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:06:51    525s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:51    525s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 5.13 MB )
[07/19 01:06:51    525s] (I)      Delete wires for 38033 nets (async)
[07/19 01:06:51    525s] (I)      Reset routing kernel
[07/19 01:06:51    525s] (I)      Started Global Routing ( Curr Mem: 5.13 MB )
[07/19 01:06:51    525s] (I)      totalPins=123455  totalGlobalPin=120609 (97.69%)
[07/19 01:06:51    525s] (I)      ================== Net Group Info ===================
[07/19 01:06:51    525s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:51    525s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:06:51    525s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:51    525s] (I)      |  1 |          38033 |    Metal1(1) | TopMetal2(7) |
[07/19 01:06:51    525s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:51    525s] (I)      total 2D Cap : 5018402 = (2476687 H, 2541715 V)
[07/19 01:06:51    525s] (I)      total 2D Demand : 2455 = (0 H, 2455 V)
[07/19 01:06:51    525s] (I)      init route region map
[07/19 01:06:51    525s] (I)      #blocked GCells = 73008
[07/19 01:06:51    525s] (I)      #regions = 1
[07/19 01:06:51    525s] (I)      init safety region map
[07/19 01:06:51    525s] (I)      #blocked GCells = 73008
[07/19 01:06:51    525s] (I)      #regions = 1
[07/19 01:06:51    525s] (I)      Adjusted 0 GCells for pin access
[07/19 01:06:51    525s] [NR-eGR] Layer group 1: route 38033 net(s) in layer range [1, 7]
[07/19 01:06:51    525s] (I)      
[07/19 01:06:51    525s] (I)      ============  Phase 1a Route ============
[07/19 01:06:51    526s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 24
[07/19 01:06:51    526s] (I)      Usage: 328120 = (156802 H, 171318 V) = (6.33% H, 6.74% V) = (5.927e+05um H, 6.476e+05um V)
[07/19 01:06:51    526s] (I)      
[07/19 01:06:51    526s] (I)      ============  Phase 1b Route ============
[07/19 01:06:51    526s] (I)      Usage: 328140 = (156815 H, 171325 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 01:06:51    526s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.240369e+06um
[07/19 01:06:51    526s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/19 01:06:51    526s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:06:51    526s] (I)      
[07/19 01:06:51    526s] (I)      ============  Phase 1c Route ============
[07/19 01:06:51    526s] (I)      Level2 Grid: 99 x 104
[07/19 01:06:51    526s] (I)      Usage: 328148 = (156823 H, 171325 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 01:06:51    526s] (I)      
[07/19 01:06:51    526s] (I)      ============  Phase 1d Route ============
[07/19 01:06:51    526s] (I)      Usage: 328158 = (156827 H, 171331 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 01:06:51    526s] (I)      
[07/19 01:06:51    526s] (I)      ============  Phase 1e Route ============
[07/19 01:06:51    526s] (I)      Usage: 328158 = (156827 H, 171331 V) = (6.33% H, 6.74% V) = (5.928e+05um H, 6.476e+05um V)
[07/19 01:06:51    526s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.240437e+06um
[07/19 01:06:51    526s] (I)      
[07/19 01:06:51    526s] (I)      ============  Phase 1l Route ============
[07/19 01:06:51    527s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:06:51    527s] (I)      Layer  1:     683809      3328       160     1195685      795627    (60.05%) 
[07/19 01:06:51    527s] (I)      Layer  2:    1332909    162724         2      832788     1442772    (36.60%) 
[07/19 01:06:51    527s] (I)      Layer  3:     881689    135774         1     1018726      972586    (51.16%) 
[07/19 01:06:51    527s] (I)      Layer  4:    1018568     22540         1     1152315     1123245    (50.64%) 
[07/19 01:06:51    527s] (I)      Layer  5:     877345     13033         0     1019056      972255    (51.18%) 
[07/19 01:06:51    527s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:06:51    527s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:06:51    527s] (I)      Total:       5051179    337399       164     5521459     5533932    (49.94%) 
[07/19 01:06:51    527s] (I)      
[07/19 01:06:51    527s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:06:51    527s] [NR-eGR]                        OverCon            
[07/19 01:06:51    527s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:06:51    527s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:06:51    527s] [NR-eGR] ----------------------------------------------
[07/19 01:06:51    527s] [NR-eGR]  Metal1 ( 1)       157( 0.16%)   ( 0.16%) 
[07/19 01:06:51    527s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:51    527s] [NR-eGR] ----------------------------------------------
[07/19 01:06:51    527s] [NR-eGR]        Total       161( 0.02%)   ( 0.02%) 
[07/19 01:06:51    527s] [NR-eGR] 
[07/19 01:06:51    527s] (I)      Finished Global Routing ( CPU: 1.45 sec, Real: 0.52 sec, Curr Mem: 5.15 MB )
[07/19 01:06:51    527s] (I)      Updating congestion map
[07/19 01:06:51    527s] (I)      total 2D Cap : 5061456 = (2493778 H, 2567678 V)
[07/19 01:06:51    527s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:06:51    527s] (I)      Running track assignment and export wires
[07/19 01:06:51    527s] (I)      ============= Track Assignment ============
[07/19 01:06:51    527s] (I)      Started Track Assignment (8T) ( Curr Mem: 5.14 MB )
[07/19 01:06:51    527s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:06:51    527s] (I)      Run Multi-thread track assignment
[07/19 01:06:51    527s] (I)      Finished Track Assignment (8T) ( CPU: 0.57 sec, Real: 0.10 sec, Curr Mem: 5.24 MB )
[07/19 01:06:51    527s] (I)      Started Export ( Curr Mem: 5.24 MB )
[07/19 01:06:51    527s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:06:51    528s] [NR-eGR] Total eGR-routed clock nets wire length: 49692um, number of vias: 11862
[07/19 01:06:51    528s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:51    528s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:06:51    528s] [NR-eGR] ---------------------------------------
[07/19 01:06:51    528s] [NR-eGR]  Metal1     (1V)        119165  123864 
[07/19 01:06:51    528s] [NR-eGR]  Metal2     (2H)        523965   79376 
[07/19 01:06:51    528s] [NR-eGR]  Metal3     (3V)        512282    4722 
[07/19 01:06:51    528s] [NR-eGR]  Metal4     (4H)         83410    1678 
[07/19 01:06:51    528s] [NR-eGR]  Metal5     (5V)         49601       6 
[07/19 01:06:51    528s] [NR-eGR]  TopMetal1  (6H)             4       0 
[07/19 01:06:51    528s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:06:51    528s] [NR-eGR] ---------------------------------------
[07/19 01:06:51    528s] [NR-eGR]             Total      1288426  209646 
[07/19 01:06:51    528s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:51    528s] [NR-eGR] Total half perimeter of net bounding box: 1091717um
[07/19 01:06:51    528s] [NR-eGR] Total length: 1288426um, number of vias: 209646
[07/19 01:06:51    528s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:52    528s] (I)      == Layer wire length by net rule ==
[07/19 01:06:52    528s] (I)                           Default 
[07/19 01:06:52    528s] (I)      -----------------------------
[07/19 01:06:52    528s] (I)       Metal1     (1V)    119165um 
[07/19 01:06:52    528s] (I)       Metal2     (2H)    523965um 
[07/19 01:06:52    528s] (I)       Metal3     (3V)    512282um 
[07/19 01:06:52    528s] (I)       Metal4     (4H)     83410um 
[07/19 01:06:52    528s] (I)       Metal5     (5V)     49601um 
[07/19 01:06:52    528s] (I)       TopMetal1  (6H)         4um 
[07/19 01:06:52    528s] (I)       TopMetal2  (7V)         0um 
[07/19 01:06:52    528s] (I)      -----------------------------
[07/19 01:06:52    528s] (I)                  Total  1288426um 
[07/19 01:06:52    528s] (I)      == Layer via count by net rule ==
[07/19 01:06:52    528s] (I)                         Default 
[07/19 01:06:52    528s] (I)      ---------------------------
[07/19 01:06:52    528s] (I)       Metal1     (1V)    123864 
[07/19 01:06:52    528s] (I)       Metal2     (2H)     79376 
[07/19 01:06:52    528s] (I)       Metal3     (3V)      4722 
[07/19 01:06:52    528s] (I)       Metal4     (4H)      1678 
[07/19 01:06:52    528s] (I)       Metal5     (5V)         6 
[07/19 01:06:52    528s] (I)       TopMetal1  (6H)         0 
[07/19 01:06:52    528s] (I)       TopMetal2  (7V)         0 
[07/19 01:06:52    528s] (I)      ---------------------------
[07/19 01:06:52    528s] (I)                  Total   209646 
[07/19 01:06:52    528s] (I)      Finished Export ( CPU: 0.36 sec, Real: 0.19 sec, Curr Mem: 5.23 MB )
[07/19 01:06:52    528s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.90 sec, Real: 1.31 sec, Curr Mem: 5.23 MB )
[07/19 01:06:52    528s] [NR-eGR] Finished Early Global Route ( CPU: 2.91 sec, Real: 1.33 sec, Curr Mem: 5.13 MB )
[07/19 01:06:52    528s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:06:52    528s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:06:52    528s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:06:52    528s] (I)       Early Global Route                             100.00%  1263.09 sec  1264.42 sec  1.33 sec  2.91 sec 
[07/19 01:06:52    528s] (I)       +-Early Global Route kernel                     98.79%  1263.09 sec  1264.41 sec  1.31 sec  2.90 sec 
[07/19 01:06:52    528s] (I)       | +-Import and model                            33.21%  1263.10 sec  1263.54 sec  0.44 sec  0.44 sec 
[07/19 01:06:52    528s] (I)       | | +-Create place DB                            9.14%  1263.10 sec  1263.22 sec  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)       | | | +-Import place data                        9.13%  1263.10 sec  1263.22 sec  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read instances and placement           2.23%  1263.10 sec  1263.13 sec  0.03 sec  0.03 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read nets                              6.77%  1263.13 sec  1263.22 sec  0.09 sec  0.09 sec 
[07/19 01:06:52    528s] (I)       | | +-Create route DB                           22.97%  1263.22 sec  1263.52 sec  0.31 sec  0.31 sec 
[07/19 01:06:52    528s] (I)       | | | +-Import route data (8T)                  22.95%  1263.22 sec  1263.52 sec  0.30 sec  0.31 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read blockages ( Layer 1-7 )           9.33%  1263.24 sec  1263.37 sec  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read routing blockages               0.00%  1263.24 sec  1263.24 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read bump blockages                  0.00%  1263.24 sec  1263.24 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read instance blockages              8.71%  1263.24 sec  1263.36 sec  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read PG blockages                    0.32%  1263.36 sec  1263.36 sec  0.00 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  1263.36 sec  1263.36 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read clock blockages                 0.00%  1263.36 sec  1263.36 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read other blockages                 0.00%  1263.36 sec  1263.36 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read halo blockages                  0.05%  1263.36 sec  1263.37 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1263.37 sec  1263.37 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read blackboxes                        0.00%  1263.37 sec  1263.37 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read prerouted                         0.01%  1263.37 sec  1263.37 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Read nets                              1.01%  1263.37 sec  1263.38 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Set up via pillars                     0.88%  1263.39 sec  1263.40 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Initialize 3D grid graph               0.36%  1263.40 sec  1263.41 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Model blockage capacity                7.83%  1263.41 sec  1263.51 sec  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Initialize 3D capacity               7.36%  1263.41 sec  1263.51 sec  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)       | | +-Read aux data                              0.00%  1263.52 sec  1263.52 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | +-Others data preparation                    0.00%  1263.52 sec  1263.52 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | +-Create route kernel                        0.69%  1263.52 sec  1263.53 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | +-Global Routing                              39.05%  1263.54 sec  1264.06 sec  0.52 sec  1.45 sec 
[07/19 01:06:52    528s] (I)       | | +-Initialization                             1.20%  1263.54 sec  1263.56 sec  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)       | | +-Net group 1                               36.14%  1263.56 sec  1264.04 sec  0.48 sec  1.41 sec 
[07/19 01:06:52    528s] (I)       | | | +-Generate topology (8T)                   2.23%  1263.56 sec  1263.59 sec  0.03 sec  0.15 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1a                                 8.10%  1263.65 sec  1263.76 sec  0.11 sec  0.31 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Pattern routing (8T)                   5.39%  1263.65 sec  1263.72 sec  0.07 sec  0.27 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.47%  1263.72 sec  1263.74 sec  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Add via demand to 2D                   1.12%  1263.74 sec  1263.76 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1b                                 4.10%  1263.76 sec  1263.81 sec  0.05 sec  0.08 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Monotonic routing (8T)                 1.91%  1263.76 sec  1263.78 sec  0.03 sec  0.05 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1c                                 1.85%  1263.81 sec  1263.84 sec  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Two level Routing                      1.84%  1263.81 sec  1263.84 sec  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Two Level Routing (Regular)          1.52%  1263.82 sec  1263.84 sec  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Two Level Routing (Strong)           0.21%  1263.84 sec  1263.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1d                                 5.00%  1263.84 sec  1263.90 sec  0.07 sec  0.33 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Detoured routing (8T)                  4.98%  1263.84 sec  1263.90 sec  0.07 sec  0.33 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1e                                 0.84%  1263.90 sec  1263.92 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Route legalization                     0.77%  1263.90 sec  1263.92 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | | | +-Legalize Blockage Violations         0.77%  1263.90 sec  1263.92 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | | | +-Phase 1l                                 9.19%  1263.92 sec  1264.04 sec  0.12 sec  0.44 sec 
[07/19 01:06:52    528s] (I)       | | | | +-Layer assignment (8T)                  8.38%  1263.93 sec  1264.04 sec  0.11 sec  0.43 sec 
[07/19 01:06:52    528s] (I)       | +-Export cong map                              3.54%  1264.06 sec  1264.11 sec  0.05 sec  0.05 sec 
[07/19 01:06:52    528s] (I)       | | +-Export 2D cong map                         1.01%  1264.09 sec  1264.11 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | +-Extract Global 3D Wires                      0.78%  1264.11 sec  1264.12 sec  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)       | +-Track Assignment (8T)                        7.76%  1264.12 sec  1264.22 sec  0.10 sec  0.57 sec 
[07/19 01:06:52    528s] (I)       | | +-Initialization                             0.21%  1264.12 sec  1264.12 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | | +-Track Assignment Kernel                    7.35%  1264.12 sec  1264.22 sec  0.10 sec  0.57 sec 
[07/19 01:06:52    528s] (I)       | | +-Free Memory                                0.00%  1264.22 sec  1264.22 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | +-Export                                      13.93%  1264.22 sec  1264.41 sec  0.19 sec  0.36 sec 
[07/19 01:06:52    528s] (I)       | | +-Export DB wires                            5.17%  1264.22 sec  1264.29 sec  0.07 sec  0.19 sec 
[07/19 01:06:52    528s] (I)       | | | +-Export all nets (8T)                     4.39%  1264.23 sec  1264.28 sec  0.06 sec  0.15 sec 
[07/19 01:06:52    528s] (I)       | | | +-Set wire vias (8T)                       0.42%  1264.29 sec  1264.29 sec  0.01 sec  0.04 sec 
[07/19 01:06:52    528s] (I)       | | +-Report wirelength                          7.53%  1264.29 sec  1264.39 sec  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)       | | +-Update net boxes                           1.17%  1264.39 sec  1264.41 sec  0.02 sec  0.07 sec 
[07/19 01:06:52    528s] (I)       | | +-Update timing                              0.00%  1264.41 sec  1264.41 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)       | +-Postprocess design                           0.00%  1264.41 sec  1264.41 sec  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)      ======================= Summary by functions ========================
[07/19 01:06:52    528s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:06:52    528s] (I)      ---------------------------------------------------------------------
[07/19 01:06:52    528s] (I)        0  Early Global Route                  100.00%  1.33 sec  2.91 sec 
[07/19 01:06:52    528s] (I)        1  Early Global Route kernel            98.79%  1.31 sec  2.90 sec 
[07/19 01:06:52    528s] (I)        2  Global Routing                       39.05%  0.52 sec  1.45 sec 
[07/19 01:06:52    528s] (I)        2  Import and model                     33.21%  0.44 sec  0.44 sec 
[07/19 01:06:52    528s] (I)        2  Export                               13.93%  0.19 sec  0.36 sec 
[07/19 01:06:52    528s] (I)        2  Track Assignment (8T)                 7.76%  0.10 sec  0.57 sec 
[07/19 01:06:52    528s] (I)        2  Export cong map                       3.54%  0.05 sec  0.05 sec 
[07/19 01:06:52    528s] (I)        2  Extract Global 3D Wires               0.78%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        3  Net group 1                          36.14%  0.48 sec  1.41 sec 
[07/19 01:06:52    528s] (I)        3  Create route DB                      22.97%  0.31 sec  0.31 sec 
[07/19 01:06:52    528s] (I)        3  Create place DB                       9.14%  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)        3  Report wirelength                     7.53%  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)        3  Track Assignment Kernel               7.35%  0.10 sec  0.57 sec 
[07/19 01:06:52    528s] (I)        3  Export DB wires                       5.17%  0.07 sec  0.19 sec 
[07/19 01:06:52    528s] (I)        3  Initialization                        1.41%  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)        3  Update net boxes                      1.17%  0.02 sec  0.07 sec 
[07/19 01:06:52    528s] (I)        3  Export 2D cong map                    1.01%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        3  Create route kernel                   0.69%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        4  Import route data (8T)               22.95%  0.30 sec  0.31 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1l                              9.19%  0.12 sec  0.44 sec 
[07/19 01:06:52    528s] (I)        4  Import place data                     9.13%  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1a                              8.10%  0.11 sec  0.31 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1d                              5.00%  0.07 sec  0.33 sec 
[07/19 01:06:52    528s] (I)        4  Export all nets (8T)                  4.39%  0.06 sec  0.15 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1b                              4.10%  0.05 sec  0.08 sec 
[07/19 01:06:52    528s] (I)        4  Generate topology (8T)                2.23%  0.03 sec  0.15 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1c                              1.85%  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)        4  Phase 1e                              0.84%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        4  Set wire vias (8T)                    0.42%  0.01 sec  0.04 sec 
[07/19 01:06:52    528s] (I)        5  Read blockages ( Layer 1-7 )          9.33%  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)        5  Layer assignment (8T)                 8.38%  0.11 sec  0.43 sec 
[07/19 01:06:52    528s] (I)        5  Model blockage capacity               7.83%  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)        5  Read nets                             7.78%  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)        5  Pattern routing (8T)                  5.39%  0.07 sec  0.27 sec 
[07/19 01:06:52    528s] (I)        5  Detoured routing (8T)                 4.98%  0.07 sec  0.33 sec 
[07/19 01:06:52    528s] (I)        5  Read instances and placement          2.23%  0.03 sec  0.03 sec 
[07/19 01:06:52    528s] (I)        5  Monotonic routing (8T)                1.91%  0.03 sec  0.05 sec 
[07/19 01:06:52    528s] (I)        5  Two level Routing                     1.84%  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)        5  Pattern Routing Avoiding Blockages    1.47%  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)        5  Add via demand to 2D                  1.12%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        5  Set up via pillars                    0.88%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        5  Route legalization                    0.77%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        5  Initialize 3D grid graph              0.36%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        5  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read instance blockages               8.71%  0.12 sec  0.12 sec 
[07/19 01:06:52    528s] (I)        6  Initialize 3D capacity                7.36%  0.10 sec  0.10 sec 
[07/19 01:06:52    528s] (I)        6  Two Level Routing (Regular)           1.52%  0.02 sec  0.02 sec 
[07/19 01:06:52    528s] (I)        6  Legalize Blockage Violations          0.77%  0.01 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        6  Read PG blockages                     0.32%  0.00 sec  0.01 sec 
[07/19 01:06:52    528s] (I)        6  Two Level Routing (Strong)            0.21%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[07/19 01:06:52    528s] Running post-eGR process
[07/19 01:06:52    528s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.0 real=0:00:01.5)
[07/19 01:06:52    528s] Legalization setup...
[07/19 01:06:52    528s] Using cell based legalization.
[07/19 01:06:52    528s] Initializing placement interface...
[07/19 01:06:52    528s]   Use check_library -place or consult logv if problems occur.
[07/19 01:06:52    528s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 01:06:52    528s] OPERPROF: Starting DPlace-Init at level 1, MEM:6115.2M, EPOCH TIME: 1752880012.055776
[07/19 01:06:52    528s] Processing tracks to init pin-track alignment.
[07/19 01:06:52    528s] z: 1, totalTracks: 1
[07/19 01:06:52    528s] z: 3, totalTracks: 1
[07/19 01:06:52    528s] z: 5, totalTracks: 1
[07/19 01:06:52    528s] z: 7, totalTracks: 1
[07/19 01:06:52    528s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:52    528s] Cell fpga_top LLGs are deleted
[07/19 01:06:52    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] # Building fpga_top llgBox search-tree.
[07/19 01:06:52    528s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6115.2M, EPOCH TIME: 1752880012.072839
[07/19 01:06:52    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6115.2M, EPOCH TIME: 1752880012.073586
[07/19 01:06:52    528s] Max number of tech site patterns supported in site array is 256.
[07/19 01:06:52    528s] Core basic site is CoreSite
[07/19 01:06:52    528s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:06:52    528s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:06:52    528s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:06:52    528s] SiteArray: use 3,354,624 bytes
[07/19 01:06:52    528s] SiteArray: current memory after site array memory allocation 6115.2M
[07/19 01:06:52    528s] SiteArray: FP blocked sites are writable
[07/19 01:06:52    528s] Keep-away cache is enable on metals: 1-7
[07/19 01:06:52    528s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:06:52    528s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6115.2M, EPOCH TIME: 1752880012.087364
[07/19 01:06:52    528s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 01:06:52    528s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.013, REAL:0.005, MEM:6115.2M, EPOCH TIME: 1752880012.092244
[07/19 01:06:52    528s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:06:52    528s] Atter site array init, number of instance map data is 0.
[07/19 01:06:52    528s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.040, REAL:0.021, MEM:6115.2M, EPOCH TIME: 1752880012.094197
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:52    528s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:52    528s] OPERPROF:     Starting CMU at level 3, MEM:6115.2M, EPOCH TIME: 1752880012.098049
[07/19 01:06:52    528s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:6115.2M, EPOCH TIME: 1752880012.099795
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:52    528s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.050, REAL:0.029, MEM:6115.2M, EPOCH TIME: 1752880012.102275
[07/19 01:06:52    528s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6115.2M, EPOCH TIME: 1752880012.102318
[07/19 01:06:52    528s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6115.2M, EPOCH TIME: 1752880012.102467
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=6115.2MB).
[07/19 01:06:52    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.079, REAL:0.057, MEM:6115.2M, EPOCH TIME: 1752880012.113173
[07/19 01:06:52    528s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:06:52    528s] Initializing placement interface done.
[07/19 01:06:52    528s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:06:52    528s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6115.2M, EPOCH TIME: 1752880012.113370
[07/19 01:06:52    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.073, REAL:0.021, MEM:6115.2M, EPOCH TIME: 1752880012.134272
[07/19 01:06:52    528s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:06:52    528s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:06:52    528s] Leaving CCOpt scope - Initializing placement interface...
[07/19 01:06:52    528s] OPERPROF: Starting DPlace-Init at level 1, MEM:6115.2M, EPOCH TIME: 1752880012.159838
[07/19 01:06:52    528s] Processing tracks to init pin-track alignment.
[07/19 01:06:52    528s] z: 1, totalTracks: 1
[07/19 01:06:52    528s] z: 3, totalTracks: 1
[07/19 01:06:52    528s] z: 5, totalTracks: 1
[07/19 01:06:52    528s] z: 7, totalTracks: 1
[07/19 01:06:52    528s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:52    528s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6115.2M, EPOCH TIME: 1752880012.175577
[07/19 01:06:52    528s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:52    528s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:52    528s] OPERPROF:     Starting CMU at level 3, MEM:6115.2M, EPOCH TIME: 1752880012.186964
[07/19 01:06:52    528s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:6115.2M, EPOCH TIME: 1752880012.188724
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:52    528s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.016, MEM:6115.2M, EPOCH TIME: 1752880012.191087
[07/19 01:06:52    528s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6115.2M, EPOCH TIME: 1752880012.191128
[07/19 01:06:52    528s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:6115.2M, EPOCH TIME: 1752880012.191323
[07/19 01:06:52    528s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=6115.2MB).
[07/19 01:06:52    528s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.035, MEM:6115.2M, EPOCH TIME: 1752880012.195135
[07/19 01:06:52    528s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:52    528s] Set min layer with design mode ( 1 )
[07/19 01:06:52    528s] Set max layer with design mode ( 7 )
[07/19 01:06:52    528s] [PSP]    Load db... (mem=5.1M)
[07/19 01:06:52    528s] [PSP]    Read data from FE... (mem=5.1M)
[07/19 01:06:52    528s] (I)      Number of ignored instance 0
[07/19 01:06:52    528s] (I)      Number of inbound cells 0
[07/19 01:06:52    528s] (I)      Number of opened ILM blockages 0
[07/19 01:06:52    528s] (I)      Number of instances temporarily fixed by detailed placement 76
[07/19 01:06:52    528s] (I)      numMoveCells=37963, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[07/19 01:06:52    528s] (I)      cell height: 3780, count: 37963
[07/19 01:06:52    528s] [PSP]    Done Read data from FE (cpu=0.035s, mem=5.1M)
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] [PSP]    Done Load db (cpu=0.035s, mem=5.1M)
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] [PSP]    Constructing placeable region... (mem=5.1M)
[07/19 01:06:52    528s] (I)      Constructing bin map
[07/19 01:06:52    528s] (I)      Initialize bin information with width=37800 height=37800
[07/19 01:06:52    528s] (I)      Done constructing bin map
[07/19 01:06:52    528s] [PSP]    Compute region effective width... (mem=5.1M)
[07/19 01:06:52    528s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=5.1M)
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] [PSP]    Done Constructing placeable region (cpu=0.006s, mem=5.1M)
[07/19 01:06:52    528s] 
[07/19 01:06:52    528s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 01:06:52    528s] Validating CTS configuration...
[07/19 01:06:52    528s] Checking module port directions...
[07/19 01:06:52    528s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:52    528s] Non-default CCOpt properties:
[07/19 01:06:52    528s]   Public non-default CCOpt properties:
[07/19 01:06:52    528s]     buffer_cells is set for at least one object
[07/19 01:06:52    528s]     clock_gating_cells is set for at least one object
[07/19 01:06:52    528s]     delay_cells is set for at least one object
[07/19 01:06:52    528s]     inverter_cells is set for at least one object
[07/19 01:06:52    528s]     route_type is set for at least one object
[07/19 01:06:52    528s]   No private non-default CCOpt properties
[07/19 01:06:52    528s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:06:52    528s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:06:52    528s] eee: pegSigSF=1.070000
[07/19 01:06:52    528s] Initializing multi-corner resistance tables ...
[07/19 01:06:52    528s] eee: Grid unit RC data computation started
[07/19 01:06:52    528s] eee: Grid unit RC data computation completed
[07/19 01:06:52    528s] eee: l=1 avDens=0.045133 usedTrk=3251.074338 availTrk=72033.576075 sigTrk=3251.074338
[07/19 01:06:52    528s] eee: l=2 avDens=0.143628 usedTrk=14084.434914 availTrk=98062.212133 sigTrk=14084.434914
[07/19 01:06:52    528s] eee: l=3 avDens=0.128913 usedTrk=15641.151438 availTrk=121331.055483 sigTrk=15641.151438
[07/19 01:06:52    528s] eee: l=4 avDens=0.032178 usedTrk=4097.850828 availTrk=127348.635120 sigTrk=4097.850828
[07/19 01:06:52    528s] eee: l=5 avDens=0.035129 usedTrk=3402.384265 availTrk=96854.505229 sigTrk=3402.384265
[07/19 01:06:52    528s] eee: l=6 avDens=0.182604 usedTrk=2065.156645 availTrk=11309.472984 sigTrk=2065.156645
[07/19 01:06:52    528s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:06:52    528s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:06:52    528s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:06:52    528s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.310267 uaWl=1.000000 uaWlH=0.103200 aWlH=0.000000 lMod=0 pMax=0.818400 pMod=83 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:06:52    528s] eee: NetCapCache creation started. (Current Mem: 6115.219M) 
[07/19 01:06:52    528s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 6115.219M) 
[07/19 01:06:52    528s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:06:52    528s] eee: Metal Layers Info:
[07/19 01:06:52    528s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:52    528s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:06:52    528s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:52    528s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:06:52    528s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:52    528s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:52    528s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:52    528s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:52    528s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:06:52    528s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:06:52    528s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:52    528s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:06:52    528s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:06:52    528s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:06:52    528s] eee: +----------------------------------------------------+
[07/19 01:06:52    528s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:06:52    528s] eee: +----------------------------------------------------+
[07/19 01:06:52    528s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:06:52    528s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:06:52    528s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:06:52    528s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:06:52    528s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:06:52    528s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:06:52    528s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:06:52    528s] Route type trimming info:
[07/19 01:06:52    528s]   No route type modifications were made.
[07/19 01:06:52    528s] End AAE Lib Interpolated Model. (MEM=3533.917969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:06:52    528s] (I)      Filtering out regions for small cell: sg13g2_buf_8
[07/19 01:06:52    528s] (I)      Filtering out regions for small cell: sg13g2_buf_4
[07/19 01:06:52    528s] (I)      Filtering out regions for small cell: sg13g2_buf_2
[07/19 01:06:52    528s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:52    528s] (I)      Filtering out regions for small cell: sg13g2_buf_1
[07/19 01:06:53    529s] Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/19 01:06:53    529s] Original list had 5 cells:
[07/19 01:06:53    529s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/19 01:06:53    529s] Library trimming was not able to trim any cells:
[07/19 01:06:53    529s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_inv_8
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_inv_1
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_inv_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_inv_2
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_inv_4
[07/19 01:06:53    529s] Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/19 01:06:53    529s] Original list had 5 cells:
[07/19 01:06:53    529s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/19 01:06:53    529s] Library trimming was not able to trim any cells:
[07/19 01:06:53    529s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd2_1
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd1_1
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_slgcp_1
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_lgcp_1
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    529s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:06:53    530s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[07/19 01:06:53    530s] Non-default CCOpt properties:
[07/19 01:06:53    530s]   Public non-default CCOpt properties:
[07/19 01:06:53    530s]     route_type (leaf): default_route_type_leaf (default: default)
[07/19 01:06:53    530s]     route_type (top): default_route_type_nonleaf (default: default)
[07/19 01:06:53    530s]     route_type (trunk): default_route_type_nonleaf (default: default)
[07/19 01:06:53    530s]   No private non-default CCOpt properties
[07/19 01:06:53    530s] For power domain auto-default:
[07/19 01:06:53    530s]   Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
[07/19 01:06:53    530s]   Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
[07/19 01:06:53    530s]   Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
[07/19 01:06:53    530s]   Clock gates (with test): sg13g2_slgcp_1
[07/19 01:06:53    530s]   Clock gates   (no test): sg13g2_lgcp_1
[07/19 01:06:53    530s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1108779.840um^2
[07/19 01:06:53    530s] Top Routing info:
[07/19 01:06:53    530s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:53    530s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 01:06:53    530s] Trunk Routing info:
[07/19 01:06:53    530s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:53    530s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:06:53    530s] Leaf Routing info:
[07/19 01:06:53    530s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:53    530s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:06:53    530s] For timing_corner MAX_DEALY:setup, late and power domain auto-default:
[07/19 01:06:53    530s]   Slew time target (leaf):    0.211ns
[07/19 01:06:53    530s]   Slew time target (trunk):   0.211ns
[07/19 01:06:53    530s]   Slew time target (top):     0.211ns (Note: no nets are considered top nets in this clock tree)
[07/19 01:06:53    530s]   Buffer unit delay: 0.118ns
[07/19 01:06:53    530s]   Buffer max distance: 1595.500um
[07/19 01:06:53    530s] Fastest wire driving cells and distances:
[07/19 01:06:53    530s]   Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1595.500um, saturatedSlew=0.184ns, speed=6512.245um per ns, cellArea=28.430um^2 per 1000um}
[07/19 01:06:53    530s]   Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1076.675um, saturatedSlew=0.138ns, speed=8150.454um per ns, cellArea=32.019um^2 per 1000um}
[07/19 01:06:53    530s]   Clock gate (with test): {lib_cell:sg13g2_slgcp_1, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=232.076um, saturatedSlew=0.186ns, speed=958.200um per ns, cellArea=132.908um^2 per 1000um}
[07/19 01:06:53    530s]   Clock gate   (no test): {lib_cell:sg13g2_lgcp_1, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=232.844um, saturatedSlew=0.185ns, speed=967.764um per ns, cellArea=116.885um^2 per 1000um}
[07/19 01:06:53    530s] 
[07/19 01:06:53    530s] 
[07/19 01:06:53    530s] Logic Sizing Table:
[07/19 01:06:53    530s] 
[07/19 01:06:53    530s] ----------------------------------------------------------
[07/19 01:06:53    530s] Cell    Instance count    Source    Eligible library cells
[07/19 01:06:53    530s] ----------------------------------------------------------
[07/19 01:06:53    530s]   (empty table)
[07/19 01:06:53    530s] ----------------------------------------------------------
[07/19 01:06:53    530s] 
[07/19 01:06:53    530s] 
[07/19 01:06:54    530s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[07/19 01:06:54    530s]  Created from constraint modes: {[]}
[07/19 01:06:54    530s]   Sources:                     pin clk[0]
[07/19 01:06:54    530s]   Total number of sinks:       80
[07/19 01:06:54    530s]   Delay constrained sinks:     80
[07/19 01:06:54    530s]   Constrains:                  default
[07/19 01:06:54    530s]   Non-leaf sinks:              0
[07/19 01:06:54    530s]   Ignore pins:                 0
[07/19 01:06:54    530s]  Timing corner MAX_DEALY:setup.late:
[07/19 01:06:54    530s]   Skew target:                 0.118ns
[07/19 01:06:54    530s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[07/19 01:06:54    530s]  Created from constraint modes: {[]}
[07/19 01:06:54    530s]   Sources:                     pin prog_clk[0]
[07/19 01:06:54    530s]   Total number of sinks:       5317
[07/19 01:06:54    530s]   Delay constrained sinks:     5317
[07/19 01:06:54    530s]   Constrains:                  default
[07/19 01:06:54    530s]   Non-leaf sinks:              0
[07/19 01:06:54    530s]   Ignore pins:                 0
[07/19 01:06:54    530s]  Timing corner MAX_DEALY:setup.late:
[07/19 01:06:54    530s]   Skew target:                 0.118ns
[07/19 01:06:54    530s] Primary reporting skew groups are:
[07/19 01:06:54    530s] skew_group prog_clk[0]/CONSTRAINTS with 5317 clock sinks
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Constraint summary
[07/19 01:06:54    530s] ==================
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Transition constraints are active in the following delay corners:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] MAX_DEALY:setup.late
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Cap constraints are active in the following delay corners:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] MAX_DEALY:setup.late
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Transition constraint summary:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] -------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[07/19 01:06:54    530s] -------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] MAX_DEALY:setup.late (primary)         -            -              -                -
[07/19 01:06:54    530s]               -                      0.211         5401      auto computed    all
[07/19 01:06:54    530s] -------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Capacitance constraint summary:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[07/19 01:06:54    530s] ------------------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] MAX_DEALY:setup.late (primary)        -            -                    -                      -
[07/19 01:06:54    530s]               -                     0.600          2        library_or_sdc_constraint    all
[07/19 01:06:54    530s] ------------------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Clock DAG hash initial state: 10a9b42c79ffe481 1e298cd97300a931
[07/19 01:06:54    530s] CTS services accumulated run-time stats initial state:
[07/19 01:06:54    530s]   delay calculator: calls=6302, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:54    530s]   steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:54    530s] Clock DAG stats initial state:
[07/19 01:06:54    530s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:06:54    530s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:06:54    530s]   misc counts      : r=2, pp=0, mci=0
[07/19 01:06:54    530s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:06:54    530s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:54    530s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:06:54    530s] UM:*                                                                   InitialState
[07/19 01:06:54    530s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:54    530s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Layer information for route type default_route_type_leaf:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:06:54    530s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Metal1       N            V          0.844         0.158         0.133
[07/19 01:06:54    530s] Metal2       N            H          0.515         0.180         0.093
[07/19 01:06:54    530s] Metal3       Y            V          0.515         0.172         0.089
[07/19 01:06:54    530s] Metal4       Y            H          0.515         0.180         0.093
[07/19 01:06:54    530s] Metal5       N            V          0.515         0.172         0.089
[07/19 01:06:54    530s] TopMetal1    N            H          0.013         0.304         0.004
[07/19 01:06:54    530s] TopMetal2    N            V          0.007         0.243         0.002
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:54    530s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Layer information for route type default_route_type_nonleaf:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:06:54    530s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Metal1       N            V          0.844         0.235         0.198
[07/19 01:06:54    530s] Metal2       N            H          0.515         0.266         0.137
[07/19 01:06:54    530s] Metal3       Y            V          0.515         0.254         0.131
[07/19 01:06:54    530s] Metal4       Y            H          0.515         0.266         0.137
[07/19 01:06:54    530s] Metal5       N            V          0.515         0.254         0.131
[07/19 01:06:54    530s] TopMetal1    N            H          0.013         0.320         0.004
[07/19 01:06:54    530s] TopMetal2    N            V          0.007         0.307         0.002
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:06:54    530s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Layer information for route type default_route_type_nonleaf:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:06:54    530s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] Metal1       N            V          0.844         0.158         0.133
[07/19 01:06:54    530s] Metal2       N            H          0.515         0.180         0.093
[07/19 01:06:54    530s] Metal3       Y            V          0.515         0.172         0.089
[07/19 01:06:54    530s] Metal4       Y            H          0.515         0.180         0.093
[07/19 01:06:54    530s] Metal5       N            V          0.515         0.172         0.089
[07/19 01:06:54    530s] TopMetal1    N            H          0.013         0.304         0.004
[07/19 01:06:54    530s] TopMetal2    N            V          0.007         0.243         0.002
[07/19 01:06:54    530s] ------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Via selection for estimated routes (rule default):
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------------------------------------------------------------
[07/19 01:06:54    530s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[07/19 01:06:54    530s] Range                                 (Ohm)     (fF)     (fs)     Only
[07/19 01:06:54    530s] ------------------------------------------------------------------------------
[07/19 01:06:54    530s] Metal1-Metal2          Via1_XX_so     20.000    0.000    0.000    false
[07/19 01:06:54    530s] Metal2-Metal3          Via2_XX_so     20.000    0.000    0.000    false
[07/19 01:06:54    530s] Metal3-Metal4          Via3_XX_so     20.000    0.000    0.000    false
[07/19 01:06:54    530s] Metal4-Metal5          Via4_XX_so     20.000    0.000    0.000    false
[07/19 01:06:54    530s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.000    0.000    false
[07/19 01:06:54    530s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.000    0.000    false
[07/19 01:06:54    530s] ------------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/19 01:06:54    530s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[07/19 01:06:54    530s] Type 'man IMPCCOPT-2314' for more detail.
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Ideal and dont_touch net fanout counts:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] -----------------------------------------------------------
[07/19 01:06:54    530s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[07/19 01:06:54    530s] -----------------------------------------------------------
[07/19 01:06:54    530s]       1            10                      0
[07/19 01:06:54    530s]      11           100                      1
[07/19 01:06:54    530s]     101          1000                      0
[07/19 01:06:54    530s]    1001         10000                      1
[07/19 01:06:54    530s]   10001           +                        0
[07/19 01:06:54    530s] -----------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Top ideal and dont_touch nets by fanout:
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ------------------------
[07/19 01:06:54    530s] Net name       Fanout ()
[07/19 01:06:54    530s] ------------------------
[07/19 01:06:54    530s] prog_clk[0]      5317
[07/19 01:06:54    530s] clk[0]             80
[07/19 01:06:54    530s] ------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] No dont_touch hnets found in the clock tree
[07/19 01:06:54    530s] No dont_touch hpins found in the clock network.
[07/19 01:06:54    530s] Checking for illegal sizes of clock logic instances...
[07/19 01:06:54    530s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Filtering reasons for cell type: clock gate cell
[07/19 01:06:54    530s] ================================================
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] -----------------------------------------------------------------------------------------
[07/19 01:06:54    530s] Clock trees    Power domain    Reason                    Library cells
[07/19 01:06:54    530s] -----------------------------------------------------------------------------------------
[07/19 01:06:54    530s] all            auto-default    Is a clockgate cell       { sg13g2_lgcp_1 sg13g2_slgcp_1 }
[07/19 01:06:54    530s] all            auto-default    No test enable signal     { sg13g2_lgcp_1 }
[07/19 01:06:54    530s] all            auto-default    Has test enable signal    { sg13g2_slgcp_1 }
[07/19 01:06:54    530s] -----------------------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:01.9)
[07/19 01:06:54    530s] CCOpt configuration status: all checks passed.
[07/19 01:06:54    530s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/19 01:06:54    530s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/19 01:06:54    530s]   No exclusion drivers are needed.
[07/19 01:06:54    530s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/19 01:06:54    530s] Antenna diode management...
[07/19 01:06:54    530s]   Found 0 antenna diodes in the clock trees.
[07/19 01:06:54    530s]   
[07/19 01:06:54    530s] Antenna diode management done.
[07/19 01:06:54    530s] Adding driver cells for primary IOs...
[07/19 01:06:54    530s] Adding driver cells for primary IOs done.
[07/19 01:06:54    530s] Adding driver cells for primary IOs...
[07/19 01:06:54    530s] Adding driver cells for primary IOs done.
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] ----------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] CCOpt reported the following when adding drivers below input ports and above output ports     
[07/19 01:06:54    530s] ----------------------------------------------------------------------------------------------
[07/19 01:06:54    530s]   (empty table)
[07/19 01:06:54    530s] ----------------------------------------------------------------------------------------------
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Adding driver cell for primary IO roots...
[07/19 01:06:54    530s] Adding driver cell for primary IO roots done.
[07/19 01:06:54    530s] Maximizing clock DAG abstraction...
[07/19 01:06:54    530s]   Removing clock DAG drivers
[07/19 01:06:54    530s] Maximizing clock DAG abstraction done.
[07/19 01:06:54    530s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.3 real=0:00:03.6)
[07/19 01:06:54    530s] Synthesizing clock trees...
[07/19 01:06:54    530s]   Preparing To Balance...
[07/19 01:06:54    530s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:06:54    530s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8825.3M, EPOCH TIME: 1752880014.190274
[07/19 01:06:54    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.086, REAL:0.021, MEM:8825.3M, EPOCH TIME: 1752880014.211329
[07/19 01:06:54    530s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:06:54    530s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 01:06:54    530s] OPERPROF: Starting DPlace-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880014.211597
[07/19 01:06:54    530s] Processing tracks to init pin-track alignment.
[07/19 01:06:54    530s] z: 1, totalTracks: 1
[07/19 01:06:54    530s] z: 3, totalTracks: 1
[07/19 01:06:54    530s] z: 5, totalTracks: 1
[07/19 01:06:54    530s] z: 7, totalTracks: 1
[07/19 01:06:54    530s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:54    530s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8825.3M, EPOCH TIME: 1752880014.226086
[07/19 01:06:54    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:54    530s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:54    530s] OPERPROF:     Starting CMU at level 3, MEM:8825.3M, EPOCH TIME: 1752880014.236003
[07/19 01:06:54    530s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8825.3M, EPOCH TIME: 1752880014.237712
[07/19 01:06:54    530s] 
[07/19 01:06:54    530s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:54    530s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.014, MEM:8825.3M, EPOCH TIME: 1752880014.240095
[07/19 01:06:54    530s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8825.3M, EPOCH TIME: 1752880014.240136
[07/19 01:06:54    530s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880014.240331
[07/19 01:06:54    530s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8825.3MB).
[07/19 01:06:54    530s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.032, MEM:8825.3M, EPOCH TIME: 1752880014.243843
[07/19 01:06:54    530s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:54    530s]   Merging duplicate siblings in DAG...
[07/19 01:06:54    530s]     Clock DAG hash before merging: 10a9b42c79ffe481 1e298cd97300a931
[07/19 01:06:54    530s]     CTS services accumulated run-time stats before merging:
[07/19 01:06:54    530s]       delay calculator: calls=6302, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:54    530s]       steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:54    530s]     Clock DAG stats before merging:
[07/19 01:06:54    530s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:06:54    530s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:06:54    530s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:06:54    530s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:06:54    530s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:54    530s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:06:54    530s] UM:*                                                                   before merging
[07/19 01:06:54    530s]     Resynthesising clock tree into netlist...
[07/19 01:06:54    530s]       Reset timing graph...
[07/19 01:06:54    530s] Ignoring AAE DB Resetting ...
[07/19 01:06:54    530s]       Reset timing graph done.
[07/19 01:06:54    530s]     Resynthesising clock tree into netlist done.
[07/19 01:06:54    530s]     Merging duplicate clock dag driver clones in DAG...
[07/19 01:06:54    530s]     Merging duplicate clock dag driver clones in DAG done.
[07/19 01:06:54    530s]     
[07/19 01:06:54    530s]     Disconnecting clock tree from netlist...
[07/19 01:06:54    530s]     Disconnecting clock tree from netlist done.
[07/19 01:06:54    530s]   Merging duplicate siblings in DAG done.
[07/19 01:06:54    530s]   Applying movement limits...
[07/19 01:06:54    530s]   Applying movement limits done.
[07/19 01:06:54    530s]   Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.2)
[07/19 01:06:54    530s]   CCOpt::Phase::Construction...
[07/19 01:06:54    530s]   Stage::Clustering...
[07/19 01:06:54    530s]   Clustering...
[07/19 01:06:54    530s]     Clock DAG hash before 'Clustering': 10a9b42c79ffe481 1e298cd97300a931
[07/19 01:06:54    530s]     CTS services accumulated run-time stats before 'Clustering':
[07/19 01:06:54    530s]       delay calculator: calls=6302, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:54    530s]       steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:54    530s]     Initialize for clustering...
[07/19 01:06:54    530s]     Clock DAG hash before clustering: 10a9b42c79ffe481 1e298cd97300a931
[07/19 01:06:54    530s]     CTS services accumulated run-time stats before clustering:
[07/19 01:06:54    530s]       delay calculator: calls=6302, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:54    530s]       steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:54    530s]     Clock DAG stats before clustering:
[07/19 01:06:54    530s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:06:54    530s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:06:54    530s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:06:54    530s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:06:54    530s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:54    530s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:06:54    530s] UM:*                                                                   before clustering
[07/19 01:06:54    530s]     Computing max distances from locked parents...
[07/19 01:06:54    530s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/19 01:06:54    530s]     Computing max distances from locked parents done.
[07/19 01:06:54    530s]     Preplacing multi-input logics...
[07/19 01:06:54    530s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:54    530s]     Computing optimal clock node locations...
[07/19 01:06:54    530s]     : End AAE Lib Interpolated Model. (MEM=3637.476562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:06:54    530s] ...20% ...40% ...60% ...80% ...100% 
[07/19 01:06:54    530s]     Optimal path computation stats:
[07/19 01:06:54    530s]       Successful          : 0
[07/19 01:06:54    530s]       Unsuccessful        : 0
[07/19 01:06:54    530s]       Immovable           : 2
[07/19 01:06:54    530s]       lockedParentLocation: 0
[07/19 01:06:54    530s]       Region hash         : 9b63d8a4eba3eebd
[07/19 01:06:54    530s]     Unsuccessful details:
[07/19 01:06:54    530s]     
[07/19 01:06:54    530s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:54    530s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:06:54    530s]     Bottom-up phase...
[07/19 01:06:54    530s]     Clustering bottom-up starting from leaves...
[07/19 01:06:54    530s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:06:54    530s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:54    530s]       Clustering clock_tree prog_clk[0]...
[07/19 01:06:54    530s] Clustering clock_tree clk[0]...
[07/19 01:06:54    530s] Clustering clock_tree clk[0] done.
[07/19 01:06:54    530s]       Clustering clock_tree prog_clk[0] done.
[07/19 01:06:54    530s]     Clustering bottom-up starting from leaves done.
[07/19 01:06:54    530s]     Rebuilding the clock tree after clustering...
[07/19 01:06:54    530s]     Rebuilding the clock tree after clustering done.
[07/19 01:06:54    530s]     Clock DAG hash after bottom-up phase: 10a9b42c79ffe481 1e298cd97300a931
[07/19 01:06:54    530s]     CTS services accumulated run-time stats after bottom-up phase:
[07/19 01:06:54    530s]       delay calculator: calls=6304, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:54    530s]       steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:54    530s]     Clock DAG stats after bottom-up phase:
[07/19 01:06:54    530s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:06:54    530s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:06:54    530s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:06:54    530s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:06:54    530s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:54    531s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:06:54    531s] UM:*                                                                   after bottom-up phase
[07/19 01:06:54    531s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:06:54    531s]     Legalizing clock trees...
[07/19 01:06:54    531s]     Resynthesising clock tree into netlist...
[07/19 01:06:54    531s]       Reset timing graph...
[07/19 01:06:54    531s] Ignoring AAE DB Resetting ...
[07/19 01:06:54    531s]       Reset timing graph done.
[07/19 01:06:54    531s]     Resynthesising clock tree into netlist done.
[07/19 01:06:54    531s]     Commiting net attributes....
[07/19 01:06:54    531s]     Commiting net attributes. done.
[07/19 01:06:54    531s]     Leaving CCOpt scope - ClockRefiner...
[07/19 01:06:54    531s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8825.3M, EPOCH TIME: 1752880014.701293
[07/19 01:06:54    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.075, REAL:0.019, MEM:8825.3M, EPOCH TIME: 1752880014.720733
[07/19 01:06:54    531s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:06:54    531s]     Assigned high priority to 5397 instances.
[07/19 01:06:54    531s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/19 01:06:54    531s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/19 01:06:54    531s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880014.741520
[07/19 01:06:54    531s] OPERPROF:   Starting DPlace-Init at level 2, MEM:8825.3M, EPOCH TIME: 1752880014.741589
[07/19 01:06:54    531s] Processing tracks to init pin-track alignment.
[07/19 01:06:54    531s] z: 1, totalTracks: 1
[07/19 01:06:54    531s] z: 3, totalTracks: 1
[07/19 01:06:54    531s] z: 5, totalTracks: 1
[07/19 01:06:54    531s] z: 7, totalTracks: 1
[07/19 01:06:54    531s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:54    531s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:8825.3M, EPOCH TIME: 1752880014.756183
[07/19 01:06:54    531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:54    531s] 
[07/19 01:06:54    531s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:54    531s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:54    531s] OPERPROF:       Starting CMU at level 4, MEM:8825.3M, EPOCH TIME: 1752880014.766225
[07/19 01:06:54    531s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:8825.3M, EPOCH TIME: 1752880014.768001
[07/19 01:06:54    531s] 
[07/19 01:06:54    531s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:54    531s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.019, REAL:0.014, MEM:8825.3M, EPOCH TIME: 1752880014.770512
[07/19 01:06:54    531s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:8825.3M, EPOCH TIME: 1752880014.770553
[07/19 01:06:54    531s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880014.770718
[07/19 01:06:54    531s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8825.3MB).
[07/19 01:06:54    531s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.033, MEM:8825.3M, EPOCH TIME: 1752880014.774384
[07/19 01:06:54    531s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.033, MEM:8825.3M, EPOCH TIME: 1752880014.774410
[07/19 01:06:54    531s] TDRefine: refinePlace mode is spiral
[07/19 01:06:54    531s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:06:54    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.4
[07/19 01:06:54    531s] OPERPROF: Starting Refine-Place at level 1, MEM:8825.3M, EPOCH TIME: 1752880014.776485
[07/19 01:06:54    531s] *** Starting refinePlace (0:08:52 mem=8825.3M) ***
[07/19 01:06:54    531s] Total net bbox length = 1.092e+06 (5.190e+05 5.727e+05) (ext = 6.579e+04)
[07/19 01:06:54    531s] 
[07/19 01:06:54    531s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:54    531s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:54    531s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:54    531s] Set min layer with design mode ( 1 )
[07/19 01:06:54    531s] Set max layer with design mode ( 7 )
[07/19 01:06:54    531s] Set min layer with design mode ( 1 )
[07/19 01:06:54    531s] Set max layer with design mode ( 7 )
[07/19 01:06:54    531s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:8825.3M, EPOCH TIME: 1752880014.814408
[07/19 01:06:54    531s] Starting refinePlace ...
[07/19 01:06:54    531s] Set min layer with design mode ( 1 )
[07/19 01:06:54    531s] Set max layer with design mode ( 7 )
[07/19 01:06:54    531s] One DDP V2 for no tweak run.
[07/19 01:06:54    531s] Set min layer with design mode ( 1 )
[07/19 01:06:54    531s] Set max layer with design mode ( 7 )
[07/19 01:06:54    531s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:06:54    531s] DDP markSite nrRow 291 nrJob 291
[07/19 01:06:54    531s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:06:54    531s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=8825.3MB) @(0:08:52 - 0:08:52).
[07/19 01:06:54    531s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:54    531s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:06:54    531s] 
[07/19 01:06:54    531s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:06:54    531s] 
[07/19 01:06:54    531s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s]  Info: 0 filler has been deleted!
[07/19 01:06:55    532s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:06:55    532s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[07/19 01:06:55    532s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:06:55    532s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=8793.3MB) @(0:08:52 - 0:08:53).
[07/19 01:06:55    532s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:55    532s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:06:55    532s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 8793.3MB
[07/19 01:06:55    532s] Statistics of distance of Instance movement in refine placement:
[07/19 01:06:55    532s]   maximum (X+Y) =         0.00 um
[07/19 01:06:55    532s]   mean    (X+Y) =         0.00 um
[07/19 01:06:55    532s] Summary Report:
[07/19 01:06:55    532s] Instances move: 0 (out of 37963 movable)
[07/19 01:06:55    532s] Instances flipped: 0
[07/19 01:06:55    532s] Mean displacement: 0.00 um
[07/19 01:06:55    532s] Max displacement: 0.00 um 
[07/19 01:06:55    532s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:06:55    532s] Total instances moved : 0
[07/19 01:06:55    532s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.065, REAL:0.461, MEM:8793.3M, EPOCH TIME: 1752880015.275749
[07/19 01:06:55    532s] Total net bbox length = 1.092e+06 (5.190e+05 5.727e+05) (ext = 6.579e+04)
[07/19 01:06:55    532s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 8793.3MB
[07/19 01:06:55    532s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=8793.3MB) @(0:08:52 - 0:08:53).
[07/19 01:06:55    532s] *** Finished refinePlace (0:08:53 mem=8793.3M) ***
[07/19 01:06:55    532s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.4
[07/19 01:06:55    532s] OPERPROF: Finished Refine-Place at level 1, CPU:1.119, REAL:0.516, MEM:8793.3M, EPOCH TIME: 1752880015.292026
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:06:55    532s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:06:55    532s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8793.3M, EPOCH TIME: 1752880015.293843
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.086, REAL:0.031, MEM:8825.3M, EPOCH TIME: 1752880015.324574
[07/19 01:06:55    532s]     ClockRefiner summary
[07/19 01:06:55    532s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:06:55    532s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:06:55    532s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:06:55    532s]     Revert refine place priority changes on 0 instances.
[07/19 01:06:55    532s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:06:55    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880015.348784
[07/19 01:06:55    532s] Processing tracks to init pin-track alignment.
[07/19 01:06:55    532s] z: 1, totalTracks: 1
[07/19 01:06:55    532s] z: 3, totalTracks: 1
[07/19 01:06:55    532s] z: 5, totalTracks: 1
[07/19 01:06:55    532s] z: 7, totalTracks: 1
[07/19 01:06:55    532s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:55    532s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8825.3M, EPOCH TIME: 1752880015.363672
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:55    532s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:55    532s] OPERPROF:     Starting CMU at level 3, MEM:8825.3M, EPOCH TIME: 1752880015.374054
[07/19 01:06:55    532s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8825.3M, EPOCH TIME: 1752880015.376011
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:55    532s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.015, MEM:8825.3M, EPOCH TIME: 1752880015.378450
[07/19 01:06:55    532s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8825.3M, EPOCH TIME: 1752880015.378491
[07/19 01:06:55    532s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880015.378664
[07/19 01:06:55    532s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8825.3MB).
[07/19 01:06:55    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:8825.3M, EPOCH TIME: 1752880015.382702
[07/19 01:06:55    532s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.7)
[07/19 01:06:55    532s]     Disconnecting clock tree from netlist...
[07/19 01:06:55    532s]     Disconnecting clock tree from netlist done.
[07/19 01:06:55    532s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:06:55    532s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8825.3M, EPOCH TIME: 1752880015.390048
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.079, REAL:0.020, MEM:8825.3M, EPOCH TIME: 1752880015.409904
[07/19 01:06:55    532s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:06:55    532s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 01:06:55    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880015.410780
[07/19 01:06:55    532s] Processing tracks to init pin-track alignment.
[07/19 01:06:55    532s] z: 1, totalTracks: 1
[07/19 01:06:55    532s] z: 3, totalTracks: 1
[07/19 01:06:55    532s] z: 5, totalTracks: 1
[07/19 01:06:55    532s] z: 7, totalTracks: 1
[07/19 01:06:55    532s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:55    532s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8825.3M, EPOCH TIME: 1752880015.425906
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:55    532s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:55    532s] OPERPROF:     Starting CMU at level 3, MEM:8825.3M, EPOCH TIME: 1752880015.446303
[07/19 01:06:55    532s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8825.3M, EPOCH TIME: 1752880015.448000
[07/19 01:06:55    532s] 
[07/19 01:06:55    532s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:06:55    532s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.029, REAL:0.025, MEM:8825.3M, EPOCH TIME: 1752880015.450885
[07/19 01:06:55    532s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8825.3M, EPOCH TIME: 1752880015.450937
[07/19 01:06:55    532s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880015.451099
[07/19 01:06:55    532s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8825.3MB).
[07/19 01:06:55    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.048, REAL:0.044, MEM:8825.3M, EPOCH TIME: 1752880015.455195
[07/19 01:06:55    532s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:55    532s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:06:55    532s] End AAE Lib Interpolated Model. (MEM=3660.765625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:06:55    532s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     Clock tree legalization - Histogram:
[07/19 01:06:55    532s]     ====================================
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     --------------------------------
[07/19 01:06:55    532s]     Movement (um)    Number of cells
[07/19 01:06:55    532s]     --------------------------------
[07/19 01:06:55    532s]       (empty table)
[07/19 01:06:55    532s]     --------------------------------
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     Clock tree legalization - There are no Movements:
[07/19 01:06:55    532s]     =================================================
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     ---------------------------------------------
[07/19 01:06:55    532s]     Movement (um)    Desired     Achieved    Node
[07/19 01:06:55    532s]                      location    location    
[07/19 01:06:55    532s]     ---------------------------------------------
[07/19 01:06:55    532s]       (empty table)
[07/19 01:06:55    532s]     ---------------------------------------------
[07/19 01:06:55    532s]     
[07/19 01:06:55    532s]     Legalizing clock trees done. (took cpu=0:00:01.6 real=0:00:00.8)
[07/19 01:06:55    532s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:06:55    532s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:06:55    532s]     Clock DAG hash after 'Clustering': 10a9b42c79ffe481 1e298cd97300a931 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:06:55    532s]     CTS services accumulated run-time stats after 'Clustering':
[07/19 01:06:55    532s]       delay calculator: calls=6308, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:06:55    532s]       steiner router: calls=6304, total_wall_time=0.047s, mean_wall_time=0.007ms
[07/19 01:06:55    532s]     Clock DAG stats after 'Clustering':
[07/19 01:06:55    532s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:06:55    532s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:06:55    532s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:06:55    532s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:06:55    532s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:06:55    532s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:06:55    532s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:06:55    532s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:55    532s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:06:55    532s]     Clock DAG net violations after 'Clustering':
[07/19 01:06:55    532s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:06:55    532s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/19 01:06:55    532s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:06:55    532s]     Primary reporting skew groups after 'Clustering':
[07/19 01:06:55    532s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:06:55    532s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:06:55    532s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:06:55    532s]     Skew group summary after 'Clustering':
[07/19 01:06:55    532s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:06:55    532s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:06:55    532s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:06:55    532s]   Clustering done. (took cpu=0:00:02.0 real=0:00:01.2)
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Post-Clustering Statistics Report
[07/19 01:06:55    532s]   =================================
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Fanout Statistics:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[07/19 01:06:55    532s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   Trunk         1         2.000       2          2        0.000     {1 <= 2}
[07/19 01:06:55    532s]   Leaf          2      2698.500      80       5317     3703.118     {1 <= 1127, 1 <= 5319}
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Clustering Failure Statistics:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   --------------------------------
[07/19 01:06:55    532s]   Net Type    Clusters    Clusters
[07/19 01:06:55    532s]               Tried       Failed
[07/19 01:06:55    532s]   --------------------------------
[07/19 01:06:55    532s]     (empty table)
[07/19 01:06:55    532s]   --------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Clustering Partition Statistics:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[07/19 01:06:55    532s]               Fraction    Fraction    Count        Size    Size    Size    Size
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]     (empty table)
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Longest 5 runtime clustering solutions:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]   63468.260     5317        0                  1          prog_clk[0]    prog_clk[0]
[07/19 01:06:55    532s]    2699.131      80         0                  1          clk[0]         clk[0]
[07/19 01:06:55    532s]   ----------------------------------------------------------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Longest 10 runtime per clock tree:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   ------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   Wall Time    Mean         Min          Max          Std. Dev    Count    Clock Tree
[07/19 01:06:55    532s]   ------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   63468.260    63468.260    63468.260    63468.260     0.000         1     prog_clk[0]
[07/19 01:06:55    532s]    2699.131     2699.131     2699.131     2699.131     0.000         1     clk[0]
[07/19 01:06:55    532s]   ------------------------------------------------------------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Bottom-up runtime statistics:
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   --------------------------------------------------------
[07/19 01:06:55    532s]   Mean         Min         Max          Std. Dev     Count
[07/19 01:06:55    532s]   --------------------------------------------------------
[07/19 01:06:55    532s]   33083.695    2699.131    63468.260    42970.263       2
[07/19 01:06:55    532s]   --------------------------------------------------------
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   
[07/19 01:06:55    532s]   Looking for fanout violations...
[07/19 01:06:55    532s]   Looking for fanout violations done.
[07/19 01:06:55    532s]   Removing clustering added virtual delays...
[07/19 01:06:55    532s]     Resynthesising clock tree into netlist...
[07/19 01:06:55    532s]       Reset timing graph...
[07/19 01:06:55    532s] Ignoring AAE DB Resetting ...
[07/19 01:06:55    532s]       Reset timing graph done.
[07/19 01:06:55    532s]     Resynthesising clock tree into netlist done.
[07/19 01:06:55    532s]     Disconnecting clock tree from netlist...
[07/19 01:06:55    532s]     Disconnecting clock tree from netlist done.
[07/19 01:06:55    532s]   Removing clustering added virtual delays done.
[07/19 01:06:55    532s]   CongRepair After Initial Clustering...
[07/19 01:06:55    532s]   Reset timing graph...
[07/19 01:06:55    532s] Ignoring AAE DB Resetting ...
[07/19 01:06:55    532s]   Reset timing graph done.
[07/19 01:06:55    532s]   Leaving CCOpt scope - Early Global Route...
[07/19 01:06:55    532s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:8825.3M, EPOCH TIME: 1752880015.612780
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] Cell fpga_top LLGs are deleted
[07/19 01:06:55    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:55    532s] # Resetting pin-track-align track data.
[07/19 01:06:55    532s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.074, REAL:0.020, MEM:8825.3M, EPOCH TIME: 1752880015.633189
[07/19 01:06:55    532s]   Clock implementation routing...
[07/19 01:06:55    532s] Net route status summary:
[07/19 01:06:55    532s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:06:55    532s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:06:55    532s]     Routing using eGR only...
[07/19 01:06:55    532s]       Early Global Route - eGR only step...
[07/19 01:06:55    532s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:06:55    532s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:06:55    532s] (ccopt eGR): Start to route 2 all nets
[07/19 01:06:55    532s] (I)      Running eGR regular flow
[07/19 01:06:55    532s] Running assign ptn pin
[07/19 01:06:55    532s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:06:55    532s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:06:55    532s] Running config msv constraints
[07/19 01:06:55    532s] Running pre-eGR process
[07/19 01:06:55    532s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:06:55    532s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:06:55    532s] [PSP]    Started Early Global Route ( Curr Mem: 7.85 MB )
[07/19 01:06:55    532s] (I)      Initializing eGR engine (clean)
[07/19 01:06:55    532s] Set min layer with design mode ( 1 )
[07/19 01:06:55    532s] Set max layer with design mode ( 7 )
[07/19 01:06:55    532s] (I)      clean place blk overflow:
[07/19 01:06:55    532s] (I)      H : enabled 1.00 0
[07/19 01:06:55    532s] (I)      V : enabled 1.00 0
[07/19 01:06:55    532s] (I)      Initializing eGR engine (clean)
[07/19 01:06:55    532s] Set min layer with design mode ( 1 )
[07/19 01:06:55    532s] Set max layer with design mode ( 7 )
[07/19 01:06:55    532s] (I)      clean place blk overflow:
[07/19 01:06:55    532s] (I)      H : enabled 1.00 0
[07/19 01:06:55    532s] (I)      V : enabled 1.00 0
[07/19 01:06:55    532s] [PSP]    Started Early Global Route kernel ( Curr Mem: 7.85 MB )
[07/19 01:06:55    532s] (I)      Running eGR Cong Clean flow
[07/19 01:06:55    532s] (I)      # wire layers (front) : 8
[07/19 01:06:55    532s] (I)      # wire layers (back)  : 0
[07/19 01:06:55    532s] (I)      min wire layer : 1
[07/19 01:06:55    532s] (I)      max wire layer : 7
[07/19 01:06:55    532s] (I)      # cut layers (front) : 7
[07/19 01:06:55    532s] (I)      # cut layers (back)  : 0
[07/19 01:06:55    532s] (I)      min cut layer : 1
[07/19 01:06:55    532s] (I)      max cut layer : 6
[07/19 01:06:55    532s] (I)      ================================= Layers =================================
[07/19 01:06:55    532s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:55    532s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:06:55    532s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:55    532s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:06:55    532s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:55    532s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:55    532s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:55    532s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:55    532s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:06:55    532s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:06:55    532s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:06:55    532s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:55    532s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:06:55    532s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:06:55    532s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:06:55    532s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:06:55    532s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:55    532s] (I)      Started Import and model ( Curr Mem: 7.85 MB )
[07/19 01:06:55    533s] (I)      == Non-default Options ==
[07/19 01:06:55    533s] (I)      Clean congestion better                            : true
[07/19 01:06:55    533s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:06:55    533s] (I)      Rerouting rounds                                   : 10
[07/19 01:06:55    533s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:06:55    533s] (I)      Layer constraints as soft constraints              : true
[07/19 01:06:55    533s] (I)      Soft top layer                                     : true
[07/19 01:06:55    533s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:06:55    533s] (I)      Better NDR handling                                : true
[07/19 01:06:55    533s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:06:55    533s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:06:55    533s] (I)      Block tracks for preroutes                         : true
[07/19 01:06:55    533s] (I)      Assign IRoute by net group key                     : true
[07/19 01:06:55    533s] (I)      Block unroutable channels                          : true
[07/19 01:06:55    533s] (I)      Block unroutable channels 3D                       : true
[07/19 01:06:55    533s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:06:55    533s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:06:55    533s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:06:55    533s] (I)      Skip must join for term with via pillar            : true
[07/19 01:06:55    533s] (I)      Model find APA for IO pin                          : true
[07/19 01:06:55    533s] (I)      On pin location for off pin term                   : true
[07/19 01:06:55    533s] (I)      Handle EOL spacing                                 : true
[07/19 01:06:55    533s] (I)      Merge PG vias by gap                               : true
[07/19 01:06:55    533s] (I)      Maximum routing layer                              : 7
[07/19 01:06:55    533s] (I)      Minimum routing layer                              : 1
[07/19 01:06:55    533s] (I)      Top routing layer                                  : 7
[07/19 01:06:55    533s] (I)      Bottom routing layer                               : 1
[07/19 01:06:55    533s] (I)      Ignore routing layer                               : true
[07/19 01:06:55    533s] (I)      Route selected nets only                           : true
[07/19 01:06:55    533s] (I)      Refine MST                                         : true
[07/19 01:06:55    533s] (I)      Honor PRL                                          : true
[07/19 01:06:55    533s] (I)      Strong congestion aware                            : true
[07/19 01:06:55    533s] (I)      Improved initial location for IRoutes              : true
[07/19 01:06:55    533s] (I)      Multi panel TA                                     : true
[07/19 01:06:55    533s] (I)      Penalize wire overlap                              : true
[07/19 01:06:55    533s] (I)      Expand small instance blockage                     : true
[07/19 01:06:55    533s] (I)      Reduce via in TA                                   : true
[07/19 01:06:55    533s] (I)      SS-aware routing                                   : true
[07/19 01:06:55    533s] (I)      Improve tree edge sharing                          : true
[07/19 01:06:55    533s] (I)      Improve 2D via estimation                          : true
[07/19 01:06:55    533s] (I)      Refine Steiner tree                                : true
[07/19 01:06:55    533s] (I)      Build spine tree                                   : true
[07/19 01:06:55    533s] (I)      Model pass through capacity                        : true
[07/19 01:06:55    533s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:06:55    533s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:06:55    533s] (I)      Consider pin shapes                                : true
[07/19 01:06:55    533s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:06:55    533s] (I)      Consider NR APA                                    : true
[07/19 01:06:55    533s] (I)      Consider IO pin shape                              : true
[07/19 01:06:55    533s] (I)      Fix pin connection bug                             : true
[07/19 01:06:55    533s] (I)      Consider layer RC for local wires                  : true
[07/19 01:06:55    533s] (I)      Honor layer constraint                             : true
[07/19 01:06:55    533s] (I)      Route to clock mesh pin                            : true
[07/19 01:06:55    533s] (I)      LA-aware pin escape length                         : 2
[07/19 01:06:55    533s] (I)      Connect multiple ports                             : true
[07/19 01:06:55    533s] (I)      Split for must join                                : true
[07/19 01:06:55    533s] (I)      Number of threads                                  : 8
[07/19 01:06:55    533s] (I)      Routing effort level                               : 10000
[07/19 01:06:55    533s] (I)      Prefer layer length threshold                      : 8
[07/19 01:06:55    533s] (I)      Overflow penalty cost                              : 10
[07/19 01:06:55    533s] (I)      A-star cost                                        : 0.300000
[07/19 01:06:55    533s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:06:55    533s] (I)      Threshold for short IRoute                         : 6
[07/19 01:06:55    533s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:06:55    533s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:06:55    533s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:06:55    533s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:06:55    533s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:06:55    533s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:06:55    533s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:06:55    533s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:06:55    533s] (I)      PG-aware similar topology routing                  : true
[07/19 01:06:55    533s] (I)      Maze routing via cost fix                          : true
[07/19 01:06:55    533s] (I)      Apply PRL on PG terms                              : true
[07/19 01:06:55    533s] (I)      Apply PRL on obs objects                           : true
[07/19 01:06:55    533s] (I)      Handle range-type spacing rules                    : true
[07/19 01:06:55    533s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:06:55    533s] (I)      Parallel spacing query fix                         : true
[07/19 01:06:55    533s] (I)      Force source to root IR                            : true
[07/19 01:06:55    533s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:06:55    533s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:06:55    533s] (I)      Route tie net to shape                             : auto
[07/19 01:06:55    533s] (I)      Do not relax to DPT layer                          : true
[07/19 01:06:55    533s] (I)      No DPT in post routing                             : true
[07/19 01:06:55    533s] (I)      Modeling PG via merging fix                        : true
[07/19 01:06:55    533s] (I)      Shield aware TA                                    : true
[07/19 01:06:55    533s] (I)      Strong shield aware TA                             : true
[07/19 01:06:55    533s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:06:55    533s] (I)      Post routing fix                                   : true
[07/19 01:06:55    533s] (I)      Strong post routing                                : true
[07/19 01:06:55    533s] (I)      Violation on path threshold                        : 1
[07/19 01:06:55    533s] (I)      Pass through capacity modeling                     : true
[07/19 01:06:55    533s] (I)      Read layer and via RC                              : true
[07/19 01:06:55    533s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:06:55    533s] (I)      Select term pin box for io pin                     : true
[07/19 01:06:55    533s] (I)      Penalize NDR sharing                               : true
[07/19 01:06:55    533s] (I)      Enable special modeling                            : false
[07/19 01:06:55    533s] (I)      Keep fixed segments                                : true
[07/19 01:06:55    533s] (I)      Reorder net groups by key                          : true
[07/19 01:06:55    533s] (I)      Increase net scenic ratio                          : true
[07/19 01:06:55    533s] (I)      Method to set GCell size                           : row
[07/19 01:06:55    533s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:06:55    533s] (I)      Avoid high resistance layers                       : true
[07/19 01:06:55    533s] (I)      Segment length threshold                           : 1
[07/19 01:06:55    533s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:06:55    533s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:06:55    533s] (I)      Use track pitch for NDR                            : true
[07/19 01:06:55    533s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:06:55    533s] (I)      Handle non-default track width                     : false
[07/19 01:06:55    533s] (I)      Block unroutable channels fix                      : true
[07/19 01:06:55    533s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:06:55    533s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:06:55    533s] (I)      ============== Pin Summary ==============
[07/19 01:06:55    533s] (I)      +-------+--------+---------+------------+
[07/19 01:06:55    533s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:06:55    533s] (I)      +-------+--------+---------+------------+
[07/19 01:06:55    533s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:06:55    533s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:06:55    533s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:06:55    533s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:06:55    533s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:06:55    533s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:06:55    533s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:06:55    533s] (I)      +-------+--------+---------+------------+
[07/19 01:06:55    533s] (I)      Custom ignore net properties:
[07/19 01:06:55    533s] (I)      1 : NotLegal
[07/19 01:06:55    533s] (I)      2 : NotSelected
[07/19 01:06:55    533s] (I)      Default ignore net properties:
[07/19 01:06:55    533s] (I)      1 : Special
[07/19 01:06:55    533s] (I)      2 : Analog
[07/19 01:06:55    533s] (I)      3 : Fixed
[07/19 01:06:55    533s] (I)      4 : Skipped
[07/19 01:06:55    533s] (I)      5 : MixedSignal
[07/19 01:06:55    533s] (I)      Prerouted net properties:
[07/19 01:06:55    533s] (I)      1 : NotLegal
[07/19 01:06:55    533s] (I)      2 : Special
[07/19 01:06:55    533s] (I)      3 : Analog
[07/19 01:06:55    533s] (I)      4 : Fixed
[07/19 01:06:55    533s] (I)      5 : Skipped
[07/19 01:06:55    533s] (I)      6 : MixedSignal
[07/19 01:06:55    533s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:06:55    533s] (I)      Use row-based GCell size
[07/19 01:06:55    533s] (I)      Use row-based GCell align
[07/19 01:06:55    533s] (I)      layer 0 area = 90000
[07/19 01:06:55    533s] (I)      layer 1 area = 144000
[07/19 01:06:55    533s] (I)      layer 2 area = 144000
[07/19 01:06:55    533s] (I)      layer 3 area = 144000
[07/19 01:06:55    533s] (I)      layer 4 area = 144000
[07/19 01:06:55    533s] (I)      layer 5 area = 0
[07/19 01:06:55    533s] (I)      layer 6 area = 0
[07/19 01:06:55    533s] (I)      GCell unit size   : 3780
[07/19 01:06:55    533s] (I)      GCell multiplier  : 1
[07/19 01:06:55    533s] (I)      GCell row height  : 3780
[07/19 01:06:55    533s] (I)      Actual row height : 3780
[07/19 01:06:55    533s] (I)      GCell align ref   : 425480 425420
[07/19 01:06:55    533s] [NR-eGR] Track table information for default rule: 
[07/19 01:06:55    533s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:06:55    533s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:06:55    533s] (I)      ================ Default via =================
[07/19 01:06:55    533s] (I)      +---+-------------------+--------------------+
[07/19 01:06:55    533s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:06:55    533s] (I)      +---+-------------------+--------------------+
[07/19 01:06:55    533s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:06:55    533s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:06:55    533s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:06:55    533s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:06:55    533s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:06:55    533s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:06:55    533s] (I)      +---+-------------------+--------------------+
[07/19 01:06:55    533s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:06:56    533s] [NR-eGR] Read 53381 PG shapes
[07/19 01:06:56    533s] [NR-eGR] Read 0 clock shapes
[07/19 01:06:56    533s] [NR-eGR] Read 0 other shapes
[07/19 01:06:56    533s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:06:56    533s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:06:56    533s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:06:56    533s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:06:56    533s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:06:56    533s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:06:56    533s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:06:56    533s] [NR-eGR] #Other Blockages    : 0
[07/19 01:06:56    533s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:06:56    533s] [NR-eGR] #prerouted nets         : 0
[07/19 01:06:56    533s] [NR-eGR] #prerouted special nets : 0
[07/19 01:06:56    533s] [NR-eGR] #prerouted wires        : 0
[07/19 01:06:56    533s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:06:56    533s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:06:56    533s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:06:56    533s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:06:56    533s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:06:56    533s] [NR-eGR] #via pillars        : 0
[07/19 01:06:56    533s] [NR-eGR] #must join all port : 0
[07/19 01:06:56    533s] [NR-eGR] #multiple ports     : 0
[07/19 01:06:56    533s] [NR-eGR] #has must join      : 0
[07/19 01:06:56    533s] (I)      handle routing halo
[07/19 01:06:56    533s] (I)      Reading macro buffers
[07/19 01:06:56    533s] (I)      Number of macro buffers: 0
[07/19 01:06:56    533s] (I)      ============ RC Report:  =============
[07/19 01:06:56    533s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:06:56    533s] (I)      --------------------------------------
[07/19 01:06:56    533s] (I)          Metal1         0.844        0.235 
[07/19 01:06:56    533s] (I)          Metal2         0.515        0.266 
[07/19 01:06:56    533s] (I)          Metal3         0.515        0.254 
[07/19 01:06:56    533s] (I)          Metal4         0.515        0.266 
[07/19 01:06:56    533s] (I)          Metal5         0.515        0.254 
[07/19 01:06:56    533s] (I)       TopMetal1         0.013        0.320 
[07/19 01:06:56    533s] (I)       TopMetal2         0.007        0.307 
[07/19 01:06:56    533s] (I)      ============ RC Report:  =============
[07/19 01:06:56    533s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:06:56    533s] (I)      --------------------------------------
[07/19 01:06:56    533s] (I)          Metal1         0.844        0.158 
[07/19 01:06:56    533s] (I)          Metal2         0.515        0.180 
[07/19 01:06:56    533s] (I)          Metal3         0.515        0.172 
[07/19 01:06:56    533s] (I)          Metal4         0.515        0.180 
[07/19 01:06:56    533s] (I)          Metal5         0.515        0.172 
[07/19 01:06:56    533s] (I)       TopMetal1         0.013        0.304 
[07/19 01:06:56    533s] (I)       TopMetal2         0.007        0.243 
[07/19 01:06:56    533s] (I)      early_global_route_priority property id does not exist.
[07/19 01:06:56    533s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:06:56    533s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:06:56    533s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:06:56    533s] (I)      Moved 1 terms for better access 
[07/19 01:06:56    533s] (I)      Number of ignored nets                =  38095
[07/19 01:06:56    533s] (I)      Number of connected nets              =      0
[07/19 01:06:56    533s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:06:56    533s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:06:56    533s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:06:56    533s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:06:56    533s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:06:56    533s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:06:56    533s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:06:56    533s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:06:56    533s] (I)      Ndr track 0 does not exist
[07/19 01:06:56    533s] (I)      Ndr track 0 does not exist
[07/19 01:06:56    533s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:06:56    533s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:06:56    533s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:06:56    533s] (I)      Site width          :   480  (dbu)
[07/19 01:06:56    533s] (I)      Row height          :  3780  (dbu)
[07/19 01:06:56    533s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:06:56    533s] (I)      GCell width         :  3780  (dbu)
[07/19 01:06:56    533s] (I)      GCell height        :  3780  (dbu)
[07/19 01:06:56    533s] (I)      Grid                :   491   516     7
[07/19 01:06:56    533s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:06:56    533s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:06:56    533s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:06:56    533s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:06:56    533s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:06:56    533s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:06:56    533s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:06:56    533s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:06:56    533s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:06:56    533s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:06:56    533s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:06:56    533s] (I)      --------------------------------------------------------
[07/19 01:06:56    533s] 
[07/19 01:06:56    533s] [NR-eGR] ============ Routing rule table ============
[07/19 01:06:56    533s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:06:56    533s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:06:56    533s] [NR-eGR] ========================================
[07/19 01:06:56    533s] [NR-eGR] 
[07/19 01:06:56    533s] (I)      ==== NDR : (Default) ====
[07/19 01:06:56    533s] (I)      +--------------+--------+
[07/19 01:06:56    533s] (I)      |           ID |      0 |
[07/19 01:06:56    533s] (I)      |      Default |    yes |
[07/19 01:06:56    533s] (I)      |  Clk Special |     no |
[07/19 01:06:56    533s] (I)      | Hard spacing |     no |
[07/19 01:06:56    533s] (I)      |    NDR track | (none) |
[07/19 01:06:56    533s] (I)      |      NDR via | (none) |
[07/19 01:06:56    533s] (I)      |  Extra space |      0 |
[07/19 01:06:56    533s] (I)      |      Shields |      0 |
[07/19 01:06:56    533s] (I)      |   Demand (H) |      1 |
[07/19 01:06:56    533s] (I)      |   Demand (V) |      1 |
[07/19 01:06:56    533s] (I)      |        #Nets |      1 |
[07/19 01:06:56    533s] (I)      +--------------+--------+
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      ======== NDR :  =========
[07/19 01:06:56    533s] (I)      +--------------+--------+
[07/19 01:06:56    533s] (I)      |           ID |      1 |
[07/19 01:06:56    533s] (I)      |      Default |     no |
[07/19 01:06:56    533s] (I)      |  Clk Special |     no |
[07/19 01:06:56    533s] (I)      | Hard spacing |     no |
[07/19 01:06:56    533s] (I)      |    NDR track | (none) |
[07/19 01:06:56    533s] (I)      |      NDR via | (none) |
[07/19 01:06:56    533s] (I)      |  Extra space |      1 |
[07/19 01:06:56    533s] (I)      |      Shields |      0 |
[07/19 01:06:56    533s] (I)      |   Demand (H) |      2 |
[07/19 01:06:56    533s] (I)      |   Demand (V) |      2 |
[07/19 01:06:56    533s] (I)      |        #Nets |      1 |
[07/19 01:06:56    533s] (I)      +--------------+--------+
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:06:56    533s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:56    533s] (I)      =============== Blocked Tracks ===============
[07/19 01:06:56    533s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:56    533s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:06:56    533s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:56    533s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:06:56    533s] (I)      |     2 | 2280204 |   957749 |        42.00% |
[07/19 01:06:56    533s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:06:56    533s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:06:56    533s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:06:56    533s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:06:56    533s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:06:56    533s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:56    533s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 7.87 MB )
[07/19 01:06:56    533s] (I)      Delete wires for 2 nets (async)
[07/19 01:06:56    533s] (I)      Reset routing kernel
[07/19 01:06:56    533s] (I)      Started Global Routing ( Curr Mem: 7.87 MB )
[07/19 01:06:56    533s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:06:56    533s] (I)      ================== Net Group Info ===================
[07/19 01:06:56    533s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:56    533s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:06:56    533s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:56    533s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:06:56    533s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:06:56    533s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:56    533s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:06:56    533s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:06:56    533s] (I)      init route region map
[07/19 01:06:56    533s] (I)      #blocked GCells = 119629
[07/19 01:06:56    533s] (I)      #regions = 864
[07/19 01:06:56    533s] (I)      init safety region map
[07/19 01:06:56    533s] (I)      #blocked GCells = 119629
[07/19 01:06:56    533s] (I)      #regions = 864
[07/19 01:06:56    533s] (I)      Adjusted 0 GCells for pin access
[07/19 01:06:56    533s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1a Route ============
[07/19 01:06:56    533s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1b Route ============
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.534300e+03um
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1c Route ============
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1d Route ============
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1e Route ============
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.534300e+03um
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1f Route ============
[07/19 01:06:56    533s] (I)      Usage: 935 = (459 H, 476 V) = (0.05% H, 0.06% V) = (1.735e+03um H, 1.799e+03um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1g Route ============
[07/19 01:06:56    533s] (I)      Usage: 930 = (451 H, 479 V) = (0.04% H, 0.06% V) = (1.705e+03um H, 1.811e+03um V)
[07/19 01:06:56    533s] (I)      #Nets         : 1
[07/19 01:06:56    533s] (I)      #Relaxed nets : 0
[07/19 01:06:56    533s] (I)      Wire length   : 930
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1h Route ============
[07/19 01:06:56    533s] (I)      Usage: 930 = (451 H, 479 V) = (0.04% H, 0.06% V) = (1.705e+03um H, 1.811e+03um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1l Route ============
[07/19 01:06:56    533s] (I)      total 2D Cap : 4980164 = (2495579 H, 2484585 V)
[07/19 01:06:56    533s] (I)      total 2D Demand : 1945 = (966 H, 979 V)
[07/19 01:06:56    533s] (I)      init route region map
[07/19 01:06:56    533s] (I)      #blocked GCells = 72177
[07/19 01:06:56    533s] (I)      #regions = 145
[07/19 01:06:56    533s] (I)      init safety region map
[07/19 01:06:56    533s] (I)      #blocked GCells = 72177
[07/19 01:06:56    533s] (I)      #regions = 145
[07/19 01:06:56    533s] (I)      Adjusted 24 GCells for pin access
[07/19 01:06:56    533s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1a Route ============
[07/19 01:06:56    533s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 58
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1b Route ============
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.747302e+04um
[07/19 01:06:56    533s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:06:56    533s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1c Route ============
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1d Route ============
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1e Route ============
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.747302e+04um
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1f Route ============
[07/19 01:06:56    533s] (I)      Usage: 12559 = (6059 H, 6500 V) = (0.24% H, 0.26% V) = (2.290e+04um H, 2.457e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1g Route ============
[07/19 01:06:56    533s] (I)      Usage: 12506 = (5998 H, 6508 V) = (0.24% H, 0.26% V) = (2.267e+04um H, 2.460e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1h Route ============
[07/19 01:06:56    533s] (I)      Usage: 12533 = (6046 H, 6487 V) = (0.24% H, 0.26% V) = (2.285e+04um H, 2.452e+04um V)
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] (I)      ============  Phase 1l Route ============
[07/19 01:06:56    533s] (I)      
[07/19 01:06:56    533s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:06:56    533s] [NR-eGR]                        OverCon            
[07/19 01:06:56    533s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:06:56    533s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:06:56    533s] [NR-eGR] ----------------------------------------------
[07/19 01:06:56    533s] [NR-eGR]  Metal1 ( 1)        21( 0.02%)   ( 0.02%) 
[07/19 01:06:56    533s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR] ----------------------------------------------
[07/19 01:06:56    533s] [NR-eGR]        Total        21( 0.00%)   ( 0.00%) 
[07/19 01:06:56    533s] [NR-eGR] 
[07/19 01:06:56    533s] (I)      Finished Global Routing ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 7.88 MB )
[07/19 01:06:56    533s] (I)      Updating congestion map
[07/19 01:06:56    533s] (I)      total 2D Cap : 5033820 = (2523232 H, 2510588 V)
[07/19 01:06:56    533s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:06:56    533s] (I)      Running track assignment and export wires
[07/19 01:06:56    533s] (I)      ============= Track Assignment ============
[07/19 01:06:56    533s] (I)      Started Track Assignment (8T) ( Curr Mem: 7.86 MB )
[07/19 01:06:56    533s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:06:56    533s] (I)      Run Multi-thread track assignment
[07/19 01:06:56    533s] (I)      Finished Track Assignment (8T) ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 7.92 MB )
[07/19 01:06:56    533s] (I)      Started Export ( Curr Mem: 7.92 MB )
[07/19 01:06:56    533s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:06:56    533s] [NR-eGR] Total eGR-routed clock nets wire length: 50043um, number of vias: 11322
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    533s] [NR-eGR] Report for selected net(s) only.
[07/19 01:06:56    533s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------
[07/19 01:06:56    533s] [NR-eGR]  Metal1     (1V)          5368   5924 
[07/19 01:06:56    533s] [NR-eGR]  Metal2     (2H)         21725   5198 
[07/19 01:06:56    533s] [NR-eGR]  Metal3     (3V)         20469    191 
[07/19 01:06:56    533s] [NR-eGR]  Metal4     (4H)          2367      9 
[07/19 01:06:56    533s] [NR-eGR]  Metal5     (5V)           113      0 
[07/19 01:06:56    533s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:06:56    533s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------
[07/19 01:06:56    533s] [NR-eGR]             Total        50043  11322 
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    533s] [NR-eGR] Total half perimeter of net bounding box: 4386um
[07/19 01:06:56    533s] [NR-eGR] Total length: 50043um, number of vias: 11322
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    533s] [NR-eGR] Total routed clock nets wire length: 50043um, number of vias: 11322
[07/19 01:06:56    533s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    534s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:06:56    534s] [NR-eGR] ---------------------------------------
[07/19 01:06:56    534s] [NR-eGR]  Metal1     (1V)        115142  122919 
[07/19 01:06:56    534s] [NR-eGR]  Metal2     (2H)        522422   79666 
[07/19 01:06:56    534s] [NR-eGR]  Metal3     (3V)        516470    4830 
[07/19 01:06:56    534s] [NR-eGR]  Metal4     (4H)         85254    1685 
[07/19 01:06:56    534s] [NR-eGR]  Metal5     (5V)         49485       6 
[07/19 01:06:56    534s] [NR-eGR]  TopMetal1  (6H)             4       0 
[07/19 01:06:56    534s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:06:56    534s] [NR-eGR] ---------------------------------------
[07/19 01:06:56    534s] [NR-eGR]             Total      1288778  209106 
[07/19 01:06:56    534s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    534s] [NR-eGR] Total half perimeter of net bounding box: 1091717um
[07/19 01:06:56    534s] [NR-eGR] Total length: 1288778um, number of vias: 209106
[07/19 01:06:56    534s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:06:56    534s] (I)      == Layer wire length by net rule ==
[07/19 01:06:56    534s] (I)                           Default 
[07/19 01:06:56    534s] (I)      -----------------------------
[07/19 01:06:56    534s] (I)       Metal1     (1V)    115142um 
[07/19 01:06:56    534s] (I)       Metal2     (2H)    522422um 
[07/19 01:06:56    534s] (I)       Metal3     (3V)    516470um 
[07/19 01:06:56    534s] (I)       Metal4     (4H)     85254um 
[07/19 01:06:56    534s] (I)       Metal5     (5V)     49485um 
[07/19 01:06:56    534s] (I)       TopMetal1  (6H)         4um 
[07/19 01:06:56    534s] (I)       TopMetal2  (7V)         0um 
[07/19 01:06:56    534s] (I)      -----------------------------
[07/19 01:06:56    534s] (I)                  Total  1288778um 
[07/19 01:06:56    534s] (I)      == Layer via count by net rule ==
[07/19 01:06:56    534s] (I)                         Default 
[07/19 01:06:56    534s] (I)      ---------------------------
[07/19 01:06:56    534s] (I)       Metal1     (1V)    122919 
[07/19 01:06:56    534s] (I)       Metal2     (2H)     79666 
[07/19 01:06:56    534s] (I)       Metal3     (3V)      4830 
[07/19 01:06:56    534s] (I)       Metal4     (4H)      1685 
[07/19 01:06:56    534s] (I)       Metal5     (5V)         6 
[07/19 01:06:56    534s] (I)       TopMetal1  (6H)         0 
[07/19 01:06:56    534s] (I)       TopMetal2  (7V)         0 
[07/19 01:06:56    534s] (I)      ---------------------------
[07/19 01:06:56    534s] (I)                  Total   209106 
[07/19 01:06:56    534s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.13 sec, Curr Mem: 7.91 MB )
[07/19 01:06:56    534s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:06:56    534s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.04 sec, Curr Mem: 7.91 MB )
[07/19 01:06:56    534s] [NR-eGR] Finished Early Global Route ( CPU: 1.18 sec, Real: 1.05 sec, Curr Mem: 7.85 MB )
[07/19 01:06:56    534s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:06:56    534s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:06:56    534s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:06:56    534s] (I)       Early Global Route                             100.00%  1268.10 sec  1269.14 sec  1.04 sec  1.18 sec 
[07/19 01:06:56    534s] (I)       +-Early Global Route kernel                     99.31%  1268.10 sec  1269.14 sec  1.04 sec  1.17 sec 
[07/19 01:06:56    534s] (I)       | +-Import and model                            54.19%  1268.10 sec  1268.67 sec  0.57 sec  0.57 sec 
[07/19 01:06:56    534s] (I)       | | +-Create place DB                           12.14%  1268.10 sec  1268.23 sec  0.13 sec  0.13 sec 
[07/19 01:06:56    534s] (I)       | | | +-Import place data                       12.13%  1268.10 sec  1268.23 sec  0.13 sec  0.13 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read instances and placement           2.85%  1268.10 sec  1268.13 sec  0.03 sec  0.03 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read nets                              9.09%  1268.14 sec  1268.23 sec  0.10 sec  0.09 sec 
[07/19 01:06:56    534s] (I)       | | +-Create route DB                           40.55%  1268.23 sec  1268.66 sec  0.42 sec  0.43 sec 
[07/19 01:06:56    534s] (I)       | | | +-Import route data (8T)                  40.47%  1268.23 sec  1268.66 sec  0.42 sec  0.43 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read blockages ( Layer 1-7 )          14.11%  1268.28 sec  1268.42 sec  0.15 sec  0.15 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read routing blockages               0.00%  1268.28 sec  1268.28 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read bump blockages                  0.00%  1268.28 sec  1268.28 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read instance blockages             13.14%  1268.28 sec  1268.41 sec  0.14 sec  0.14 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read PG blockages                    0.62%  1268.42 sec  1268.42 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read clock blockages                 0.00%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read other blockages                 0.00%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read halo blockages                  0.06%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read blackboxes                        0.00%  1268.42 sec  1268.42 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read prerouted                         0.02%  1268.42 sec  1268.43 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Read nets                              0.06%  1268.43 sec  1268.43 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Set up via pillars                     0.05%  1268.43 sec  1268.43 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Set up RC info                         0.06%  1268.43 sec  1268.43 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Initialize 3D grid graph               0.97%  1268.43 sec  1268.44 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Model blockage capacity               19.20%  1268.44 sec  1268.64 sec  0.20 sec  0.20 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Initialize 3D capacity              18.38%  1268.44 sec  1268.63 sec  0.19 sec  0.19 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Move terms for access (8T)             0.33%  1268.65 sec  1268.66 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Read aux data                              0.00%  1268.66 sec  1268.66 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Others data preparation                    0.00%  1268.66 sec  1268.66 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Create route kernel                        0.88%  1268.66 sec  1268.66 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | +-Global Routing                              22.55%  1268.67 sec  1268.91 sec  0.24 sec  0.25 sec 
[07/19 01:06:56    534s] (I)       | | +-Initialization                             0.50%  1268.67 sec  1268.68 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | +-Net group 1                                6.55%  1268.68 sec  1268.75 sec  0.07 sec  0.08 sec 
[07/19 01:06:56    534s] (I)       | | | +-Generate topology (8T)                   0.08%  1268.68 sec  1268.68 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1a                                 0.43%  1268.72 sec  1268.73 sec  0.00 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Pattern routing (8T)                   0.16%  1268.72 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1b                                 0.47%  1268.73 sec  1268.73 sec  0.00 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Monotonic routing (8T)                 0.38%  1268.73 sec  1268.73 sec  0.00 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1c                                 0.00%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1d                                 0.00%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1e                                 0.08%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Route legalization                     0.01%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1f                                 0.00%  1268.73 sec  1268.73 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1g                                 0.60%  1268.73 sec  1268.74 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Post Routing                           0.59%  1268.73 sec  1268.74 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1h                                 0.30%  1268.74 sec  1268.74 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Post Routing                           0.30%  1268.74 sec  1268.74 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1l                                 0.21%  1268.74 sec  1268.75 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Layer assignment (8T)                  0.09%  1268.74 sec  1268.75 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Net group 2                               14.21%  1268.75 sec  1268.90 sec  0.15 sec  0.15 sec 
[07/19 01:06:56    534s] (I)       | | | +-Generate topology (8T)                   1.21%  1268.75 sec  1268.76 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1a                                 1.18%  1268.82 sec  1268.83 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Pattern routing (8T)                   0.21%  1268.82 sec  1268.82 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.26%  1268.82 sec  1268.83 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Add via demand to 2D                   0.48%  1268.83 sec  1268.83 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1b                                 0.49%  1268.83 sec  1268.84 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Monotonic routing (8T)                 0.24%  1268.83 sec  1268.83 sec  0.00 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1c                                 0.00%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1d                                 0.00%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1e                                 0.11%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Route legalization                     0.03%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1f                                 0.00%  1268.84 sec  1268.84 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1g                                 1.23%  1268.84 sec  1268.85 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Post Routing                           1.22%  1268.84 sec  1268.85 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1h                                 0.64%  1268.85 sec  1268.86 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Post Routing                           0.63%  1268.85 sec  1268.86 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | | | +-Phase 1l                                 3.42%  1268.86 sec  1268.90 sec  0.04 sec  0.04 sec 
[07/19 01:06:56    534s] (I)       | | | | +-Layer assignment (8T)                  0.94%  1268.87 sec  1268.88 sec  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)       | +-Export cong map                              4.42%  1268.91 sec  1268.95 sec  0.05 sec  0.05 sec 
[07/19 01:06:56    534s] (I)       | | +-Export 2D cong map                         1.55%  1268.94 sec  1268.95 sec  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)       | +-Extract Global 3D Wires                      0.02%  1268.96 sec  1268.96 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | +-Track Assignment (8T)                        5.30%  1268.96 sec  1269.01 sec  0.06 sec  0.11 sec 
[07/19 01:06:56    534s] (I)       | | +-Initialization                             0.00%  1268.96 sec  1268.96 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Track Assignment Kernel                    5.13%  1268.96 sec  1269.01 sec  0.05 sec  0.11 sec 
[07/19 01:06:56    534s] (I)       | | +-Free Memory                                0.00%  1269.01 sec  1269.01 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | +-Export                                      12.18%  1269.01 sec  1269.14 sec  0.13 sec  0.19 sec 
[07/19 01:06:56    534s] (I)       | | +-Export DB wires                            1.66%  1269.01 sec  1269.03 sec  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)       | | | +-Export all nets (8T)                     1.52%  1269.01 sec  1269.03 sec  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)       | | | +-Set wire vias (8T)                       0.11%  1269.03 sec  1269.03 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | | +-Report wirelength                          8.91%  1269.03 sec  1269.12 sec  0.09 sec  0.09 sec 
[07/19 01:06:56    534s] (I)       | | +-Update net boxes                           1.57%  1269.12 sec  1269.14 sec  0.02 sec  0.08 sec 
[07/19 01:06:56    534s] (I)       | | +-Update timing                              0.00%  1269.14 sec  1269.14 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)       | +-Postprocess design                           0.03%  1269.14 sec  1269.14 sec  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)      ======================= Summary by functions ========================
[07/19 01:06:56    534s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:06:56    534s] (I)      ---------------------------------------------------------------------
[07/19 01:06:56    534s] (I)        0  Early Global Route                  100.00%  1.04 sec  1.18 sec 
[07/19 01:06:56    534s] (I)        1  Early Global Route kernel            99.31%  1.04 sec  1.17 sec 
[07/19 01:06:56    534s] (I)        2  Import and model                     54.19%  0.57 sec  0.57 sec 
[07/19 01:06:56    534s] (I)        2  Global Routing                       22.55%  0.24 sec  0.25 sec 
[07/19 01:06:56    534s] (I)        2  Export                               12.18%  0.13 sec  0.19 sec 
[07/19 01:06:56    534s] (I)        2  Track Assignment (8T)                 5.30%  0.06 sec  0.11 sec 
[07/19 01:06:56    534s] (I)        2  Export cong map                       4.42%  0.05 sec  0.05 sec 
[07/19 01:06:56    534s] (I)        2  Postprocess design                    0.03%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        2  Extract Global 3D Wires               0.02%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        3  Create route DB                      40.55%  0.42 sec  0.43 sec 
[07/19 01:06:56    534s] (I)        3  Net group 2                          14.21%  0.15 sec  0.15 sec 
[07/19 01:06:56    534s] (I)        3  Create place DB                      12.14%  0.13 sec  0.13 sec 
[07/19 01:06:56    534s] (I)        3  Report wirelength                     8.91%  0.09 sec  0.09 sec 
[07/19 01:06:56    534s] (I)        3  Net group 1                           6.55%  0.07 sec  0.08 sec 
[07/19 01:06:56    534s] (I)        3  Track Assignment Kernel               5.13%  0.05 sec  0.11 sec 
[07/19 01:06:56    534s] (I)        3  Export DB wires                       1.66%  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        3  Update net boxes                      1.57%  0.02 sec  0.08 sec 
[07/19 01:06:56    534s] (I)        3  Export 2D cong map                    1.55%  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        3  Create route kernel                   0.88%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        3  Initialization                        0.50%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        4  Import route data (8T)               40.47%  0.42 sec  0.43 sec 
[07/19 01:06:56    534s] (I)        4  Import place data                    12.13%  0.13 sec  0.13 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1l                              3.63%  0.04 sec  0.04 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1g                              1.83%  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1a                              1.61%  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        4  Export all nets (8T)                  1.52%  0.02 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        4  Generate topology (8T)                1.29%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1b                              0.96%  0.01 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1h                              0.94%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        4  Set wire vias (8T)                    0.11%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Model blockage capacity              19.20%  0.20 sec  0.20 sec 
[07/19 01:06:56    534s] (I)        5  Read blockages ( Layer 1-7 )         14.11%  0.15 sec  0.15 sec 
[07/19 01:06:56    534s] (I)        5  Read nets                             9.15%  0.10 sec  0.10 sec 
[07/19 01:06:56    534s] (I)        5  Read instances and placement          2.85%  0.03 sec  0.03 sec 
[07/19 01:06:56    534s] (I)        5  Post Routing                          2.74%  0.03 sec  0.03 sec 
[07/19 01:06:56    534s] (I)        5  Layer assignment (8T)                 1.04%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        5  Initialize 3D grid graph              0.97%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        5  Monotonic routing (8T)                0.63%  0.01 sec  0.02 sec 
[07/19 01:06:56    534s] (I)        5  Pattern Routing Avoiding Blockages    0.50%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        5  Add via demand to 2D                  0.48%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        5  Pattern routing (8T)                  0.36%  0.00 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        5  Move terms for access (8T)            0.33%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Initialize 3D capacity               18.38%  0.19 sec  0.19 sec 
[07/19 01:06:56    534s] (I)        6  Read instance blockages              13.14%  0.14 sec  0.14 sec 
[07/19 01:06:56    534s] (I)        6  Read PG blockages                     0.62%  0.01 sec  0.01 sec 
[07/19 01:06:56    534s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[07/19 01:06:56    534s] Running post-eGR process
[07/19 01:06:56    534s]       Early Global Route - eGR only step done. (took cpu=0:00:01.3 real=0:00:01.1)
[07/19 01:06:56    534s]     Routing using eGR only done.
[07/19 01:06:56    534s] Net route status summary:
[07/19 01:06:56    534s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:06:56    534s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:06:56    534s] 
[07/19 01:06:56    534s] CCOPT: Done with clock implementation routing.
[07/19 01:06:56    534s] 
[07/19 01:06:56    534s]   Clock implementation routing done.
[07/19 01:06:56    534s]   Fixed 2 wires.
[07/19 01:06:56    534s]   CCOpt: Starting congestion repair using flow wrapper...
[07/19 01:06:56    534s]     Congestion Repair...
[07/19 01:06:56    534s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:08:55.2/0:24:19.5 (0.4), mem = 8825.3M
[07/19 01:06:56    534s] Info: Enable timing driven in postCTS congRepair.
[07/19 01:06:56    534s] 
[07/19 01:06:56    534s] *** Start incrementalPlace ***
[07/19 01:06:56    534s] User Input Parameters:
[07/19 01:06:56    534s] - Congestion Driven    : On
[07/19 01:06:56    534s] - Timing Driven        : On
[07/19 01:06:56    534s] - Area-Violation Based : On
[07/19 01:06:56    534s] - Start Rollback Level : -5
[07/19 01:06:56    534s] - Legalized            : On
[07/19 01:06:56    534s] - Window Based         : Off
[07/19 01:06:56    534s] - eDen incr mode       : Off
[07/19 01:06:56    534s] - Small incr mode      : Off
[07/19 01:06:56    534s] 
[07/19 01:06:56    534s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880016.859131
[07/19 01:06:56    534s] Enable eGR PG blockage caching
[07/19 01:06:56    534s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880016.859172
[07/19 01:06:56    534s] no activity file in design. spp won't run.
[07/19 01:06:56    534s] Effort level <high> specified for reg2reg path_group
[07/19 01:06:57    535s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/19 01:06:57    535s] No Views given, use default active views for adaptive view pruning
[07/19 01:06:57    535s] Active views:
[07/19 01:06:57    535s]   WORST_CASE
[07/19 01:06:57    535s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:8825.3M, EPOCH TIME: 1752880017.197678
[07/19 01:06:57    535s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:06:57    535s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:06:57    535s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:8825.3M, EPOCH TIME: 1752880017.206116
[07/19 01:06:57    535s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:8825.3M, EPOCH TIME: 1752880017.206176
[07/19 01:06:57    535s] Starting Early Global Route congestion estimation: mem = 8825.3M
[07/19 01:06:57    535s] (I)      Initializing eGR engine (regular)
[07/19 01:06:57    535s] Set min layer with design mode ( 1 )
[07/19 01:06:57    535s] Set max layer with design mode ( 7 )
[07/19 01:06:57    535s] (I)      clean place blk overflow:
[07/19 01:06:57    535s] (I)      H : enabled 1.00 0
[07/19 01:06:57    535s] (I)      V : enabled 1.00 0
[07/19 01:06:57    535s] (I)      Initializing eGR engine (regular)
[07/19 01:06:57    535s] Set min layer with design mode ( 1 )
[07/19 01:06:57    535s] Set max layer with design mode ( 7 )
[07/19 01:06:57    535s] (I)      clean place blk overflow:
[07/19 01:06:57    535s] (I)      H : enabled 1.00 0
[07/19 01:06:57    535s] (I)      V : enabled 1.00 0
[07/19 01:06:57    535s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 7.95 MB )
[07/19 01:06:57    535s] (I)      Running eGR Regular flow
[07/19 01:06:57    535s] (I)      # wire layers (front) : 8
[07/19 01:06:57    535s] (I)      # wire layers (back)  : 0
[07/19 01:06:57    535s] (I)      min wire layer : 1
[07/19 01:06:57    535s] (I)      max wire layer : 7
[07/19 01:06:57    535s] (I)      # cut layers (front) : 7
[07/19 01:06:57    535s] (I)      # cut layers (back)  : 0
[07/19 01:06:57    535s] (I)      min cut layer : 1
[07/19 01:06:57    535s] (I)      max cut layer : 6
[07/19 01:06:57    535s] (I)      ================================= Layers =================================
[07/19 01:06:57    535s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:57    535s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:06:57    535s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:57    535s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:06:57    535s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:57    535s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:57    535s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:06:57    535s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:06:57    535s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:06:57    535s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:06:57    535s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:06:57    535s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:57    535s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:06:57    535s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:06:57    535s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:06:57    535s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:06:57    535s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:06:57    535s] (I)      Started Import and model ( Curr Mem: 7.95 MB )
[07/19 01:06:57    535s] (I)      == Non-default Options ==
[07/19 01:06:57    535s] (I)      Maximum routing layer                              : 7
[07/19 01:06:57    535s] (I)      Minimum routing layer                              : 1
[07/19 01:06:57    535s] (I)      Top routing layer                                  : 7
[07/19 01:06:57    535s] (I)      Bottom routing layer                               : 1
[07/19 01:06:57    535s] (I)      Number of threads                                  : 8
[07/19 01:06:57    535s] (I)      Route tie net to shape                             : auto
[07/19 01:06:57    535s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 01:06:57    535s] (I)      Method to set GCell size                           : row
[07/19 01:06:57    535s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:06:57    535s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:06:57    535s] (I)      ============== Pin Summary ==============
[07/19 01:06:57    535s] (I)      +-------+--------+---------+------------+
[07/19 01:06:57    535s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:06:57    535s] (I)      +-------+--------+---------+------------+
[07/19 01:06:57    535s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:06:57    535s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:06:57    535s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:06:57    535s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:06:57    535s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:06:57    535s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:06:57    535s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:06:57    535s] (I)      +-------+--------+---------+------------+
[07/19 01:06:57    535s] (I)      Custom ignore net properties:
[07/19 01:06:57    535s] (I)      1 : NotLegal
[07/19 01:06:57    535s] (I)      Default ignore net properties:
[07/19 01:06:57    535s] (I)      1 : Special
[07/19 01:06:57    535s] (I)      2 : Analog
[07/19 01:06:57    535s] (I)      3 : Fixed
[07/19 01:06:57    535s] (I)      4 : Skipped
[07/19 01:06:57    535s] (I)      5 : MixedSignal
[07/19 01:06:57    535s] (I)      Prerouted net properties:
[07/19 01:06:57    535s] (I)      1 : NotLegal
[07/19 01:06:57    535s] (I)      2 : Special
[07/19 01:06:57    535s] (I)      3 : Analog
[07/19 01:06:57    535s] (I)      4 : Fixed
[07/19 01:06:57    535s] (I)      5 : Skipped
[07/19 01:06:57    535s] (I)      6 : MixedSignal
[07/19 01:06:57    535s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:06:57    535s] (I)      Use row-based GCell size
[07/19 01:06:57    535s] (I)      Use row-based GCell align
[07/19 01:06:57    535s] (I)      layer 0 area = 90000
[07/19 01:06:57    535s] (I)      layer 1 area = 144000
[07/19 01:06:57    535s] (I)      layer 2 area = 144000
[07/19 01:06:57    535s] (I)      layer 3 area = 144000
[07/19 01:06:57    535s] (I)      layer 4 area = 144000
[07/19 01:06:57    535s] (I)      layer 5 area = 0
[07/19 01:06:57    535s] (I)      layer 6 area = 0
[07/19 01:06:57    535s] (I)      GCell unit size   : 3780
[07/19 01:06:57    535s] (I)      GCell multiplier  : 1
[07/19 01:06:57    535s] (I)      GCell row height  : 3780
[07/19 01:06:57    535s] (I)      Actual row height : 3780
[07/19 01:06:57    535s] (I)      GCell align ref   : 425480 425420
[07/19 01:06:57    535s] [NR-eGR] Track table information for default rule: 
[07/19 01:06:57    535s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:06:57    535s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:06:57    535s] (I)      ================ Default via =================
[07/19 01:06:57    535s] (I)      +---+-------------------+--------------------+
[07/19 01:06:57    535s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:06:57    535s] (I)      +---+-------------------+--------------------+
[07/19 01:06:57    535s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:06:57    535s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:06:57    535s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:06:57    535s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:06:57    535s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:06:57    535s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:06:57    535s] (I)      +---+-------------------+--------------------+
[07/19 01:06:57    535s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:06:57    535s] [NR-eGR] Read 33388 PG shapes
[07/19 01:06:57    535s] [NR-eGR] Read 0 clock shapes
[07/19 01:06:57    535s] [NR-eGR] Read 0 other shapes
[07/19 01:06:57    535s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:06:57    535s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:06:57    535s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:06:57    535s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:06:57    535s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:06:57    535s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:06:57    535s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:06:57    535s] [NR-eGR] #Other Blockages    : 0
[07/19 01:06:57    535s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:06:57    535s] [NR-eGR] #prerouted nets         : 2
[07/19 01:06:57    535s] [NR-eGR] #prerouted special nets : 0
[07/19 01:06:57    535s] [NR-eGR] #prerouted wires        : 19117
[07/19 01:06:57    535s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:06:57    535s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:06:57    535s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:06:57    535s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:06:57    535s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[07/19 01:06:57    535s] To increase the message display limit, refer to the product command reference manual.
[07/19 01:06:57    535s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:06:57    535s] (I)      handle routing halo
[07/19 01:06:57    535s] (I)      Reading macro buffers
[07/19 01:06:57    535s] (I)      Number of macro buffers: 0
[07/19 01:06:57    535s] (I)      early_global_route_priority property id does not exist.
[07/19 01:06:57    535s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=19117  Num CS=0
[07/19 01:06:57    535s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 8985
[07/19 01:06:57    535s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 8202
[07/19 01:06:57    535s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1843
[07/19 01:06:57    535s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 84
[07/19 01:06:57    535s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 3
[07/19 01:06:57    535s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:06:57    535s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:06:57    535s] (I)      Number of ignored nets                =      2
[07/19 01:06:57    535s] (I)      Number of connected nets              =      0
[07/19 01:06:57    535s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:06:57    535s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:06:57    535s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:06:57    535s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:06:57    535s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:06:57    535s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:06:57    535s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:06:57    535s] (I)      Ndr track 0 does not exist
[07/19 01:06:57    535s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:06:57    535s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:06:57    535s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:06:57    535s] (I)      Site width          :   480  (dbu)
[07/19 01:06:57    535s] (I)      Row height          :  3780  (dbu)
[07/19 01:06:57    535s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:06:57    535s] (I)      GCell width         :  3780  (dbu)
[07/19 01:06:57    535s] (I)      GCell height        :  3780  (dbu)
[07/19 01:06:57    535s] (I)      Grid                :   491   516     7
[07/19 01:06:57    535s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:06:57    535s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:06:57    535s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:06:57    535s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:06:57    535s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:06:57    535s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:06:57    535s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:06:57    535s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:06:57    535s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:06:57    535s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:06:57    535s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:06:57    535s] (I)      --------------------------------------------------------
[07/19 01:06:57    535s] 
[07/19 01:06:57    535s] [NR-eGR] ============ Routing rule table ============
[07/19 01:06:57    535s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:06:57    535s] [NR-eGR] ========================================
[07/19 01:06:57    535s] [NR-eGR] 
[07/19 01:06:57    535s] (I)      ==== NDR : (Default) ====
[07/19 01:06:57    535s] (I)      +--------------+--------+
[07/19 01:06:57    535s] (I)      |           ID |      0 |
[07/19 01:06:57    535s] (I)      |      Default |    yes |
[07/19 01:06:57    535s] (I)      |  Clk Special |     no |
[07/19 01:06:57    535s] (I)      | Hard spacing |     no |
[07/19 01:06:57    535s] (I)      |    NDR track | (none) |
[07/19 01:06:57    535s] (I)      |      NDR via | (none) |
[07/19 01:06:57    535s] (I)      |  Extra space |      0 |
[07/19 01:06:57    535s] (I)      |      Shields |      0 |
[07/19 01:06:57    535s] (I)      |   Demand (H) |      1 |
[07/19 01:06:57    535s] (I)      |   Demand (V) |      1 |
[07/19 01:06:57    535s] (I)      |        #Nets |  38031 |
[07/19 01:06:57    535s] (I)      +--------------+--------+
[07/19 01:06:57    535s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:57    535s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:06:57    535s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:57    535s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:06:57    535s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:06:57    535s] (I)      =============== Blocked Tracks ===============
[07/19 01:06:57    535s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:57    535s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:06:57    535s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:57    535s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:06:57    535s] (I)      |     2 | 2280204 |   978868 |        42.93% |
[07/19 01:06:57    535s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:06:57    535s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:06:57    535s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:06:57    535s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:06:57    535s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:06:57    535s] (I)      +-------+---------+----------+---------------+
[07/19 01:06:57    535s] (I)      Finished Import and model ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 8.03 MB )
[07/19 01:06:57    535s] (I)      Reset routing kernel
[07/19 01:06:57    535s] (I)      Started Global Routing ( Curr Mem: 8.03 MB )
[07/19 01:06:57    535s] (I)      totalPins=118054  totalGlobalPin=115210 (97.59%)
[07/19 01:06:57    535s] (I)      ================== Net Group Info ===================
[07/19 01:06:57    535s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:57    535s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:06:57    535s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:57    535s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:06:57    535s] (I)      +----+----------------+--------------+--------------+
[07/19 01:06:57    535s] (I)      total 2D Cap : 5018402 = (2476687 H, 2541715 V)
[07/19 01:06:57    535s] (I)      total 2D Demand : 27084 = (10974 H, 16110 V)
[07/19 01:06:57    535s] (I)      init route region map
[07/19 01:06:57    535s] (I)      #blocked GCells = 73008
[07/19 01:06:57    535s] (I)      #regions = 1
[07/19 01:06:57    535s] (I)      init safety region map
[07/19 01:06:57    535s] (I)      #blocked GCells = 73008
[07/19 01:06:57    535s] (I)      #regions = 1
[07/19 01:06:57    535s] (I)      Adjusted 0 GCells for pin access
[07/19 01:06:57    535s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:06:57    535s] (I)      
[07/19 01:06:57    535s] (I)      ============  Phase 1a Route ============
[07/19 01:06:57    536s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 24
[07/19 01:06:57    536s] (I)      Usage: 315980 = (150864 H, 165116 V) = (6.09% H, 6.50% V) = (5.703e+05um H, 6.241e+05um V)
[07/19 01:06:57    536s] (I)      
[07/19 01:06:57    536s] (I)      ============  Phase 1b Route ============
[07/19 01:06:57    536s] (I)      Usage: 315999 = (150877 H, 165122 V) = (6.09% H, 6.50% V) = (5.703e+05um H, 6.242e+05um V)
[07/19 01:06:57    536s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.194476e+06um
[07/19 01:06:57    536s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[07/19 01:06:57    536s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:06:57    536s] (I)      
[07/19 01:06:57    536s] (I)      ============  Phase 1c Route ============
[07/19 01:06:57    536s] (I)      Level2 Grid: 99 x 104
[07/19 01:06:57    536s] (I)      Usage: 316007 = (150885 H, 165122 V) = (6.09% H, 6.50% V) = (5.703e+05um H, 6.242e+05um V)
[07/19 01:06:57    536s] (I)      
[07/19 01:06:57    536s] (I)      ============  Phase 1d Route ============
[07/19 01:06:58    536s] (I)      Usage: 316017 = (150889 H, 165128 V) = (6.09% H, 6.50% V) = (5.704e+05um H, 6.242e+05um V)
[07/19 01:06:58    536s] (I)      
[07/19 01:06:58    536s] (I)      ============  Phase 1e Route ============
[07/19 01:06:58    536s] (I)      Usage: 316017 = (150889 H, 165128 V) = (6.09% H, 6.50% V) = (5.704e+05um H, 6.242e+05um V)
[07/19 01:06:58    536s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.194544e+06um
[07/19 01:06:58    536s] (I)      
[07/19 01:06:58    536s] (I)      ============  Phase 1l Route ============
[07/19 01:06:58    537s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:06:58    537s] (I)      Layer  1:     683809      3276       151     1195685      795627    (60.05%) 
[07/19 01:06:58    537s] (I)      Layer  2:    1332909    162972         0      832788     1442772    (36.60%) 
[07/19 01:06:58    537s] (I)      Layer  3:     881689    138377         1     1018726      972586    (51.16%) 
[07/19 01:06:58    537s] (I)      Layer  4:    1018568     23164         0     1152315     1123245    (50.64%) 
[07/19 01:06:58    537s] (I)      Layer  5:     877345     13096         0     1019056      972255    (51.18%) 
[07/19 01:06:58    537s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:06:58    537s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:06:58    537s] (I)      Total:       5051179    340885       152     5521459     5533932    (49.94%) 
[07/19 01:06:58    537s] (I)      
[07/19 01:06:58    537s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:06:58    537s] [NR-eGR]                        OverCon            
[07/19 01:06:58    537s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:06:58    537s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:06:58    537s] [NR-eGR] ----------------------------------------------
[07/19 01:06:58    537s] [NR-eGR]  Metal1 ( 1)       149( 0.15%)   ( 0.15%) 
[07/19 01:06:58    537s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:06:58    537s] [NR-eGR] ----------------------------------------------
[07/19 01:06:58    537s] [NR-eGR]        Total       150( 0.02%)   ( 0.02%) 
[07/19 01:06:58    537s] [NR-eGR] 
[07/19 01:06:58    537s] (I)      Finished Global Routing ( CPU: 1.74 sec, Real: 0.55 sec, Curr Mem: 8.05 MB )
[07/19 01:06:58    537s] (I)      Updating congestion map
[07/19 01:06:58    537s] (I)      total 2D Cap : 5061456 = (2493778 H, 2567678 V)
[07/19 01:06:58    537s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:06:58    537s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.25 sec, Real: 1.06 sec, Curr Mem: 8.04 MB )
[07/19 01:06:58    537s] Early Global Route congestion estimation runtime: 1.07 seconds, mem = 8825.3M
[07/19 01:06:58    537s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.252, REAL:1.069, MEM:8825.3M, EPOCH TIME: 1752880018.275019
[07/19 01:06:58    537s] OPERPROF: Starting HotSpotCal at level 1, MEM:8825.3M, EPOCH TIME: 1752880018.275056
[07/19 01:06:58    537s] [hotspot] +------------+---------------+---------------+
[07/19 01:06:58    537s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 01:06:58    537s] [hotspot] +------------+---------------+---------------+
[07/19 01:06:58    537s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 01:06:58    537s] [hotspot] +------------+---------------+---------------+
[07/19 01:06:58    537s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 01:06:58    537s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 01:06:58    537s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.014, REAL:0.007, MEM:8825.3M, EPOCH TIME: 1752880018.282279
[07/19 01:06:58    537s] 
[07/19 01:06:58    537s] === incrementalPlace Internal Loop 1 ===
[07/19 01:06:58    537s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:06:58    537s] UM:*                                                                   incrNP_iter_start
[07/19 01:06:58    537s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[07/19 01:06:58    537s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:8825.3M, EPOCH TIME: 1752880018.382386
[07/19 01:06:58    537s] Processing tracks to init pin-track alignment.
[07/19 01:06:58    537s] z: 1, totalTracks: 1
[07/19 01:06:58    537s] z: 3, totalTracks: 1
[07/19 01:06:58    537s] z: 5, totalTracks: 1
[07/19 01:06:58    537s] z: 7, totalTracks: 1
[07/19 01:06:58    537s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:06:58    537s] Cell fpga_top LLGs are deleted
[07/19 01:06:58    537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:58    537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:58    537s] # Building fpga_top llgBox search-tree.
[07/19 01:06:58    537s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8825.3M, EPOCH TIME: 1752880018.399127
[07/19 01:06:58    537s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:58    537s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:06:58    537s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:8825.3M, EPOCH TIME: 1752880018.399376
[07/19 01:06:58    537s] Max number of tech site patterns supported in site array is 256.
[07/19 01:06:58    537s] Core basic site is CoreSite
[07/19 01:06:58    537s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:06:58    537s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:06:58    537s] Fast DP-INIT is on for default
[07/19 01:06:58    537s] Keep-away cache is enable on metals: 1-7
[07/19 01:06:58    537s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:06:58    537s] Atter site array init, number of instance map data is 0.
[07/19 01:06:58    537s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.013, MEM:8825.3M, EPOCH TIME: 1752880018.412673
[07/19 01:06:58    537s] 
[07/19 01:06:58    537s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:06:58    537s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:06:58    537s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.028, REAL:0.018, MEM:8825.3M, EPOCH TIME: 1752880018.417340
[07/19 01:06:58    537s] OPERPROF:   Starting post-place ADS at level 2, MEM:8825.3M, EPOCH TIME: 1752880018.417393
[07/19 01:06:58    537s] 
[07/19 01:06:58    537s] ADSU 0.606 -> 0.606. site 611100.000 -> 611100.000. GS 30.240
[07/19 01:06:58    537s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.071, REAL:0.069, MEM:8825.3M, EPOCH TIME: 1752880018.485913
[07/19 01:06:58    537s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:8825.3M, EPOCH TIME: 1752880018.490180
[07/19 01:06:58    537s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:8825.3M, EPOCH TIME: 1752880018.491510
[07/19 01:06:58    537s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:8825.3M, EPOCH TIME: 1752880018.491550
[07/19 01:06:58    537s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.010, REAL:0.008, MEM:8825.3M, EPOCH TIME: 1752880018.498315
[07/19 01:06:58    537s] 
[07/19 01:06:58    537s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:8825.3M, EPOCH TIME: 1752880018.506910
[07/19 01:06:58    537s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:8825.3M, EPOCH TIME: 1752880018.507956
[07/19 01:06:58    537s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:8825.3M, EPOCH TIME: 1752880018.509927
[07/19 01:06:58    537s] no activity file in design. spp won't run.
[07/19 01:06:58    537s] [spp] 0
[07/19 01:06:58    537s] [adp] 0:1:1:3
[07/19 01:06:58    537s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.006, REAL:0.006, MEM:8825.3M, EPOCH TIME: 1752880018.515973
[07/19 01:06:58    537s] SP #FI/SF FL/PI 0/0 32566/5397
[07/19 01:06:58    537s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.152, REAL:0.137, MEM:8825.3M, EPOCH TIME: 1752880018.519160
[07/19 01:06:58    537s] PP off. flexM 0
[07/19 01:06:58    537s] OPERPROF: Starting CDPad at level 1, MEM:8825.3M, EPOCH TIME: 1752880018.534069
[07/19 01:06:58    537s] 3DP is on.
[07/19 01:06:58    537s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/19 01:06:58    537s] design sh 0.081. rd 0.200
[07/19 01:06:58    537s] design sh 0.081. rd 0.200
[07/19 01:06:58    537s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/19 01:06:58    537s] design sh 0.066. rd 0.200
[07/19 01:06:58    538s] CDPadU 0.725 -> 0.662. R=0.606, N=37963, GS=3.780
[07/19 01:06:58    538s] OPERPROF: Finished CDPad at level 1, CPU:0.635, REAL:0.138, MEM:8825.3M, EPOCH TIME: 1752880018.671825
[07/19 01:06:58    538s] OPERPROF: Starting InitSKP at level 1, MEM:8825.3M, EPOCH TIME: 1752880018.671930
[07/19 01:06:58    538s] no activity file in design. spp won't run.
[07/19 01:06:58    538s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:06:58    538s] #################################################################################
[07/19 01:06:58    538s] # Design Stage: PreRoute
[07/19 01:06:58    538s] # Design Name: fpga_top
[07/19 01:06:58    538s] # Design Mode: 130nm
[07/19 01:06:58    538s] # Analysis Mode: MMMC OCV 
[07/19 01:06:58    538s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:06:58    538s] # Signoff Settings: SI Off 
[07/19 01:06:58    538s] #################################################################################
[07/19 01:06:58    538s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:06:58    538s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:06:58    538s] RC Extraction called in multi-corner(2) mode.
[07/19 01:06:58    538s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:06:58    538s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:06:58    538s] RCMode: PreRoute
[07/19 01:06:58    538s]       RC Corner Indexes            0       1   
[07/19 01:06:58    538s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:06:58    538s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:06:58    538s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:06:58    538s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:06:58    538s] Shrink Factor                : 1.00000
[07/19 01:06:58    538s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:06:58    538s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:06:58    538s] eee: pegSigSF=1.070000
[07/19 01:06:58    538s] Initializing multi-corner resistance tables ...
[07/19 01:06:58    538s] eee: Grid unit RC data computation started
[07/19 01:06:58    538s] eee: Grid unit RC data computation completed
[07/19 01:06:58    538s] eee: l=1 avDens=0.043655 usedTrk=3144.641008 availTrk=72033.576075 sigTrk=3144.641008
[07/19 01:06:58    538s] eee: l=2 avDens=0.144032 usedTrk=14043.634895 availTrk=97503.742801 sigTrk=14043.634895
[07/19 01:06:58    538s] eee: l=3 avDens=0.129826 usedTrk=15751.962688 availTrk=121331.055483 sigTrk=15751.962688
[07/19 01:06:58    538s] eee: l=4 avDens=0.032584 usedTrk=4146.638129 availTrk=127258.635120 sigTrk=4146.638129
[07/19 01:06:58    538s] eee: l=5 avDens=0.035012 usedTrk=3399.317598 availTrk=97090.755229 sigTrk=3399.317598
[07/19 01:06:58    538s] eee: l=6 avDens=0.182604 usedTrk=2065.156645 availTrk=11309.472984 sigTrk=2065.156645
[07/19 01:06:58    538s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:06:58    538s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:06:58    538s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:06:58    538s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.310267 uaWl=1.000000 uaWlH=0.106800 aWlH=0.000000 lMod=0 pMax=0.818800 pMod=83 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:06:58    538s] eee: NetCapCache creation started. (Current Mem: 8823.273M) 
[07/19 01:06:58    538s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 8823.273M) 
[07/19 01:06:58    538s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:06:58    538s] eee: Metal Layers Info:
[07/19 01:06:58    538s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:58    538s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:06:58    538s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:58    538s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:06:58    538s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:58    538s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:58    538s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:06:58    538s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:06:58    538s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:06:58    538s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:06:58    538s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:06:58    538s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:06:58    538s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:06:58    538s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:06:58    538s] eee: +----------------------------------------------------+
[07/19 01:06:58    538s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:06:58    538s] eee: +----------------------------------------------------+
[07/19 01:06:58    538s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:06:58    538s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:06:58    538s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:06:58    538s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:06:58    538s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:06:58    538s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:06:58    538s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:06:59    538s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 8823.273M)
[07/19 01:06:59    539s] Calculate early delays in OCV mode...
[07/19 01:06:59    539s] Calculate late delays in OCV mode...
[07/19 01:06:59    539s] Topological Sorting (REAL = 0:00:00.0, MEM = 8823.3M, InitMEM = 8823.3M)
[07/19 01:06:59    539s] Start delay calculation (fullDC) (8 T). (MEM=3850.23)
[07/19 01:06:59    540s] End AAE Lib Interpolated Model. (MEM=3867.882812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:00    548s] Total number of fetched objects 44468
[07/19 01:07:00    549s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:07:00    549s] End delay calculation. (MEM=3957.26 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 01:07:00    549s] End delay calculation (fullDC). (MEM=3957.26 CPU=0:00:09.3 REAL=0:00:01.0)
[07/19 01:07:00    549s] *** CDM Built up (cpu=0:00:10.7  real=0:00:02.0  mem= 8849.2M) ***
[07/19 01:07:01    550s] no activity file in design. spp won't run.
[07/19 01:07:02    552s] *** Finished SKP initialization (cpu=0:00:14.3, real=0:00:04.0)***
[07/19 01:07:02    552s] OPERPROF: Finished InitSKP at level 1, CPU:14.285, REAL:3.607, MEM:9057.2M, EPOCH TIME: 1752880022.279217
[07/19 01:07:02    552s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:07:02    552s] no activity file in design. spp won't run.
[07/19 01:07:02    552s] 
[07/19 01:07:02    552s] AB Est...
[07/19 01:07:02    552s] OPERPROF: Starting NP-Place at level 1, MEM:9057.2M, EPOCH TIME: 1752880022.336603
[07/19 01:07:02    552s] OPERPROF: Finished NP-Place at level 1, CPU:0.106, REAL:0.067, MEM:9057.2M, EPOCH TIME: 1752880022.403344
[07/19 01:07:02    553s] Iteration  4: Skipped, with CDP Off
[07/19 01:07:02    553s] 
[07/19 01:07:02    553s] AB Est...
[07/19 01:07:02    553s] OPERPROF: Starting NP-Place at level 1, MEM:9089.2M, EPOCH TIME: 1752880022.432056
[07/19 01:07:02    553s] OPERPROF: Finished NP-Place at level 1, CPU:0.077, REAL:0.033, MEM:9057.2M, EPOCH TIME: 1752880022.465065
[07/19 01:07:02    553s] Iteration  5: Skipped, with CDP Off
[07/19 01:07:02    553s] 
[07/19 01:07:02    553s] AB Est...
[07/19 01:07:02    553s] OPERPROF: Starting NP-Place at level 1, MEM:9089.2M, EPOCH TIME: 1752880022.494169
[07/19 01:07:02    553s] OPERPROF: Finished NP-Place at level 1, CPU:0.085, REAL:0.033, MEM:9057.2M, EPOCH TIME: 1752880022.527412
[07/19 01:07:02    553s] Iteration  6: Skipped, with CDP Off
[07/19 01:07:02    553s] 
[07/19 01:07:02    553s] AB Est...
[07/19 01:07:02    553s] OPERPROF: Starting NP-Place at level 1, MEM:9089.2M, EPOCH TIME: 1752880022.557991
[07/19 01:07:02    553s] OPERPROF: Finished NP-Place at level 1, CPU:0.075, REAL:0.035, MEM:9057.2M, EPOCH TIME: 1752880022.593476
[07/19 01:07:02    553s] Iteration  7: Skipped, with CDP Off
[07/19 01:07:02    553s] 
[07/19 01:07:02    553s] AB Est...
[07/19 01:07:02    553s] OPERPROF: Starting NP-Place at level 1, MEM:9089.2M, EPOCH TIME: 1752880022.625067
[07/19 01:07:02    553s] OPERPROF: Finished NP-Place at level 1, CPU:0.065, REAL:0.030, MEM:9057.2M, EPOCH TIME: 1752880022.654966
[07/19 01:07:02    553s] Iteration  8: Skipped, with CDP Off
[07/19 01:07:02    553s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/19 01:07:02    553s] MH legal: No MH instances from GP
[07/19 01:07:02    553s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:07:02    553s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9089.2M, DRC: 0)
[07/19 01:07:02    553s] OPERPROF: Starting NP-Place at level 1, MEM:9185.2M, EPOCH TIME: 1752880022.764054
[07/19 01:07:02    553s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f482b636020.
[07/19 01:07:02    554s] SKP will use view:
[07/19 01:07:02    554s]   WORST_CASE
[07/19 01:07:03    556s] Iteration  9: Total net bbox = 1.040e+06 (5.07e+05 5.33e+05)
[07/19 01:07:03    556s]               Est.  stn bbox = 1.204e+06 (5.87e+05 6.17e+05)
[07/19 01:07:03    556s]               cpu = 0:00:02.5 real = 0:00:01.0 mem = 9313.2M
[07/19 01:07:03    556s] OPERPROF: Finished NP-Place at level 1, CPU:2.505, REAL:0.545, MEM:9217.2M, EPOCH TIME: 1752880023.308572
[07/19 01:07:03    556s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/19 01:07:03    556s] MH legal: No MH instances from GP
[07/19 01:07:03    556s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:07:03    556s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9089.2M, DRC: 0)
[07/19 01:07:03    556s] no activity file in design. spp won't run.
[07/19 01:07:03    556s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:07:03    556s] no activity file in design. spp won't run.
[07/19 01:07:03    556s] OPERPROF: Starting NP-Place at level 1, MEM:9185.2M, EPOCH TIME: 1752880023.458234
[07/19 01:07:03    556s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f488d696020.
[07/19 01:07:03    556s] Starting Early Global Route supply map. mem = 9185.2M
[07/19 01:07:03    556s] (I)      Initializing eGR engine (regular)
[07/19 01:07:03    556s] Set min layer with design mode ( 1 )
[07/19 01:07:03    556s] Set max layer with design mode ( 7 )
[07/19 01:07:03    556s] (I)      clean place blk overflow:
[07/19 01:07:03    556s] (I)      H : enabled 1.00 0
[07/19 01:07:03    556s] (I)      V : enabled 1.00 0
[07/19 01:07:03    556s] (I)      Initializing eGR engine (regular)
[07/19 01:07:03    556s] Set min layer with design mode ( 1 )
[07/19 01:07:03    556s] Set max layer with design mode ( 7 )
[07/19 01:07:03    556s] (I)      clean place blk overflow:
[07/19 01:07:03    556s] (I)      H : enabled 1.00 0
[07/19 01:07:03    556s] (I)      V : enabled 1.00 0
[07/19 01:07:03    556s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 8.60 MB )
[07/19 01:07:03    556s] (I)      Running eGR Regular flow
[07/19 01:07:03    556s] (I)      # wire layers (front) : 8
[07/19 01:07:03    556s] (I)      # wire layers (back)  : 0
[07/19 01:07:03    556s] (I)      min wire layer : 1
[07/19 01:07:03    556s] (I)      max wire layer : 7
[07/19 01:07:03    556s] (I)      # cut layers (front) : 7
[07/19 01:07:03    556s] (I)      # cut layers (back)  : 0
[07/19 01:07:03    556s] (I)      min cut layer : 1
[07/19 01:07:03    556s] (I)      max cut layer : 6
[07/19 01:07:03    556s] (I)      ================================= Layers =================================
[07/19 01:07:03    556s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:03    556s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:07:03    556s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:03    556s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:07:03    556s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:03    556s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:03    556s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:03    556s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:03    556s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:07:03    556s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:07:03    556s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:07:03    556s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:03    556s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:07:03    556s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:07:03    556s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:07:03    556s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:07:03    556s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:03    557s] Finished Early Global Route supply map. mem = 9185.2M
[07/19 01:07:14    623s] Iteration 10: Total net bbox = 1.103e+06 (5.38e+05 5.64e+05)
[07/19 01:07:14    623s]               Est.  stn bbox = 1.267e+06 (6.18e+05 6.48e+05)
[07/19 01:07:14    623s]               cpu = 0:01:07 real = 0:00:11.0 mem = 9313.2M
[07/19 01:07:14    623s] OPERPROF: Finished NP-Place at level 1, CPU:66.986, REAL:11.236, MEM:9217.2M, EPOCH TIME: 1752880034.693999
[07/19 01:07:14    623s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[07/19 01:07:14    623s] MH legal: No MH instances from GP
[07/19 01:07:14    623s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:07:14    623s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9089.2M, DRC: 0)
[07/19 01:07:14    623s] no activity file in design. spp won't run.
[07/19 01:07:14    623s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:07:14    623s] no activity file in design. spp won't run.
[07/19 01:07:14    624s] OPERPROF: Starting NP-Place at level 1, MEM:9185.2M, EPOCH TIME: 1752880034.837617
[07/19 01:07:14    624s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48b40a6020.
[07/19 01:07:14    624s] GP RA stats: MHOnly 0 nrInst 37963 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/19 01:07:16    632s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:9441.2M, EPOCH TIME: 1752880036.389353
[07/19 01:07:16    632s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:9441.2M, EPOCH TIME: 1752880036.389483
[07/19 01:07:16    632s] Iteration 11: Total net bbox = 1.115e+06 (5.44e+05 5.71e+05)
[07/19 01:07:16    632s]               Est.  stn bbox = 1.278e+06 (6.23e+05 6.55e+05)
[07/19 01:07:16    632s]               cpu = 0:00:08.7 real = 0:00:02.0 mem = 9345.2M
[07/19 01:07:16    632s] OPERPROF: Finished NP-Place at level 1, CPU:8.752, REAL:1.560, MEM:9217.2M, EPOCH TIME: 1752880036.397407
[07/19 01:07:16    633s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/19 01:07:16    633s] MH legal: No MH instances from GP
[07/19 01:07:16    633s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:07:16    633s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=9089.2M, DRC: 0)
[07/19 01:07:16    633s] Move report: Timing Driven Placement moves 37963 insts, mean move: 8.03 um, max move: 151.14 um 
[07/19 01:07:16    633s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7): (1404.68, 550.16) --> (1377.87, 674.49)
[07/19 01:07:16    633s] no activity file in design. spp won't run.
[07/19 01:07:16    633s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:9089.2M, EPOCH TIME: 1752880036.437024
[07/19 01:07:16    633s] Saved padding area to DB
[07/19 01:07:16    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.005, MEM:9089.2M, EPOCH TIME: 1752880036.441931
[07/19 01:07:16    633s] 
[07/19 01:07:16    633s] Finished Incremental Placement (cpu=0:01:36, real=0:00:18.0, mem=9089.2M)
[07/19 01:07:16    633s] CongRepair sets shifter mode to gplace
[07/19 01:07:16    633s] TDRefine: refinePlace mode is spiral
[07/19 01:07:16    633s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:9089.2M, EPOCH TIME: 1752880036.442073
[07/19 01:07:16    633s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:9089.2M, EPOCH TIME: 1752880036.442101
[07/19 01:07:16    633s] OPERPROF:     Starting DPlace-Init at level 3, MEM:9089.2M, EPOCH TIME: 1752880036.442143
[07/19 01:07:16    633s] Processing tracks to init pin-track alignment.
[07/19 01:07:16    633s] z: 1, totalTracks: 1
[07/19 01:07:16    633s] z: 3, totalTracks: 1
[07/19 01:07:16    633s] z: 5, totalTracks: 1
[07/19 01:07:16    633s] z: 7, totalTracks: 1
[07/19 01:07:16    633s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:16    633s] Cell fpga_top LLGs are deleted
[07/19 01:07:16    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] # Building fpga_top llgBox search-tree.
[07/19 01:07:16    633s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:9089.2M, EPOCH TIME: 1752880036.456674
[07/19 01:07:16    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:16    633s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:9089.2M, EPOCH TIME: 1752880036.457377
[07/19 01:07:16    633s] Max number of tech site patterns supported in site array is 256.
[07/19 01:07:16    633s] Core basic site is CoreSite
[07/19 01:07:16    633s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:07:16    633s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:07:16    633s] Fast DP-INIT is on for default
[07/19 01:07:16    633s] Keep-away cache is enable on metals: 1-7
[07/19 01:07:16    633s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:07:16    633s] Atter site array init, number of instance map data is 0.
[07/19 01:07:16    633s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.026, REAL:0.015, MEM:9089.2M, EPOCH TIME: 1752880036.472460
[07/19 01:07:16    633s] 
[07/19 01:07:16    633s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:16    633s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:16    633s] 
[07/19 01:07:16    633s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:07:16    633s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.032, REAL:0.022, MEM:9089.2M, EPOCH TIME: 1752880036.478206
[07/19 01:07:16    633s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:9089.2M, EPOCH TIME: 1752880036.478252
[07/19 01:07:16    633s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:9089.2M, EPOCH TIME: 1752880036.478390
[07/19 01:07:16    633s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=9089.2MB).
[07/19 01:07:16    633s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.050, REAL:0.040, MEM:9089.2M, EPOCH TIME: 1752880036.481961
[07/19 01:07:16    633s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.051, REAL:0.040, MEM:9089.2M, EPOCH TIME: 1752880036.481988
[07/19 01:07:16    633s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:07:16    633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.5
[07/19 01:07:16    633s] OPERPROF:   Starting Refine-Place at level 2, MEM:9089.2M, EPOCH TIME: 1752880036.483829
[07/19 01:07:16    633s] *** Starting refinePlace (0:10:34 mem=9089.2M) ***
[07/19 01:07:16    633s] Total net bbox length = 1.156e+06 (5.826e+05 5.737e+05) (ext = 6.731e+04)
[07/19 01:07:16    633s] 
[07/19 01:07:16    633s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:16    633s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:16    633s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:16    633s] Set min layer with design mode ( 1 )
[07/19 01:07:16    633s] Set max layer with design mode ( 7 )
[07/19 01:07:16    633s] Set min layer with design mode ( 1 )
[07/19 01:07:16    633s] Set max layer with design mode ( 7 )
[07/19 01:07:16    633s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:9089.2M, EPOCH TIME: 1752880036.525179
[07/19 01:07:16    633s] Starting refinePlace ...
[07/19 01:07:16    633s] Set min layer with design mode ( 1 )
[07/19 01:07:16    633s] Set max layer with design mode ( 7 )
[07/19 01:07:16    633s] Set min layer with design mode ( 1 )
[07/19 01:07:16    633s] Set max layer with design mode ( 7 )
[07/19 01:07:16    633s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:07:16    633s] DDP markSite nrRow 291 nrJob 291
[07/19 01:07:16    633s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 01:07:16    633s] ** Cut row section cpu time 0:00:00.0.
[07/19 01:07:16    633s]  ** Cut row section real time 0:00:00.0.
[07/19 01:07:16    633s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 01:07:16    633s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=9057.2MB) @(0:10:34 - 0:10:35).
[07/19 01:07:16    633s] Move report: preRPlace moves 37963 insts, mean move: 0.57 um, max move: 7.07 um 
[07/19 01:07:16    633s] 	Max move on inst (grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_DFFR_mem/DFFR_11_/g6): (1314.94, 1355.39) --> (1311.56, 1359.08)
[07/19 01:07:16    633s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/19 01:07:16    633s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:9057.2M, EPOCH TIME: 1752880036.738075
[07/19 01:07:16    633s] Tweakage: fix icg 1, fix clk 0.
[07/19 01:07:16    633s] Tweakage: density cost 0, scale 0.4.
[07/19 01:07:16    633s] Tweakage: activity cost 0, scale 1.0.
[07/19 01:07:16    633s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:9185.2M, EPOCH TIME: 1752880036.792527
[07/19 01:07:16    633s] Cut to 3 partitions.
[07/19 01:07:16    633s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:9185.2M, EPOCH TIME: 1752880036.809822
[07/19 01:07:16    633s] Tweakage perm 2302 insts, flip 14207 insts.
[07/19 01:07:16    634s] Tweakage perm 371 insts, flip 756 insts.
[07/19 01:07:16    634s] Tweakage perm 217 insts, flip 176 insts.
[07/19 01:07:17    634s] Tweakage perm 23 insts, flip 17 insts.
[07/19 01:07:17    634s] Tweakage perm 765 insts, flip 2417 insts.
[07/19 01:07:17    634s] Tweakage perm 92 insts, flip 150 insts.
[07/19 01:07:17    634s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:1.109, REAL:0.531, MEM:9185.2M, EPOCH TIME: 1752880037.341087
[07/19 01:07:17    634s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.131, REAL:0.554, MEM:9185.2M, EPOCH TIME: 1752880037.346337
[07/19 01:07:17    634s] Cleanup congestion map
[07/19 01:07:17    634s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.197, REAL:0.618, MEM:9089.2M, EPOCH TIME: 1752880037.356306
[07/19 01:07:17    635s] Move report: Congestion aware Tweak moves 4764 insts, mean move: 4.64 um, max move: 39.84 um 
[07/19 01:07:17    635s] 	Max move on inst (sb_2__0_/mux_left_track_9/sg13g2_inv_1_0_): (1313.48, 606.86) --> (1353.32, 606.86)
[07/19 01:07:17    635s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:01.0, mem=9089.2mb) @(0:10:35 - 0:10:36).
[07/19 01:07:17    635s] Cleanup congestion map
[07/19 01:07:17    635s] 
[07/19 01:07:17    635s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:07:17    635s] 
[07/19 01:07:17    635s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:07:17    635s] 
[07/19 01:07:17    635s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:07:17    635s] 
[07/19 01:07:17    635s]  Info: 0 filler has been deleted!
[07/19 01:07:17    635s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:07:17    635s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:07:17    635s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:07:17    635s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=9057.2MB) @(0:10:36 - 0:10:37).
[07/19 01:07:17    635s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:17    635s] Move report: Detail placement moves 37963 insts, mean move: 1.13 um, max move: 39.88 um 
[07/19 01:07:17    635s] 	Max move on inst (sb_2__0_/mux_left_track_9/sg13g2_inv_1_0_): (1313.56, 606.75) --> (1353.32, 606.86)
[07/19 01:07:17    635s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 9057.2MB
[07/19 01:07:17    635s] Statistics of distance of Instance movement in refine placement:
[07/19 01:07:17    635s]   maximum (X+Y) =        39.88 um
[07/19 01:07:17    635s]   inst (sb_2__0_/mux_left_track_9/sg13g2_inv_1_0_) with max move: (1313.56, 606.746) -> (1353.32, 606.86)
[07/19 01:07:17    635s]   mean    (X+Y) =         1.13 um
[07/19 01:07:17    635s] Summary Report:
[07/19 01:07:17    635s] Instances move: 37963 (out of 37963 movable)
[07/19 01:07:17    635s] Instances flipped: 0
[07/19 01:07:17    635s] Mean displacement: 1.13 um
[07/19 01:07:17    635s] Max displacement: 39.88 um (Instance: sb_2__0_/mux_left_track_9/sg13g2_inv_1_0_) (1313.56, 606.746) -> (1353.32, 606.86)
[07/19 01:07:17    635s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/19 01:07:17    635s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:07:17    635s] Total instances moved : 37963
[07/19 01:07:17    635s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.880, REAL:1.202, MEM:9057.2M, EPOCH TIME: 1752880037.727107
[07/19 01:07:17    636s] Total net bbox length = 1.125e+06 (5.527e+05 5.727e+05) (ext = 6.733e+04)
[07/19 01:07:17    636s] Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 9057.2MB
[07/19 01:07:17    636s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:01.0, mem=9057.2MB) @(0:10:34 - 0:10:37).
[07/19 01:07:17    636s] *** Finished refinePlace (0:10:37 mem=9057.2M) ***
[07/19 01:07:17    636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.5
[07/19 01:07:17    636s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.937, REAL:1.259, MEM:9057.2M, EPOCH TIME: 1752880037.743329
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 39.88 um
RPlace-Summary:     Max move: inst sb_2__0_/mux_left_track_9/sg13g2_inv_1_0_ cell sg13g2_inv_1 loc (1313.56, 606.75) -> (1353.32, 606.86)
RPlace-Summary:     Average move dist: 1.13
RPlace-Summary:     Number of inst moved: 37963
RPlace-Summary:     Number of movable inst: 37963
[07/19 01:07:17    636s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:07:17    636s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:9057.2M, EPOCH TIME: 1752880037.745305
[07/19 01:07:17    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:07:17    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:17    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:17    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:17    636s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.089, REAL:0.031, MEM:9089.2M, EPOCH TIME: 1752880037.776130
[07/19 01:07:17    636s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:3.080, REAL:1.334, MEM:9089.2M, EPOCH TIME: 1752880037.776216
[07/19 01:07:17    636s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:9089.2M, EPOCH TIME: 1752880037.777000
[07/19 01:07:17    636s] Starting Early Global Route congestion estimation: mem = 9089.2M
[07/19 01:07:17    636s] (I)      Initializing eGR engine (regular)
[07/19 01:07:17    636s] Set min layer with design mode ( 1 )
[07/19 01:07:17    636s] Set max layer with design mode ( 7 )
[07/19 01:07:17    636s] (I)      clean place blk overflow:
[07/19 01:07:17    636s] (I)      H : enabled 1.00 0
[07/19 01:07:17    636s] (I)      V : enabled 1.00 0
[07/19 01:07:17    636s] (I)      Initializing eGR engine (regular)
[07/19 01:07:17    636s] Set min layer with design mode ( 1 )
[07/19 01:07:17    636s] Set max layer with design mode ( 7 )
[07/19 01:07:17    636s] (I)      clean place blk overflow:
[07/19 01:07:17    636s] (I)      H : enabled 1.00 0
[07/19 01:07:17    636s] (I)      V : enabled 1.00 0
[07/19 01:07:17    636s] (I)      Started Early Global Route kernel ( Curr Mem: 8.35 MB )
[07/19 01:07:17    636s] (I)      Running eGR Regular flow
[07/19 01:07:17    636s] (I)      # wire layers (front) : 8
[07/19 01:07:17    636s] (I)      # wire layers (back)  : 0
[07/19 01:07:17    636s] (I)      min wire layer : 1
[07/19 01:07:17    636s] (I)      max wire layer : 7
[07/19 01:07:17    636s] (I)      # cut layers (front) : 7
[07/19 01:07:17    636s] (I)      # cut layers (back)  : 0
[07/19 01:07:17    636s] (I)      min cut layer : 1
[07/19 01:07:17    636s] (I)      max cut layer : 6
[07/19 01:07:17    636s] (I)      ================================= Layers =================================
[07/19 01:07:17    636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:17    636s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:07:17    636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:17    636s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:07:17    636s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:17    636s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:17    636s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:17    636s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:17    636s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:07:17    636s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:07:17    636s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:07:17    636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:17    636s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:07:17    636s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:07:17    636s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:07:17    636s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:07:17    636s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:17    636s] (I)      Started Import and model ( Curr Mem: 8.35 MB )
[07/19 01:07:17    636s] (I)      == Non-default Options ==
[07/19 01:07:17    636s] (I)      Maximum routing layer                              : 7
[07/19 01:07:17    636s] (I)      Minimum routing layer                              : 1
[07/19 01:07:17    636s] (I)      Top routing layer                                  : 7
[07/19 01:07:17    636s] (I)      Bottom routing layer                               : 1
[07/19 01:07:17    636s] (I)      Number of threads                                  : 8
[07/19 01:07:17    636s] (I)      Route tie net to shape                             : auto
[07/19 01:07:17    636s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 01:07:17    636s] (I)      Method to set GCell size                           : row
[07/19 01:07:17    636s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:07:17    636s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:07:17    636s] (I)      ============== Pin Summary ==============
[07/19 01:07:17    636s] (I)      +-------+--------+---------+------------+
[07/19 01:07:17    636s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:07:17    636s] (I)      +-------+--------+---------+------------+
[07/19 01:07:17    636s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:07:17    636s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:07:17    636s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:07:17    636s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:07:17    636s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:07:17    636s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:07:17    636s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:07:17    636s] (I)      +-------+--------+---------+------------+
[07/19 01:07:17    636s] (I)      Custom ignore net properties:
[07/19 01:07:17    636s] (I)      1 : NotLegal
[07/19 01:07:17    636s] (I)      Default ignore net properties:
[07/19 01:07:17    636s] (I)      1 : Special
[07/19 01:07:17    636s] (I)      2 : Analog
[07/19 01:07:17    636s] (I)      3 : Fixed
[07/19 01:07:17    636s] (I)      4 : Skipped
[07/19 01:07:17    636s] (I)      5 : MixedSignal
[07/19 01:07:17    636s] (I)      Prerouted net properties:
[07/19 01:07:17    636s] (I)      1 : NotLegal
[07/19 01:07:17    636s] (I)      2 : Special
[07/19 01:07:17    636s] (I)      3 : Analog
[07/19 01:07:17    636s] (I)      4 : Fixed
[07/19 01:07:17    636s] (I)      5 : Skipped
[07/19 01:07:17    636s] (I)      6 : MixedSignal
[07/19 01:07:17    636s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:07:17    636s] (I)      Use row-based GCell size
[07/19 01:07:17    636s] (I)      Use row-based GCell align
[07/19 01:07:17    636s] (I)      layer 0 area = 90000
[07/19 01:07:17    636s] (I)      layer 1 area = 144000
[07/19 01:07:17    636s] (I)      layer 2 area = 144000
[07/19 01:07:17    636s] (I)      layer 3 area = 144000
[07/19 01:07:17    636s] (I)      layer 4 area = 144000
[07/19 01:07:17    636s] (I)      layer 5 area = 0
[07/19 01:07:17    636s] (I)      layer 6 area = 0
[07/19 01:07:17    636s] (I)      GCell unit size   : 3780
[07/19 01:07:17    636s] (I)      GCell multiplier  : 1
[07/19 01:07:17    636s] (I)      GCell row height  : 3780
[07/19 01:07:17    636s] (I)      Actual row height : 3780
[07/19 01:07:17    636s] (I)      GCell align ref   : 425480 425420
[07/19 01:07:17    636s] [NR-eGR] Track table information for default rule: 
[07/19 01:07:17    636s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:07:17    636s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:07:17    636s] (I)      ================ Default via =================
[07/19 01:07:17    636s] (I)      +---+-------------------+--------------------+
[07/19 01:07:17    636s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:07:17    636s] (I)      +---+-------------------+--------------------+
[07/19 01:07:17    636s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:07:17    636s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:07:17    636s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:07:17    636s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:07:17    636s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:07:17    636s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:07:17    636s] (I)      +---+-------------------+--------------------+
[07/19 01:07:17    636s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:07:18    636s] (I)      Read 33388 PG shapes from cache
[07/19 01:07:18    636s] [NR-eGR] Read 0 clock shapes
[07/19 01:07:18    636s] [NR-eGR] Read 0 other shapes
[07/19 01:07:18    636s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:07:18    636s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:07:18    636s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:07:18    636s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:07:18    636s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:07:18    636s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:07:18    636s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:07:18    636s] [NR-eGR] #Other Blockages    : 0
[07/19 01:07:18    636s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:07:18    636s] [NR-eGR] #prerouted nets         : 2
[07/19 01:07:18    636s] [NR-eGR] #prerouted special nets : 0
[07/19 01:07:18    636s] [NR-eGR] #prerouted wires        : 19117
[07/19 01:07:18    636s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:07:18    636s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:07:18    636s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:07:18    636s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:07:18    636s] (I)      handle routing halo
[07/19 01:07:18    636s] (I)      Reading macro buffers
[07/19 01:07:18    636s] (I)      Number of macro buffers: 0
[07/19 01:07:18    636s] (I)      early_global_route_priority property id does not exist.
[07/19 01:07:18    636s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=19117  Num CS=0
[07/19 01:07:18    636s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 8985
[07/19 01:07:18    636s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 8202
[07/19 01:07:18    636s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1843
[07/19 01:07:18    636s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 84
[07/19 01:07:18    636s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 3
[07/19 01:07:18    636s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:07:18    636s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:07:18    636s] (I)      Number of ignored nets                =      2
[07/19 01:07:18    636s] (I)      Number of connected nets              =      0
[07/19 01:07:18    636s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:07:18    636s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:07:18    636s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:07:18    636s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:07:18    636s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:07:18    636s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:07:18    636s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:07:18    636s] (I)      Ndr track 0 does not exist
[07/19 01:07:18    636s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:07:18    636s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:07:18    636s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:07:18    636s] (I)      Site width          :   480  (dbu)
[07/19 01:07:18    636s] (I)      Row height          :  3780  (dbu)
[07/19 01:07:18    636s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:07:18    636s] (I)      GCell width         :  3780  (dbu)
[07/19 01:07:18    636s] (I)      GCell height        :  3780  (dbu)
[07/19 01:07:18    636s] (I)      Grid                :   491   516     7
[07/19 01:07:18    636s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:07:18    636s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:07:18    636s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:07:18    636s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:07:18    636s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:07:18    636s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:07:18    636s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:07:18    636s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:07:18    636s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:07:18    636s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:07:18    636s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:07:18    636s] (I)      --------------------------------------------------------
[07/19 01:07:18    636s] 
[07/19 01:07:18    636s] [NR-eGR] ============ Routing rule table ============
[07/19 01:07:18    636s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:07:18    636s] [NR-eGR] ========================================
[07/19 01:07:18    636s] [NR-eGR] 
[07/19 01:07:18    636s] (I)      ==== NDR : (Default) ====
[07/19 01:07:18    636s] (I)      +--------------+--------+
[07/19 01:07:18    636s] (I)      |           ID |      0 |
[07/19 01:07:18    636s] (I)      |      Default |    yes |
[07/19 01:07:18    636s] (I)      |  Clk Special |     no |
[07/19 01:07:18    636s] (I)      | Hard spacing |     no |
[07/19 01:07:18    636s] (I)      |    NDR track | (none) |
[07/19 01:07:18    636s] (I)      |      NDR via | (none) |
[07/19 01:07:18    636s] (I)      |  Extra space |      0 |
[07/19 01:07:18    636s] (I)      |      Shields |      0 |
[07/19 01:07:18    636s] (I)      |   Demand (H) |      1 |
[07/19 01:07:18    636s] (I)      |   Demand (V) |      1 |
[07/19 01:07:18    636s] (I)      |        #Nets |  38031 |
[07/19 01:07:18    636s] (I)      +--------------+--------+
[07/19 01:07:18    636s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:18    636s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:18    636s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:18    636s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:07:18    636s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:18    636s] (I)      =============== Blocked Tracks ===============
[07/19 01:07:18    636s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:18    636s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:07:18    636s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:18    636s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:07:18    636s] (I)      |     2 | 2280204 |   979396 |        42.95% |
[07/19 01:07:18    636s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:07:18    636s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:07:18    636s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:07:18    636s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:07:18    636s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:07:18    636s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:18    636s] (I)      Finished Import and model ( CPU: 0.43 sec, Real: 0.43 sec, Curr Mem: 8.43 MB )
[07/19 01:07:18    636s] (I)      Reset routing kernel
[07/19 01:07:18    636s] (I)      Started Global Routing ( Curr Mem: 8.43 MB )
[07/19 01:07:18    636s] (I)      totalPins=118054  totalGlobalPin=114779 (97.23%)
[07/19 01:07:18    636s] (I)      ================== Net Group Info ===================
[07/19 01:07:18    636s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:18    636s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:07:18    636s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:18    636s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:07:18    636s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:18    636s] (I)      total 2D Cap : 5025597 = (2476212 H, 2549385 V)
[07/19 01:07:18    636s] (I)      total 2D Demand : 27802 = (11322 H, 16480 V)
[07/19 01:07:18    636s] (I)      init route region map
[07/19 01:07:18    636s] (I)      #blocked GCells = 73008
[07/19 01:07:18    636s] (I)      #regions = 1
[07/19 01:07:18    636s] (I)      init safety region map
[07/19 01:07:18    636s] (I)      #blocked GCells = 73008
[07/19 01:07:18    636s] (I)      #regions = 1
[07/19 01:07:18    636s] (I)      Adjusted 0 GCells for pin access
[07/19 01:07:18    636s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:07:18    636s] (I)      
[07/19 01:07:18    636s] (I)      ============  Phase 1a Route ============
[07/19 01:07:18    637s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[07/19 01:07:18    637s] (I)      Usage: 322766 = (158834 H, 163932 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:18    637s] (I)      
[07/19 01:07:18    637s] (I)      ============  Phase 1b Route ============
[07/19 01:07:18    637s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:18    637s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:07:18    637s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:07:18    637s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:07:18    637s] (I)      
[07/19 01:07:18    637s] (I)      ============  Phase 1c Route ============
[07/19 01:07:18    637s] (I)      Level2 Grid: 99 x 104
[07/19 01:07:18    637s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:18    637s] (I)      
[07/19 01:07:18    637s] (I)      ============  Phase 1d Route ============
[07/19 01:07:18    637s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:18    637s] (I)      
[07/19 01:07:18    637s] (I)      ============  Phase 1e Route ============
[07/19 01:07:18    637s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:18    637s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:07:18    637s] (I)      
[07/19 01:07:18    637s] (I)      ============  Phase 1l Route ============
[07/19 01:07:18    638s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:07:18    638s] (I)      Layer  1:     692006      3071       124     1192377      798934    (59.88%) 
[07/19 01:07:18    638s] (I)      Layer  2:    1332584    166385         1      832788     1442772    (36.60%) 
[07/19 01:07:18    638s] (I)      Layer  3:     881689    136738         4     1018726      972586    (51.16%) 
[07/19 01:07:18    638s] (I)      Layer  4:    1018568     27110         0     1152315     1123245    (50.64%) 
[07/19 01:07:18    638s] (I)      Layer  5:     877345     14210         0     1019056      972255    (51.18%) 
[07/19 01:07:18    638s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:07:18    638s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:07:18    638s] (I)      Total:       5059051    347514       129     5518152     5537239    (49.91%) 
[07/19 01:07:18    638s] (I)      
[07/19 01:07:18    638s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:07:18    638s] [NR-eGR]                        OverCon            
[07/19 01:07:18    638s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:07:18    638s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:07:18    638s] [NR-eGR] ----------------------------------------------
[07/19 01:07:18    638s] [NR-eGR]  Metal1 ( 1)       122( 0.12%)   ( 0.12%) 
[07/19 01:07:18    638s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:18    638s] [NR-eGR] ----------------------------------------------
[07/19 01:07:18    638s] [NR-eGR]        Total       127( 0.01%)   ( 0.01%) 
[07/19 01:07:18    638s] [NR-eGR] 
[07/19 01:07:18    638s] (I)      Finished Global Routing ( CPU: 1.49 sec, Real: 0.50 sec, Curr Mem: 8.45 MB )
[07/19 01:07:18    638s] (I)      Updating congestion map
[07/19 01:07:18    638s] (I)      total 2D Cap : 5069667 = (2493610 H, 2576057 V)
[07/19 01:07:18    638s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:07:18    638s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.97 sec, Real: 0.98 sec, Curr Mem: 8.44 MB )
[07/19 01:07:18    638s] Early Global Route congestion estimation runtime: 1.00 seconds, mem = 9089.2M
[07/19 01:07:18    638s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.986, REAL:1.002, MEM:9089.2M, EPOCH TIME: 1752880038.779380
[07/19 01:07:18    638s] OPERPROF: Starting HotSpotCal at level 1, MEM:9089.2M, EPOCH TIME: 1752880038.779420
[07/19 01:07:18    638s] [hotspot] +------------+---------------+---------------+
[07/19 01:07:18    638s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 01:07:18    638s] [hotspot] +------------+---------------+---------------+
[07/19 01:07:18    638s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 01:07:18    638s] [hotspot] +------------+---------------+---------------+
[07/19 01:07:18    638s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 01:07:18    638s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 01:07:18    638s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.009, MEM:9089.2M, EPOCH TIME: 1752880038.788216
[07/19 01:07:18    638s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:9089.2M, EPOCH TIME: 1752880038.788299
[07/19 01:07:18    638s] Starting Early Global Route wiring: mem = 9089.2M
[07/19 01:07:18    638s] (I)      Running track assignment and export wires
[07/19 01:07:18    638s] (I)      Delete wires for 38031 nets 
[07/19 01:07:18    638s] (I)      ============= Track Assignment ============
[07/19 01:07:18    638s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.44 MB )
[07/19 01:07:18    638s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:07:18    638s] (I)      Run Multi-thread track assignment
[07/19 01:07:18    638s] (I)      Finished Track Assignment (8T) ( CPU: 0.51 sec, Real: 0.09 sec, Curr Mem: 8.50 MB )
[07/19 01:07:18    638s] (I)      Started Export ( Curr Mem: 8.50 MB )
[07/19 01:07:18    638s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:07:18    638s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:07:18    638s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:19    638s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:07:19    638s] [NR-eGR] ---------------------------------------
[07/19 01:07:19    638s] [NR-eGR]  Metal1     (1V)        113144  123153 
[07/19 01:07:19    638s] [NR-eGR]  Metal2     (2H)        540533   81667 
[07/19 01:07:19    638s] [NR-eGR]  Metal3     (3V)        511410    5254 
[07/19 01:07:19    638s] [NR-eGR]  Metal4     (4H)         97300    1835 
[07/19 01:07:19    638s] [NR-eGR]  Metal5     (5V)         54079       0 
[07/19 01:07:19    638s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:07:19    638s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:07:19    638s] [NR-eGR] ---------------------------------------
[07/19 01:07:19    638s] [NR-eGR]             Total      1316466  211909 
[07/19 01:07:19    638s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:19    638s] [NR-eGR] Total half perimeter of net bounding box: 1125356um
[07/19 01:07:19    638s] [NR-eGR] Total length: 1316466um, number of vias: 211909
[07/19 01:07:19    638s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:19    638s] (I)      == Layer wire length by net rule ==
[07/19 01:07:19    638s] (I)                           Default 
[07/19 01:07:19    638s] (I)      -----------------------------
[07/19 01:07:19    638s] (I)       Metal1     (1V)    113144um 
[07/19 01:07:19    638s] (I)       Metal2     (2H)    540533um 
[07/19 01:07:19    638s] (I)       Metal3     (3V)    511410um 
[07/19 01:07:19    638s] (I)       Metal4     (4H)     97300um 
[07/19 01:07:19    638s] (I)       Metal5     (5V)     54079um 
[07/19 01:07:19    638s] (I)       TopMetal1  (6H)         0um 
[07/19 01:07:19    638s] (I)       TopMetal2  (7V)         0um 
[07/19 01:07:19    638s] (I)      -----------------------------
[07/19 01:07:19    638s] (I)                  Total  1316466um 
[07/19 01:07:19    638s] (I)      == Layer via count by net rule ==
[07/19 01:07:19    638s] (I)                         Default 
[07/19 01:07:19    638s] (I)      ---------------------------
[07/19 01:07:19    638s] (I)       Metal1     (1V)    123153 
[07/19 01:07:19    638s] (I)       Metal2     (2H)     81667 
[07/19 01:07:19    638s] (I)       Metal3     (3V)      5254 
[07/19 01:07:19    638s] (I)       Metal4     (4H)      1835 
[07/19 01:07:19    638s] (I)       Metal5     (5V)         0 
[07/19 01:07:19    638s] (I)       TopMetal1  (6H)         0 
[07/19 01:07:19    638s] (I)       TopMetal2  (7V)         0 
[07/19 01:07:19    638s] (I)      ---------------------------
[07/19 01:07:19    638s] (I)                  Total   211909 
[07/19 01:07:19    639s] (I)      Finished Export ( CPU: 0.58 sec, Real: 0.38 sec, Curr Mem: 8.37 MB )
[07/19 01:07:19    639s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:19    639s] (I)      Global routing data unavailable, rerun eGR
[07/19 01:07:19    639s] (I)      Initializing eGR engine (regular)
[07/19 01:07:19    639s] Set min layer with design mode ( 1 )
[07/19 01:07:19    639s] Set max layer with design mode ( 7 )
[07/19 01:07:19    639s] (I)      clean place blk overflow:
[07/19 01:07:19    639s] (I)      H : enabled 1.00 0
[07/19 01:07:19    639s] (I)      V : enabled 1.00 0
[07/19 01:07:19    639s] Early Global Route wiring runtime: 0.53 seconds, mem = 9071.4M
[07/19 01:07:19    639s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.145, REAL:0.529, MEM:9071.4M, EPOCH TIME: 1752880039.317252
[07/19 01:07:19    639s] SKP cleared!
[07/19 01:07:19    639s] 
[07/19 01:07:19    639s] *** Finished incrementalPlace (cpu=0:01:45, real=0:00:23.0)***
[07/19 01:07:19    639s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:8863.4M, EPOCH TIME: 1752880039.352834
[07/19 01:07:19    639s] Deleting eGR PG blockage cache
[07/19 01:07:19    639s] Disable eGR PG blockage caching
[07/19 01:07:19    639s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:8863.4M, EPOCH TIME: 1752880039.352957
[07/19 01:07:19    639s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:01:45.1/0:00:22.5 (4.7), totSession cpu/real = 0:10:40.3/0:24:42.0 (0.4), mem = 8863.4M
[07/19 01:07:19    639s] 
[07/19 01:07:19    639s] =============================================================================================
[07/19 01:07:19    639s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                23.14-s088_1
[07/19 01:07:19    639s] =============================================================================================
[07/19 01:07:19    639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:07:19    639s] ---------------------------------------------------------------------------------------------
[07/19 01:07:19    639s] [ RefinePlace            ]      1   0:00:01.3  (   5.6 % )     0:00:01.3 /  0:00:02.9    2.3
[07/19 01:07:19    639s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[07/19 01:07:19    639s] [ ExtractRC              ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 01:07:19    639s] [ FullDelayCalc          ]      1   0:00:01.9  (   8.3 % )     0:00:02.1 /  0:00:10.7    5.1
[07/19 01:07:19    639s] [ TimingUpdate           ]      3   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:01.4    3.4
[07/19 01:07:19    639s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 01:07:19    639s] [ MISC                   ]          0:00:18.7  (  82.9 % )     0:00:18.7 /  0:01:30.0    4.8
[07/19 01:07:19    639s] ---------------------------------------------------------------------------------------------
[07/19 01:07:19    639s]  IncrReplace #1 TOTAL               0:00:22.5  ( 100.0 % )     0:00:22.5 /  0:01:45.1    4.7
[07/19 01:07:19    639s] ---------------------------------------------------------------------------------------------
[07/19 01:07:19    639s]     Congestion Repair done. (took cpu=0:01:45 real=0:00:22.5)
[07/19 01:07:19    639s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/19 01:07:19    639s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:19    639s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:19    639s] OPERPROF: Starting DPlace-Init at level 1, MEM:8863.4M, EPOCH TIME: 1752880039.411378
[07/19 01:07:19    639s] Processing tracks to init pin-track alignment.
[07/19 01:07:19    639s] z: 1, totalTracks: 1
[07/19 01:07:19    639s] z: 3, totalTracks: 1
[07/19 01:07:19    639s] z: 5, totalTracks: 1
[07/19 01:07:19    639s] z: 7, totalTracks: 1
[07/19 01:07:19    639s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:19    639s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8863.4M, EPOCH TIME: 1752880039.426051
[07/19 01:07:19    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:19    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:19    639s] 
[07/19 01:07:19    639s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:19    639s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:19    639s] OPERPROF:     Starting CMU at level 3, MEM:8863.4M, EPOCH TIME: 1752880039.444660
[07/19 01:07:19    639s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8863.4M, EPOCH TIME: 1752880039.446417
[07/19 01:07:19    639s] 
[07/19 01:07:19    639s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:07:19    639s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.023, MEM:8863.4M, EPOCH TIME: 1752880039.448987
[07/19 01:07:19    639s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8863.4M, EPOCH TIME: 1752880039.449034
[07/19 01:07:19    639s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8863.4M, EPOCH TIME: 1752880039.449180
[07/19 01:07:19    639s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8863.4MB).
[07/19 01:07:19    639s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.041, MEM:8863.4M, EPOCH TIME: 1752880039.452687
[07/19 01:07:19    639s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:01:47 real=0:00:23.8)
[07/19 01:07:19    639s]   Leaving CCOpt scope - extractRC...
[07/19 01:07:19    639s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:07:19    639s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:07:19    639s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:07:19    639s] RC Extraction called in multi-corner(2) mode.
[07/19 01:07:19    639s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:07:19    639s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:07:19    639s] RCMode: PreRoute
[07/19 01:07:19    639s]       RC Corner Indexes            0       1   
[07/19 01:07:19    639s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:07:19    639s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:19    639s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:19    639s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:19    639s] Shrink Factor                : 1.00000
[07/19 01:07:19    639s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:07:19    639s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:19    639s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:07:19    639s] eee: pegSigSF=1.070000
[07/19 01:07:19    639s] Initializing multi-corner resistance tables ...
[07/19 01:07:19    639s] eee: Grid unit RC data computation started
[07/19 01:07:19    639s] eee: Grid unit RC data computation completed
[07/19 01:07:19    639s] eee: l=1 avDens=0.043034 usedTrk=3091.793386 availTrk=71845.750989 sigTrk=3091.793386
[07/19 01:07:19    639s] eee: l=2 avDens=0.147902 usedTrk=14522.763488 availTrk=98192.047620 sigTrk=14522.763488
[07/19 01:07:19    639s] eee: l=3 avDens=0.128952 usedTrk=15618.093130 availTrk=121115.830542 sigTrk=15618.093130
[07/19 01:07:19    639s] eee: l=4 avDens=0.034288 usedTrk=4465.307968 availTrk=130228.875575 sigTrk=4465.307968
[07/19 01:07:19    639s] eee: l=5 avDens=0.035956 usedTrk=3520.842065 availTrk=97922.028109 sigTrk=3520.842065
[07/19 01:07:19    639s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:07:19    639s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:07:19    639s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:07:19    639s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:07:19    639s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.307110 uaWl=1.000000 uaWlH=0.117600 aWlH=0.000000 lMod=0 pMax=0.820100 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:07:19    639s] eee: NetCapCache creation started. (Current Mem: 8863.430M) 
[07/19 01:07:19    639s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 8863.430M) 
[07/19 01:07:19    639s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:07:19    639s] eee: Metal Layers Info:
[07/19 01:07:19    639s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:19    639s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:07:19    639s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:19    639s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:07:19    639s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:19    639s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:19    639s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:19    639s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:19    639s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:07:19    639s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:07:19    639s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:19    639s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:07:19    639s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:07:19    639s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:07:19    639s] eee: +----------------------------------------------------+
[07/19 01:07:19    639s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:07:19    639s] eee: +----------------------------------------------------+
[07/19 01:07:19    639s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:07:19    639s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:07:19    639s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:07:19    639s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:07:19    639s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:07:19    639s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:07:19    639s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:07:19    639s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 8863.430M)
[07/19 01:07:19    639s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:07:19    639s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:07:19    639s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:19    639s] End AAE Lib Interpolated Model. (MEM=3889.585938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:19    639s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:19    639s]   Clock DAG hash after clustering cong repair call: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:19    639s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/19 01:07:19    639s]     delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:19    639s]     steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:19    639s]   Clock DAG stats after clustering cong repair call:
[07/19 01:07:19    639s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:19    639s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:19    639s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:07:19    639s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:19    639s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:19    639s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:19    639s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:19    639s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]   Clock DAG net violations after clustering cong repair call:
[07/19 01:07:19    639s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:19    639s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/19 01:07:19    639s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:19    639s]   Primary reporting skew groups after clustering cong repair call:
[07/19 01:07:19    639s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:19    639s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:19    639s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:19    639s]   Skew group summary after clustering cong repair call:
[07/19 01:07:19    639s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:19    639s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:19    639s]   CongRepair After Initial Clustering done. (took cpu=0:01:47 real=0:00:24.3)
[07/19 01:07:19    639s]   Stage::Clustering done. (took cpu=0:01:49 real=0:00:25.5)
[07/19 01:07:19    639s]   Stage::DRV Fixing...
[07/19 01:07:19    639s]   Fixing clock tree slew time and max cap violations...
[07/19 01:07:19    639s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:19    639s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:19    639s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:19    639s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:19    639s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:19    639s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:19    639s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:19    639s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:19    639s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:19    639s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:19    639s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:19    639s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:19    639s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:19    639s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:19    639s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:19    639s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:19    639s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:19    639s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:19    639s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:19    639s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/19 01:07:19    639s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:19    639s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:19    639s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:19    639s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:19    639s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/19 01:07:19    639s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:19    639s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:19    639s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:19    639s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:19    639s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:19    639s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:19    639s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:19    639s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:19    639s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:19    639s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:19    639s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:19    639s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:19    639s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:19    639s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:19    639s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:19    639s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:19    639s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:19    639s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:19    639s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    639s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    639s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    639s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:07:20    639s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    639s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    639s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    639s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    639s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:07:20    639s]   Stage::Insertion Delay Reduction...
[07/19 01:07:20    639s]   Removing unnecessary root buffering...
[07/19 01:07:20    639s]     Clock DAG hash before 'Removing unnecessary root buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    639s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/19 01:07:20    639s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    639s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Removing unnecessary root buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Removing unnecessary root buffering':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Removing unconstrained drivers...
[07/19 01:07:20    640s]     Clock DAG hash before 'Removing unconstrained drivers': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Removing unconstrained drivers': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Removing unconstrained drivers':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Reducing insertion delay 1...
[07/19 01:07:20    640s]     Clock DAG hash before 'Reducing insertion delay 1': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Reducing insertion delay 1': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Reducing insertion delay 1':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Removing longest path buffering...
[07/19 01:07:20    640s]     Clock DAG hash before 'Removing longest path buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Removing longest path buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Removing longest path buffering':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Removing longest path buffering':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Removing longest path buffering':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Reducing delay of long paths...
[07/19 01:07:20    640s]     Clock DAG hash before 'Reducing delay of long paths': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Reducing delay of long paths': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Reducing delay of long paths':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Reducing delay of long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:07:20    640s]   CCOpt::Phase::Construction done. (took cpu=0:01:50 real=0:00:26.0)
[07/19 01:07:20    640s]   
[07/19 01:07:20    640s]   
[07/19 01:07:20    640s]   CCOpt::Phase::Implementation...
[07/19 01:07:20    640s]   Stage::Reducing Power...
[07/19 01:07:20    640s]   Improving clock tree routing...
[07/19 01:07:20    640s]     Clock DAG hash before 'Improving clock tree routing': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Iteration 1...
[07/19 01:07:20    640s]     Iteration 1 done.
[07/19 01:07:20    640s]     Clock DAG hash after 'Improving clock tree routing': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Improving clock tree routing':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Improving clock tree routing':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Improving clock tree routing':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Reducing clock tree power 1...
[07/19 01:07:20    640s]     Clock DAG hash before 'Reducing clock tree power 1': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Resizing gates: 
[07/19 01:07:20    640s]     Legalizer releasing space for clock trees
[07/19 01:07:20    640s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 01:07:20    640s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:20    640s]     100% 
[07/19 01:07:20    640s]     Clock DAG hash after 'Reducing clock tree power 1': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Reducing clock tree power 1':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Reducing clock tree power 2...
[07/19 01:07:20    640s]     Clock DAG hash before 'Reducing clock tree power 2': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Path optimization required 0 stage delay updates 
[07/19 01:07:20    640s]     Clock DAG hash after 'Reducing clock tree power 2': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Reducing clock tree power 2':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:07:20    640s]   Stage::Balancing...
[07/19 01:07:20    640s]   Improving subtree skew...
[07/19 01:07:20    640s]     Clock DAG hash before 'Improving subtree skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Improving subtree skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Improving subtree skew':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Improving subtree skew':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Improving subtree skew':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Improving subtree skew':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Improving subtree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   Offloading subtrees by buffering...
[07/19 01:07:20    640s]     Clock DAG hash before 'Offloading subtrees by buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG hash after 'Offloading subtrees by buffering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Clock DAG stats after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:20    640s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:20    640s]     Skew group summary after 'Offloading subtrees by buffering':
[07/19 01:07:20    640s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:20    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]   Offloading subtrees by buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]   AdjustingMinPinPIDs for balancing...
[07/19 01:07:20    640s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:20    640s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[07/19 01:07:20    640s]       delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]       steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]     Approximately balancing fragments step...
[07/19 01:07:20    640s]       Clock DAG hash before 'Approximately balancing fragments step': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/19 01:07:20    640s]         delay calculator: calls=6310, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]         steiner router: calls=6305, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]       Resolve constraints - Approximately balancing fragments...
[07/19 01:07:20    640s]       Resolving skew group constraints...
[07/19 01:07:20    640s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:07:20    640s]       Resolving skew group constraints done.
[07/19 01:07:20    640s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:20    640s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[07/19 01:07:20    640s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/19 01:07:20    640s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:20    640s]       Approximately balancing fragments...
[07/19 01:07:20    640s]         Moving gates to improve sub-tree skew...
[07/19 01:07:20    640s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/19 01:07:20    640s]             delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]             steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]           Tried: 3 Succeeded: 0
[07/19 01:07:20    640s]           Topology Tried: 0 Succeeded: 0
[07/19 01:07:20    640s]           0 Succeeded with SS ratio
[07/19 01:07:20    640s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/19 01:07:20    640s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/19 01:07:20    640s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/19 01:07:20    640s]             delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]             steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/19 01:07:20    640s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[07/19 01:07:20    640s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/19 01:07:20    640s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:20    640s]         Approximately balancing fragments bottom up...
[07/19 01:07:20    640s]           Clock DAG hash before 'Approximately balancing fragments bottom up': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/19 01:07:20    640s]             delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]             steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]           Clock DAG hash after 'Approximately balancing fragments bottom up': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/19 01:07:20    640s]             delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]             steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/19 01:07:20    640s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[07/19 01:07:20    640s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/19 01:07:20    640s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         Virtual Delay Histogram:
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         ---------
[07/19 01:07:20    640s]         Histogram
[07/19 01:07:20    640s]         ---------
[07/19 01:07:20    640s]         {}
[07/19 01:07:20    640s]         ---------
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         Virtual delay statistics:
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         --------------------------------------------------
[07/19 01:07:20    640s]         Mean     Min    Max     Std. Dev    Count    Total
[07/19 01:07:20    640s]         --------------------------------------------------
[07/19 01:07:20    640s]         0.000    inf    -inf     0.000      0.000    0.000
[07/19 01:07:20    640s]         --------------------------------------------------
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         Biggest Virtual delays:
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         ---------------------------------------
[07/19 01:07:20    640s]         Virtual    Clock Tree    Pin    Pre-CTS
[07/19 01:07:20    640s]         Delay                           net
[07/19 01:07:20    640s]         ---------------------------------------
[07/19 01:07:20    640s]           (empty table)
[07/19 01:07:20    640s]         ---------------------------------------
[07/19 01:07:20    640s]         
[07/19 01:07:20    640s]         Approximately balancing fragments, wire and cell delays...
[07/19 01:07:20    640s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[07/19 01:07:20    640s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:07:20    640s]             delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]             steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:07:20    640s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:07:20    640s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:07:20    640s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/19 01:07:20    640s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:20    640s]       Approximately balancing fragments done.
[07/19 01:07:20    640s]       Clock DAG hash after 'Approximately balancing fragments step': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:20    640s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/19 01:07:20    640s]         delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:20    640s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:20    640s]       Clock DAG stats after 'Approximately balancing fragments step':
[07/19 01:07:20    640s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:20    640s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:20    640s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:20    640s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:20    640s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:20    640s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:20    640s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:20    640s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:20    640s]       Clock DAG net violations after 'Approximately balancing fragments step':
[07/19 01:07:20    640s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:20    640s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/19 01:07:20    640s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:20    640s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:20    640s]     Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:07:21    640s]     Clock DAG hash after Approximately balancing fragments: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    640s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[07/19 01:07:21    640s]       delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    640s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    640s]     Clock DAG stats after Approximately balancing fragments:
[07/19 01:07:21    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    640s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    640s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    640s]     Clock DAG net violations after Approximately balancing fragments:
[07/19 01:07:21    640s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    640s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/19 01:07:21    640s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    640s]     Primary reporting skew groups after Approximately balancing fragments:
[07/19 01:07:21    640s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after Approximately balancing fragments:
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]     Improving fragments clock skew...
[07/19 01:07:21    641s]       Clock DAG hash before 'Improving fragments clock skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/19 01:07:21    641s]         delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]       Clock DAG hash after 'Improving fragments clock skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]       Clock DAG stats after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       Clock DAG net violations after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]       Primary reporting skew groups after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]       Skew group summary after 'Improving fragments clock skew':
[07/19 01:07:21    641s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]     Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/19 01:07:21    641s]   Approximately balancing step...
[07/19 01:07:21    641s]     Clock DAG hash before 'Approximately balancing step': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/19 01:07:21    641s]       delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Resolve constraints - Approximately balancing...
[07/19 01:07:21    641s]     Resolving skew group constraints...
[07/19 01:07:21    641s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:07:21    641s]     Resolving skew group constraints done.
[07/19 01:07:21    641s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]     Approximately balancing...
[07/19 01:07:21    641s]       Approximately balancing, wire and cell delays...
[07/19 01:07:21    641s]       Approximately balancing, wire and cell delays, iteration 1...
[07/19 01:07:21    641s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:07:21    641s]           delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:07:21    641s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:07:21    641s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:07:21    641s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/19 01:07:21    641s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]     Approximately balancing done.
[07/19 01:07:21    641s]     Clock DAG hash after 'Approximately balancing step': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/19 01:07:21    641s]       delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Approximately balancing step':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Approximately balancing step':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Approximately balancing step':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Approximately balancing step':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Approximately balancing paths...
[07/19 01:07:21    641s]     Clock DAG hash before 'Approximately balancing paths': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/19 01:07:21    641s]       delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Added 0 buffers.
[07/19 01:07:21    641s]     Clock DAG hash after 'Approximately balancing paths': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/19 01:07:21    641s]       delay calculator: calls=6318, total_wall_time=0.195s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Approximately balancing paths':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Approximately balancing paths':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Approximately balancing paths':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/19 01:07:21    641s]   Stage::Polishing...
[07/19 01:07:21    641s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:21    641s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]   Clock DAG hash before polishing: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]   CTS services accumulated run-time stats before polishing:
[07/19 01:07:21    641s]     delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]     steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]   Clock DAG stats before polishing:
[07/19 01:07:21    641s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]   Clock DAG net violations before polishing:
[07/19 01:07:21    641s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]   Clock DAG primary half-corner transition distribution before polishing:
[07/19 01:07:21    641s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]   Primary reporting skew groups before polishing:
[07/19 01:07:21    641s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]   Skew group summary before polishing:
[07/19 01:07:21    641s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]   
[07/19 01:07:21    641s]   
[07/19 01:07:21    641s]   Merging balancing drivers for power...
[07/19 01:07:21    641s]     Clock DAG hash before 'Merging balancing drivers for power': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Tried: 3 Succeeded: 0
[07/19 01:07:21    641s]     Clock DAG hash after 'Merging balancing drivers for power': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Merging balancing drivers for power':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Improving clock skew...
[07/19 01:07:21    641s]     Clock DAG hash before 'Improving clock skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG hash after 'Improving clock skew': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Improving clock skew':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Improving clock skew':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Improving clock skew':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Improving clock skew':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Moving gates to reduce wire capacitance...
[07/19 01:07:21    641s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/19 01:07:21    641s]     Iteration 1...
[07/19 01:07:21    641s]       Artificially removing short and long paths...
[07/19 01:07:21    641s]         Clock DAG hash before 'Artificially removing short and long paths': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:07:21    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/19 01:07:21    641s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/19 01:07:21    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]         Legalizer releasing space for clock trees
[07/19 01:07:21    641s]         Legalizing clock trees...
[07/19 01:07:21    641s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/19 01:07:21    641s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/19 01:07:21    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]         Moving gates: 
[07/19 01:07:21    641s]         Legalizer releasing space for clock trees
[07/19 01:07:21    641s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 01:07:21    641s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]         100% 
[07/19 01:07:21    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]     Iteration 1 done.
[07/19 01:07:21    641s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/19 01:07:21    641s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 01:07:21    641s]   Reducing clock tree power 3...
[07/19 01:07:21    641s]     Clock DAG hash before 'Reducing clock tree power 3': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Artificially removing short and long paths...
[07/19 01:07:21    641s]       Clock DAG hash before 'Artificially removing short and long paths': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:07:21    641s]         delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[07/19 01:07:21    641s]     Resizing gates: 
[07/19 01:07:21    641s]     Legalizer releasing space for clock trees
[07/19 01:07:21    641s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 01:07:21    641s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]     100% 
[07/19 01:07:21    641s]     Clock DAG hash after 'Reducing clock tree power 3': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Reducing clock tree power 3':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Improving insertion delay...
[07/19 01:07:21    641s]     Clock DAG hash before 'Improving insertion delay': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG hash after 'Improving insertion delay': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Clock DAG stats after 'Improving insertion delay':
[07/19 01:07:21    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:21    641s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:21    641s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:21    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:21    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:21    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:21    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:21    641s]     Clock DAG net violations after 'Improving insertion delay':
[07/19 01:07:21    641s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:21    641s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/19 01:07:21    641s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:21    641s]     Primary reporting skew groups after 'Improving insertion delay':
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:21    641s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:21    641s]     Skew group summary after 'Improving insertion delay':
[07/19 01:07:21    641s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:21    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:21    641s]   Wire Opt OverFix...
[07/19 01:07:21    641s]     Clock DAG hash before 'Wire Opt OverFix': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/19 01:07:21    641s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]     Wire Reduction extra effort...
[07/19 01:07:21    641s]       Clock DAG hash before 'Wire Reduction extra effort': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:21    641s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/19 01:07:21    641s]         delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/19 01:07:21    641s]       Artificially removing short and long paths...
[07/19 01:07:21    641s]         Clock DAG hash before 'Artificially removing short and long paths': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:07:21    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:21    641s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:21    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:21    641s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:21    641s]       Global shorten wires A0...
[07/19 01:07:21    641s]         Clock DAG hash before 'Global shorten wires A0': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:21    641s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/19 01:07:21    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:21    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    641s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    641s]       Move For Wirelength - core...
[07/19 01:07:22    641s]         Clock DAG hash before 'Move For Wirelength - core': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:22    641s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/19 01:07:22    641s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    641s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    641s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:07:22    641s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:07:22    641s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    641s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    641s]       Global shorten wires A1...
[07/19 01:07:22    642s]         Clock DAG hash before 'Global shorten wires A1': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:22    642s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/19 01:07:22    642s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    642s]       Move For Wirelength - core...
[07/19 01:07:22    642s]         Clock DAG hash before 'Move For Wirelength - core': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:22    642s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/19 01:07:22    642s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:07:22    642s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:07:22    642s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    642s]       Global shorten wires B...
[07/19 01:07:22    642s]         Clock DAG hash before 'Global shorten wires B': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:22    642s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/19 01:07:22    642s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    642s]       Move For Wirelength - branch...
[07/19 01:07:22    642s]         Clock DAG hash before 'Move For Wirelength - branch': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:22    642s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/19 01:07:22    642s]           delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]           steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:07:22    642s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:07:22    642s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:22    642s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/19 01:07:22    642s]       Clock DAG hash after 'Wire Reduction extra effort': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:22    642s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]         steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:22    642s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:22    642s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:22    642s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:22    642s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:22    642s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:22    642s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:22    642s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:22    642s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:22    642s]       Clock DAG net violations after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:22    642s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:22    642s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:22    642s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:22    642s]       Skew group summary after 'Wire Reduction extra effort':
[07/19 01:07:22    642s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:07:22    642s]     Optimizing orientation...
[07/19 01:07:22    642s]     FlipOpt...
[07/19 01:07:22    642s]     Disconnecting clock tree from netlist...
[07/19 01:07:22    642s]     Disconnecting clock tree from netlist done.
[07/19 01:07:22    642s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[07/19 01:07:22    642s]     Resynthesising clock tree into netlist...
[07/19 01:07:22    642s]       Reset timing graph...
[07/19 01:07:22    642s] Ignoring AAE DB Resetting ...
[07/19 01:07:22    642s]       Reset timing graph done.
[07/19 01:07:22    642s]     Resynthesising clock tree into netlist done.
[07/19 01:07:22    642s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:22    642s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:22    642s]     Clock DAG hash after 'Wire Opt OverFix': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:22    642s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       delay calculator: calls=6320, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:22    642s]       steiner router: calls=6313, total_wall_time=0.048s, mean_wall_time=0.008ms
[07/19 01:07:22    642s]     Clock DAG stats after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:22    642s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:22    642s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:22    642s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:22    642s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:22    642s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:22    642s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:22    642s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:22    642s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:22    642s]     Clock DAG net violations after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:22    642s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:22    642s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:22    642s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:22    642s]     Skew group summary after 'Wire Opt OverFix':
[07/19 01:07:22    642s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:22    642s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:22    642s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/19 01:07:22    642s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[07/19 01:07:22    642s]   Stage::Polishing done. (took cpu=0:00:01.0 real=0:00:00.9)
[07/19 01:07:22    642s]   Stage::Updating netlist...
[07/19 01:07:22    642s]   Reset timing graph...
[07/19 01:07:22    642s] Ignoring AAE DB Resetting ...
[07/19 01:07:22    642s]   Reset timing graph done.
[07/19 01:07:22    642s]   Setting non-default rules before calling refine place.
[07/19 01:07:22    642s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:07:22    642s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8863.4M, EPOCH TIME: 1752880042.325559
[07/19 01:07:22    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:07:22    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    642s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.079, REAL:0.021, MEM:8863.4M, EPOCH TIME: 1752880042.347027
[07/19 01:07:22    642s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:07:22    642s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:22    642s]   Leaving CCOpt scope - ClockRefiner...
[07/19 01:07:22    642s]   Assigned high priority to 0 instances.
[07/19 01:07:22    642s]   Soft fixed 0 clock instances.
[07/19 01:07:22    642s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[07/19 01:07:22    642s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[07/19 01:07:22    642s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:8863.4M, EPOCH TIME: 1752880042.367805
[07/19 01:07:22    642s] OPERPROF:   Starting DPlace-Init at level 2, MEM:8863.4M, EPOCH TIME: 1752880042.367878
[07/19 01:07:22    642s] Processing tracks to init pin-track alignment.
[07/19 01:07:22    642s] z: 1, totalTracks: 1
[07/19 01:07:22    642s] z: 3, totalTracks: 1
[07/19 01:07:22    642s] z: 5, totalTracks: 1
[07/19 01:07:22    642s] z: 7, totalTracks: 1
[07/19 01:07:22    642s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:22    642s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:8863.4M, EPOCH TIME: 1752880042.382464
[07/19 01:07:22    642s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    642s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    642s] 
[07/19 01:07:22    642s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:22    642s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:22    642s] OPERPROF:       Starting CMU at level 4, MEM:8863.4M, EPOCH TIME: 1752880042.392328
[07/19 01:07:22    642s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:8863.4M, EPOCH TIME: 1752880042.394085
[07/19 01:07:22    642s] 
[07/19 01:07:22    642s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:07:22    642s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.014, MEM:8863.4M, EPOCH TIME: 1752880042.396436
[07/19 01:07:22    642s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:8863.4M, EPOCH TIME: 1752880042.396488
[07/19 01:07:22    642s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:8863.4M, EPOCH TIME: 1752880042.396678
[07/19 01:07:22    642s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=8863.4MB).
[07/19 01:07:22    642s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.032, MEM:8863.4M, EPOCH TIME: 1752880042.400189
[07/19 01:07:22    642s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.036, REAL:0.032, MEM:8863.4M, EPOCH TIME: 1752880042.400215
[07/19 01:07:22    642s] TDRefine: refinePlace mode is spiral
[07/19 01:07:22    642s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:07:22    642s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.6
[07/19 01:07:22    642s] OPERPROF: Starting Refine-Place at level 1, MEM:8863.4M, EPOCH TIME: 1752880042.402020
[07/19 01:07:22    642s] *** Starting refinePlace (0:10:43 mem=8863.4M) ***
[07/19 01:07:22    642s] Total net bbox length = 1.125e+06 (5.527e+05 5.727e+05) (ext = 6.733e+04)
[07/19 01:07:22    642s] 
[07/19 01:07:22    642s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:22    642s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:22    642s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:22    642s] Set min layer with design mode ( 1 )
[07/19 01:07:22    642s] Set max layer with design mode ( 7 )
[07/19 01:07:22    642s] Set min layer with design mode ( 1 )
[07/19 01:07:22    642s] Set max layer with design mode ( 7 )
[07/19 01:07:22    642s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:8863.4M, EPOCH TIME: 1752880042.438313
[07/19 01:07:22    642s] Starting refinePlace ...
[07/19 01:07:22    642s] Set min layer with design mode ( 1 )
[07/19 01:07:22    642s] Set max layer with design mode ( 7 )
[07/19 01:07:22    642s] One DDP V2 for no tweak run.
[07/19 01:07:22    642s] Set min layer with design mode ( 1 )
[07/19 01:07:22    642s] Set max layer with design mode ( 7 )
[07/19 01:07:22    642s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:07:22    642s] DDP markSite nrRow 291 nrJob 291
[07/19 01:07:22    642s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:07:22    642s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=8863.4MB) @(0:10:43 - 0:10:44).
[07/19 01:07:22    642s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:22    642s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:07:22    642s] 
[07/19 01:07:22    642s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:07:22    642s] 
[07/19 01:07:22    642s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:07:22    643s] 
[07/19 01:07:22    643s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:07:22    643s] 
[07/19 01:07:22    643s]  Info: 0 filler has been deleted!
[07/19 01:07:22    643s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:07:22    643s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[07/19 01:07:22    643s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:07:22    643s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=8831.4MB) @(0:10:44 - 0:10:44).
[07/19 01:07:22    643s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:22    643s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:22    643s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 8831.4MB
[07/19 01:07:22    643s] Statistics of distance of Instance movement in refine placement:
[07/19 01:07:22    643s]   maximum (X+Y) =         0.00 um
[07/19 01:07:22    643s]   mean    (X+Y) =         0.00 um
[07/19 01:07:22    643s] Summary Report:
[07/19 01:07:22    643s] Instances move: 0 (out of 37963 movable)
[07/19 01:07:22    643s] Instances flipped: 0
[07/19 01:07:22    643s] Mean displacement: 0.00 um
[07/19 01:07:22    643s] Max displacement: 0.00 um 
[07/19 01:07:22    643s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:07:22    643s] Total instances moved : 0
[07/19 01:07:22    643s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.041, REAL:0.446, MEM:8831.4M, EPOCH TIME: 1752880042.884287
[07/19 01:07:22    643s] Total net bbox length = 1.125e+06 (5.527e+05 5.727e+05) (ext = 6.733e+04)
[07/19 01:07:22    643s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 8831.4MB
[07/19 01:07:22    643s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=8831.4MB) @(0:10:43 - 0:10:45).
[07/19 01:07:22    643s] *** Finished refinePlace (0:10:45 mem=8831.4M) ***
[07/19 01:07:22    643s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.6
[07/19 01:07:22    643s] OPERPROF: Finished Refine-Place at level 1, CPU:1.093, REAL:0.498, MEM:8831.4M, EPOCH TIME: 1752880042.900396
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:07:22    643s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:07:22    643s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8831.4M, EPOCH TIME: 1752880042.902224
[07/19 01:07:22    643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:07:22    643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:22    643s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.095, REAL:0.031, MEM:8863.4M, EPOCH TIME: 1752880042.932930
[07/19 01:07:22    643s]   ClockRefiner summary
[07/19 01:07:22    643s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:07:22    643s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:07:22    643s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:07:22    643s]   Restoring pStatusCts on 0 clock instances.
[07/19 01:07:22    643s]   Revert refine place priority changes on 0 instances.
[07/19 01:07:22    643s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:00.6)
[07/19 01:07:22    643s]   Stage::Updating netlist done. (took cpu=0:00:01.4 real=0:00:00.6)
[07/19 01:07:22    643s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.3 real=0:00:02.6)
[07/19 01:07:22    643s]   CCOpt::Phase::eGRPC...
[07/19 01:07:22    643s]   eGR Post Conditioning...
[07/19 01:07:22    643s]     Clock implementation routing...
[07/19 01:07:22    643s]       Leaving CCOpt scope - Routing Tools...
[07/19 01:07:22    643s] Net route status summary:
[07/19 01:07:22    643s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:22    643s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:22    643s]       Routing using eGR only...
[07/19 01:07:22    643s]         Early Global Route - eGR only step...
[07/19 01:07:22    643s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:07:22    643s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:07:23    643s] (ccopt eGR): Start to route 2 all nets
[07/19 01:07:23    643s] (I)      Running eGR regular flow
[07/19 01:07:23    643s] Running assign ptn pin
[07/19 01:07:23    643s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:07:23    643s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:07:23    643s] Running config msv constraints
[07/19 01:07:23    643s] Running pre-eGR process
[07/19 01:07:23    643s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:07:23    643s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:07:23    643s] [PSP]    Started Early Global Route ( Curr Mem: 7.92 MB )
[07/19 01:07:23    643s] (I)      Initializing eGR engine (clean)
[07/19 01:07:23    643s] Set min layer with design mode ( 1 )
[07/19 01:07:23    643s] Set max layer with design mode ( 7 )
[07/19 01:07:23    643s] (I)      clean place blk overflow:
[07/19 01:07:23    643s] (I)      H : enabled 1.00 0
[07/19 01:07:23    643s] (I)      V : enabled 1.00 0
[07/19 01:07:23    643s] (I)      Initializing eGR engine (clean)
[07/19 01:07:23    643s] Set min layer with design mode ( 1 )
[07/19 01:07:23    643s] Set max layer with design mode ( 7 )
[07/19 01:07:23    643s] (I)      clean place blk overflow:
[07/19 01:07:23    643s] (I)      H : enabled 1.00 0
[07/19 01:07:23    643s] (I)      V : enabled 1.00 0
[07/19 01:07:23    643s] [PSP]    Started Early Global Route kernel ( Curr Mem: 7.92 MB )
[07/19 01:07:23    643s] (I)      Running eGR Cong Clean flow
[07/19 01:07:23    643s] (I)      # wire layers (front) : 8
[07/19 01:07:23    643s] (I)      # wire layers (back)  : 0
[07/19 01:07:23    643s] (I)      min wire layer : 1
[07/19 01:07:23    643s] (I)      max wire layer : 7
[07/19 01:07:23    643s] (I)      # cut layers (front) : 7
[07/19 01:07:23    643s] (I)      # cut layers (back)  : 0
[07/19 01:07:23    643s] (I)      min cut layer : 1
[07/19 01:07:23    643s] (I)      max cut layer : 6
[07/19 01:07:23    643s] (I)      ================================= Layers =================================
[07/19 01:07:23    643s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:23    643s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:07:23    643s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:23    643s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:07:23    643s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:23    643s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:23    643s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:23    643s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:23    643s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:07:23    643s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:07:23    643s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:07:23    643s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:23    643s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:07:23    643s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:07:23    643s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:07:23    643s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:07:23    643s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:23    643s] (I)      Started Import and model ( Curr Mem: 7.92 MB )
[07/19 01:07:23    643s] (I)      == Non-default Options ==
[07/19 01:07:23    643s] (I)      Clean congestion better                            : true
[07/19 01:07:23    643s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:07:23    643s] (I)      Rerouting rounds                                   : 10
[07/19 01:07:23    643s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:07:23    643s] (I)      Layer constraints as soft constraints              : true
[07/19 01:07:23    643s] (I)      Soft top layer                                     : true
[07/19 01:07:23    643s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:07:23    643s] (I)      Better NDR handling                                : true
[07/19 01:07:23    643s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:07:23    643s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:07:23    643s] (I)      Block tracks for preroutes                         : true
[07/19 01:07:23    643s] (I)      Assign IRoute by net group key                     : true
[07/19 01:07:23    643s] (I)      Block unroutable channels                          : true
[07/19 01:07:23    643s] (I)      Block unroutable channels 3D                       : true
[07/19 01:07:23    643s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:07:23    643s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:07:23    643s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:07:23    643s] (I)      Skip must join for term with via pillar            : true
[07/19 01:07:23    643s] (I)      Model find APA for IO pin                          : true
[07/19 01:07:23    643s] (I)      On pin location for off pin term                   : true
[07/19 01:07:23    643s] (I)      Handle EOL spacing                                 : true
[07/19 01:07:23    643s] (I)      Merge PG vias by gap                               : true
[07/19 01:07:23    643s] (I)      Maximum routing layer                              : 7
[07/19 01:07:23    643s] (I)      Minimum routing layer                              : 1
[07/19 01:07:23    643s] (I)      Top routing layer                                  : 7
[07/19 01:07:23    643s] (I)      Bottom routing layer                               : 1
[07/19 01:07:23    643s] (I)      Ignore routing layer                               : true
[07/19 01:07:23    643s] (I)      Route selected nets only                           : true
[07/19 01:07:23    643s] (I)      Refine MST                                         : true
[07/19 01:07:23    643s] (I)      Honor PRL                                          : true
[07/19 01:07:23    643s] (I)      Strong congestion aware                            : true
[07/19 01:07:23    643s] (I)      Improved initial location for IRoutes              : true
[07/19 01:07:23    643s] (I)      Multi panel TA                                     : true
[07/19 01:07:23    643s] (I)      Penalize wire overlap                              : true
[07/19 01:07:23    643s] (I)      Expand small instance blockage                     : true
[07/19 01:07:23    643s] (I)      Reduce via in TA                                   : true
[07/19 01:07:23    643s] (I)      SS-aware routing                                   : true
[07/19 01:07:23    643s] (I)      Improve tree edge sharing                          : true
[07/19 01:07:23    643s] (I)      Improve 2D via estimation                          : true
[07/19 01:07:23    643s] (I)      Refine Steiner tree                                : true
[07/19 01:07:23    643s] (I)      Build spine tree                                   : true
[07/19 01:07:23    643s] (I)      Model pass through capacity                        : true
[07/19 01:07:23    643s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:07:23    643s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:07:23    643s] (I)      Consider pin shapes                                : true
[07/19 01:07:23    643s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:07:23    643s] (I)      Consider NR APA                                    : true
[07/19 01:07:23    643s] (I)      Consider IO pin shape                              : true
[07/19 01:07:23    643s] (I)      Fix pin connection bug                             : true
[07/19 01:07:23    643s] (I)      Consider layer RC for local wires                  : true
[07/19 01:07:23    643s] (I)      Honor layer constraint                             : true
[07/19 01:07:23    643s] (I)      Route to clock mesh pin                            : true
[07/19 01:07:23    643s] (I)      LA-aware pin escape length                         : 2
[07/19 01:07:23    643s] (I)      Connect multiple ports                             : true
[07/19 01:07:23    643s] (I)      Split for must join                                : true
[07/19 01:07:23    643s] (I)      Number of threads                                  : 8
[07/19 01:07:23    643s] (I)      Routing effort level                               : 10000
[07/19 01:07:23    643s] (I)      Prefer layer length threshold                      : 8
[07/19 01:07:23    643s] (I)      Overflow penalty cost                              : 10
[07/19 01:07:23    643s] (I)      A-star cost                                        : 0.300000
[07/19 01:07:23    643s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:07:23    643s] (I)      Threshold for short IRoute                         : 6
[07/19 01:07:23    643s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:07:23    643s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:07:23    643s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:07:23    643s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:07:23    643s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:07:23    643s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:07:23    643s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:07:23    643s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:07:23    643s] (I)      PG-aware similar topology routing                  : true
[07/19 01:07:23    643s] (I)      Maze routing via cost fix                          : true
[07/19 01:07:23    643s] (I)      Apply PRL on PG terms                              : true
[07/19 01:07:23    643s] (I)      Apply PRL on obs objects                           : true
[07/19 01:07:23    643s] (I)      Handle range-type spacing rules                    : true
[07/19 01:07:23    643s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:07:23    643s] (I)      Parallel spacing query fix                         : true
[07/19 01:07:23    643s] (I)      Force source to root IR                            : true
[07/19 01:07:23    643s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:07:23    643s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:07:23    643s] (I)      Route tie net to shape                             : auto
[07/19 01:07:23    643s] (I)      Do not relax to DPT layer                          : true
[07/19 01:07:23    643s] (I)      No DPT in post routing                             : true
[07/19 01:07:23    643s] (I)      Modeling PG via merging fix                        : true
[07/19 01:07:23    643s] (I)      Shield aware TA                                    : true
[07/19 01:07:23    643s] (I)      Strong shield aware TA                             : true
[07/19 01:07:23    643s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:07:23    643s] (I)      Post routing fix                                   : true
[07/19 01:07:23    643s] (I)      Strong post routing                                : true
[07/19 01:07:23    643s] (I)      Violation on path threshold                        : 1
[07/19 01:07:23    643s] (I)      Pass through capacity modeling                     : true
[07/19 01:07:23    643s] (I)      Read layer and via RC                              : true
[07/19 01:07:23    643s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:07:23    643s] (I)      Select term pin box for io pin                     : true
[07/19 01:07:23    643s] (I)      Penalize NDR sharing                               : true
[07/19 01:07:23    643s] (I)      Enable special modeling                            : false
[07/19 01:07:23    643s] (I)      Keep fixed segments                                : true
[07/19 01:07:23    643s] (I)      Reorder net groups by key                          : true
[07/19 01:07:23    643s] (I)      Increase net scenic ratio                          : true
[07/19 01:07:23    643s] (I)      Method to set GCell size                           : row
[07/19 01:07:23    643s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:07:23    643s] (I)      Avoid high resistance layers                       : true
[07/19 01:07:23    643s] (I)      Segment length threshold                           : 1
[07/19 01:07:23    643s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:07:23    643s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:07:23    643s] (I)      Use track pitch for NDR                            : true
[07/19 01:07:23    643s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:07:23    643s] (I)      Handle non-default track width                     : false
[07/19 01:07:23    643s] (I)      Block unroutable channels fix                      : true
[07/19 01:07:23    643s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:07:23    643s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:07:23    643s] (I)      ============== Pin Summary ==============
[07/19 01:07:23    643s] (I)      +-------+--------+---------+------------+
[07/19 01:07:23    643s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:07:23    643s] (I)      +-------+--------+---------+------------+
[07/19 01:07:23    643s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:07:23    643s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:07:23    643s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:07:23    643s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:07:23    643s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:07:23    643s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:07:23    643s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:07:23    643s] (I)      +-------+--------+---------+------------+
[07/19 01:07:23    643s] (I)      Custom ignore net properties:
[07/19 01:07:23    643s] (I)      1 : NotLegal
[07/19 01:07:23    643s] (I)      2 : NotSelected
[07/19 01:07:23    643s] (I)      Default ignore net properties:
[07/19 01:07:23    643s] (I)      1 : Special
[07/19 01:07:23    643s] (I)      2 : Analog
[07/19 01:07:23    643s] (I)      3 : Fixed
[07/19 01:07:23    643s] (I)      4 : Skipped
[07/19 01:07:23    643s] (I)      5 : MixedSignal
[07/19 01:07:23    643s] (I)      Prerouted net properties:
[07/19 01:07:23    643s] (I)      1 : NotLegal
[07/19 01:07:23    643s] (I)      2 : Special
[07/19 01:07:23    643s] (I)      3 : Analog
[07/19 01:07:23    643s] (I)      4 : Fixed
[07/19 01:07:23    643s] (I)      5 : Skipped
[07/19 01:07:23    643s] (I)      6 : MixedSignal
[07/19 01:07:23    643s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:07:23    643s] (I)      Use row-based GCell size
[07/19 01:07:23    643s] (I)      Use row-based GCell align
[07/19 01:07:23    643s] (I)      layer 0 area = 90000
[07/19 01:07:23    643s] (I)      layer 1 area = 144000
[07/19 01:07:23    643s] (I)      layer 2 area = 144000
[07/19 01:07:23    643s] (I)      layer 3 area = 144000
[07/19 01:07:23    643s] (I)      layer 4 area = 144000
[07/19 01:07:23    643s] (I)      layer 5 area = 0
[07/19 01:07:23    643s] (I)      layer 6 area = 0
[07/19 01:07:23    643s] (I)      GCell unit size   : 3780
[07/19 01:07:23    643s] (I)      GCell multiplier  : 1
[07/19 01:07:23    643s] (I)      GCell row height  : 3780
[07/19 01:07:23    643s] (I)      Actual row height : 3780
[07/19 01:07:23    643s] (I)      GCell align ref   : 425480 425420
[07/19 01:07:23    643s] [NR-eGR] Track table information for default rule: 
[07/19 01:07:23    643s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:07:23    643s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:07:23    643s] (I)      ================ Default via =================
[07/19 01:07:23    643s] (I)      +---+-------------------+--------------------+
[07/19 01:07:23    643s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:07:23    643s] (I)      +---+-------------------+--------------------+
[07/19 01:07:23    643s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:07:23    643s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:07:23    643s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:07:23    643s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:07:23    643s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:07:23    643s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:07:23    643s] (I)      +---+-------------------+--------------------+
[07/19 01:07:23    643s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:07:23    644s] [NR-eGR] Read 53381 PG shapes
[07/19 01:07:23    644s] [NR-eGR] Read 0 clock shapes
[07/19 01:07:23    644s] [NR-eGR] Read 0 other shapes
[07/19 01:07:23    644s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:07:23    644s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:07:23    644s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:07:23    644s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:07:23    644s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:07:23    644s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:07:23    644s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:07:23    644s] [NR-eGR] #Other Blockages    : 0
[07/19 01:07:23    644s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:07:23    644s] [NR-eGR] #prerouted nets         : 0
[07/19 01:07:23    644s] [NR-eGR] #prerouted special nets : 0
[07/19 01:07:23    644s] [NR-eGR] #prerouted wires        : 0
[07/19 01:07:23    644s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:07:23    644s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:07:23    644s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:07:23    644s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:07:23    644s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:07:23    644s] [NR-eGR] #via pillars        : 0
[07/19 01:07:23    644s] [NR-eGR] #must join all port : 0
[07/19 01:07:23    644s] [NR-eGR] #multiple ports     : 0
[07/19 01:07:23    644s] [NR-eGR] #has must join      : 0
[07/19 01:07:23    644s] (I)      handle routing halo
[07/19 01:07:23    644s] (I)      Reading macro buffers
[07/19 01:07:23    644s] (I)      Number of macro buffers: 0
[07/19 01:07:23    644s] (I)      ============ RC Report:  =============
[07/19 01:07:23    644s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:07:23    644s] (I)      --------------------------------------
[07/19 01:07:23    644s] (I)          Metal1         0.844        0.235 
[07/19 01:07:23    644s] (I)          Metal2         0.515        0.266 
[07/19 01:07:23    644s] (I)          Metal3         0.515        0.254 
[07/19 01:07:23    644s] (I)          Metal4         0.515        0.266 
[07/19 01:07:23    644s] (I)          Metal5         0.515        0.254 
[07/19 01:07:23    644s] (I)       TopMetal1         0.013        0.320 
[07/19 01:07:23    644s] (I)       TopMetal2         0.007        0.307 
[07/19 01:07:23    644s] (I)      ============ RC Report:  =============
[07/19 01:07:23    644s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:07:23    644s] (I)      --------------------------------------
[07/19 01:07:23    644s] (I)          Metal1         0.844        0.158 
[07/19 01:07:23    644s] (I)          Metal2         0.515        0.180 
[07/19 01:07:23    644s] (I)          Metal3         0.515        0.172 
[07/19 01:07:23    644s] (I)          Metal4         0.515        0.180 
[07/19 01:07:23    644s] (I)          Metal5         0.515        0.172 
[07/19 01:07:23    644s] (I)       TopMetal1         0.013        0.304 
[07/19 01:07:23    644s] (I)       TopMetal2         0.007        0.243 
[07/19 01:07:23    644s] (I)      early_global_route_priority property id does not exist.
[07/19 01:07:23    644s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:07:23    644s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:07:23    644s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:07:23    644s] (I)      Moved 1 terms for better access 
[07/19 01:07:23    644s] (I)      Number of ignored nets                =  38095
[07/19 01:07:23    644s] (I)      Number of connected nets              =      0
[07/19 01:07:23    644s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:07:23    644s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:07:23    644s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:07:23    644s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:07:23    644s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:07:23    644s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:07:23    644s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:07:23    644s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:07:23    644s] (I)      Ndr track 0 does not exist
[07/19 01:07:23    644s] (I)      Ndr track 0 does not exist
[07/19 01:07:23    644s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:07:23    644s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:07:23    644s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:07:23    644s] (I)      Site width          :   480  (dbu)
[07/19 01:07:23    644s] (I)      Row height          :  3780  (dbu)
[07/19 01:07:23    644s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:07:23    644s] (I)      GCell width         :  3780  (dbu)
[07/19 01:07:23    644s] (I)      GCell height        :  3780  (dbu)
[07/19 01:07:23    644s] (I)      Grid                :   491   516     7
[07/19 01:07:23    644s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:07:23    644s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:07:23    644s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:07:23    644s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:07:23    644s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:07:23    644s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:07:23    644s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:07:23    644s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:07:23    644s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:07:23    644s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:07:23    644s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:07:23    644s] (I)      --------------------------------------------------------
[07/19 01:07:23    644s] 
[07/19 01:07:23    644s] [NR-eGR] ============ Routing rule table ============
[07/19 01:07:23    644s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:07:23    644s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:07:23    644s] [NR-eGR] ========================================
[07/19 01:07:23    644s] [NR-eGR] 
[07/19 01:07:23    644s] (I)      ==== NDR : (Default) ====
[07/19 01:07:23    644s] (I)      +--------------+--------+
[07/19 01:07:23    644s] (I)      |           ID |      0 |
[07/19 01:07:23    644s] (I)      |      Default |    yes |
[07/19 01:07:23    644s] (I)      |  Clk Special |     no |
[07/19 01:07:23    644s] (I)      | Hard spacing |     no |
[07/19 01:07:23    644s] (I)      |    NDR track | (none) |
[07/19 01:07:23    644s] (I)      |      NDR via | (none) |
[07/19 01:07:23    644s] (I)      |  Extra space |      0 |
[07/19 01:07:23    644s] (I)      |      Shields |      0 |
[07/19 01:07:23    644s] (I)      |   Demand (H) |      1 |
[07/19 01:07:23    644s] (I)      |   Demand (V) |      1 |
[07/19 01:07:23    644s] (I)      |        #Nets |      1 |
[07/19 01:07:23    644s] (I)      +--------------+--------+
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      ======== NDR :  =========
[07/19 01:07:23    644s] (I)      +--------------+--------+
[07/19 01:07:23    644s] (I)      |           ID |      1 |
[07/19 01:07:23    644s] (I)      |      Default |     no |
[07/19 01:07:23    644s] (I)      |  Clk Special |     no |
[07/19 01:07:23    644s] (I)      | Hard spacing |     no |
[07/19 01:07:23    644s] (I)      |    NDR track | (none) |
[07/19 01:07:23    644s] (I)      |      NDR via | (none) |
[07/19 01:07:23    644s] (I)      |  Extra space |      1 |
[07/19 01:07:23    644s] (I)      |      Shields |      0 |
[07/19 01:07:23    644s] (I)      |   Demand (H) |      2 |
[07/19 01:07:23    644s] (I)      |   Demand (V) |      2 |
[07/19 01:07:23    644s] (I)      |        #Nets |      1 |
[07/19 01:07:23    644s] (I)      +--------------+--------+
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:07:23    644s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:23    644s] (I)      =============== Blocked Tracks ===============
[07/19 01:07:23    644s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:23    644s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:07:23    644s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:23    644s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:07:23    644s] (I)      |     2 | 2280204 |   958277 |        42.03% |
[07/19 01:07:23    644s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:07:23    644s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:07:23    644s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:07:23    644s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:07:23    644s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:07:23    644s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:23    644s] (I)      Finished Import and model ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 7.95 MB )
[07/19 01:07:23    644s] (I)      Delete wires for 2 nets (async)
[07/19 01:07:23    644s] (I)      Reset routing kernel
[07/19 01:07:23    644s] (I)      Started Global Routing ( Curr Mem: 7.95 MB )
[07/19 01:07:23    644s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:07:23    644s] (I)      ================== Net Group Info ===================
[07/19 01:07:23    644s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:23    644s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:07:23    644s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:23    644s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:07:23    644s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:07:23    644s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:23    644s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:07:23    644s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:07:23    644s] (I)      init route region map
[07/19 01:07:23    644s] (I)      #blocked GCells = 119629
[07/19 01:07:23    644s] (I)      #regions = 864
[07/19 01:07:23    644s] (I)      init safety region map
[07/19 01:07:23    644s] (I)      #blocked GCells = 119629
[07/19 01:07:23    644s] (I)      #regions = 864
[07/19 01:07:23    644s] (I)      Adjusted 0 GCells for pin access
[07/19 01:07:23    644s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1a Route ============
[07/19 01:07:23    644s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1b Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1c Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1d Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1e Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1f Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1g Route ============
[07/19 01:07:23    644s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:23    644s] (I)      #Nets         : 1
[07/19 01:07:23    644s] (I)      #Relaxed nets : 0
[07/19 01:07:23    644s] (I)      Wire length   : 913
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1h Route ============
[07/19 01:07:23    644s] (I)      Usage: 916 = (435 H, 481 V) = (0.04% H, 0.06% V) = (1.644e+03um H, 1.818e+03um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1l Route ============
[07/19 01:07:23    644s] (I)      total 2D Cap : 4986996 = (2495080 H, 2491916 V)
[07/19 01:07:23    644s] (I)      total 2D Demand : 1913 = (937 H, 976 V)
[07/19 01:07:23    644s] (I)      init route region map
[07/19 01:07:23    644s] (I)      #blocked GCells = 72177
[07/19 01:07:23    644s] (I)      #regions = 145
[07/19 01:07:23    644s] (I)      init safety region map
[07/19 01:07:23    644s] (I)      #blocked GCells = 72177
[07/19 01:07:23    644s] (I)      #regions = 145
[07/19 01:07:23    644s] (I)      Adjusted 29 GCells for pin access
[07/19 01:07:23    644s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1a Route ============
[07/19 01:07:23    644s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 101
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1b Route ============
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:07:23    644s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:07:23    644s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1c Route ============
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1d Route ============
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1e Route ============
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1f Route ============
[07/19 01:07:23    644s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1g Route ============
[07/19 01:07:23    644s] (I)      Usage: 10778 = (4285 H, 6493 V) = (0.17% H, 0.26% V) = (1.620e+04um H, 2.454e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1h Route ============
[07/19 01:07:23    644s] (I)      Usage: 10786 = (4310 H, 6476 V) = (0.17% H, 0.26% V) = (1.629e+04um H, 2.448e+04um V)
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] (I)      ============  Phase 1l Route ============
[07/19 01:07:23    644s] (I)      
[07/19 01:07:23    644s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:07:23    644s] [NR-eGR]                        OverCon            
[07/19 01:07:23    644s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:07:23    644s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:07:23    644s] [NR-eGR] ----------------------------------------------
[07/19 01:07:23    644s] [NR-eGR]  Metal1 ( 1)         9( 0.01%)   ( 0.01%) 
[07/19 01:07:23    644s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR] ----------------------------------------------
[07/19 01:07:23    644s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[07/19 01:07:23    644s] [NR-eGR] 
[07/19 01:07:23    644s] (I)      Finished Global Routing ( CPU: 0.23 sec, Real: 0.22 sec, Curr Mem: 7.96 MB )
[07/19 01:07:23    644s] (I)      Updating congestion map
[07/19 01:07:23    644s] (I)      total 2D Cap : 5041750 = (2523049 H, 2518701 V)
[07/19 01:07:23    644s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:07:23    644s] (I)      Running track assignment and export wires
[07/19 01:07:23    644s] (I)      ============= Track Assignment ============
[07/19 01:07:23    644s] (I)      Started Track Assignment (8T) ( Curr Mem: 7.94 MB )
[07/19 01:07:23    644s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:07:23    644s] (I)      Run Multi-thread track assignment
[07/19 01:07:23    644s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 8.00 MB )
[07/19 01:07:23    644s] (I)      Started Export ( Curr Mem: 8.00 MB )
[07/19 01:07:23    644s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:07:23    644s] [NR-eGR] Total eGR-routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:23    644s] [NR-eGR] Report for selected net(s) only.
[07/19 01:07:23    644s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------
[07/19 01:07:23    644s] [NR-eGR]  Metal1     (1V)          6594   5843 
[07/19 01:07:23    644s] [NR-eGR]  Metal2     (2H)         15273   4615 
[07/19 01:07:23    644s] [NR-eGR]  Metal3     (3V)         19417    110 
[07/19 01:07:23    644s] [NR-eGR]  Metal4     (4H)          1872      0 
[07/19 01:07:23    644s] [NR-eGR]  Metal5     (5V)             0      0 
[07/19 01:07:23    644s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:07:23    644s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------
[07/19 01:07:23    644s] [NR-eGR]             Total        43155  10568 
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:23    644s] [NR-eGR] Total half perimeter of net bounding box: 4365um
[07/19 01:07:23    644s] [NR-eGR] Total length: 43155um, number of vias: 10568
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:23    644s] [NR-eGR] Total routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:23    644s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:07:23    644s] [NR-eGR] ---------------------------------------
[07/19 01:07:23    644s] [NR-eGR]  Metal1     (1V)        114370  123072 
[07/19 01:07:23    644s] [NR-eGR]  Metal2     (2H)        534081   81084 
[07/19 01:07:23    644s] [NR-eGR]  Metal3     (3V)        510357    5173 
[07/19 01:07:23    644s] [NR-eGR]  Metal4     (4H)         96804    1826 
[07/19 01:07:23    644s] [NR-eGR]  Metal5     (5V)         53965       0 
[07/19 01:07:23    644s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:07:23    644s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:07:23    644s] [NR-eGR] ---------------------------------------
[07/19 01:07:23    644s] [NR-eGR]             Total      1309578  211155 
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:23    644s] [NR-eGR] Total half perimeter of net bounding box: 1125356um
[07/19 01:07:23    644s] [NR-eGR] Total length: 1309578um, number of vias: 211155
[07/19 01:07:23    644s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:24    644s] (I)      == Layer wire length by net rule ==
[07/19 01:07:24    644s] (I)                           Default 
[07/19 01:07:24    644s] (I)      -----------------------------
[07/19 01:07:24    644s] (I)       Metal1     (1V)    114370um 
[07/19 01:07:24    644s] (I)       Metal2     (2H)    534081um 
[07/19 01:07:24    644s] (I)       Metal3     (3V)    510357um 
[07/19 01:07:24    644s] (I)       Metal4     (4H)     96804um 
[07/19 01:07:24    644s] (I)       Metal5     (5V)     53965um 
[07/19 01:07:24    644s] (I)       TopMetal1  (6H)         0um 
[07/19 01:07:24    644s] (I)       TopMetal2  (7V)         0um 
[07/19 01:07:24    644s] (I)      -----------------------------
[07/19 01:07:24    644s] (I)                  Total  1309578um 
[07/19 01:07:24    644s] (I)      == Layer via count by net rule ==
[07/19 01:07:24    644s] (I)                         Default 
[07/19 01:07:24    644s] (I)      ---------------------------
[07/19 01:07:24    644s] (I)       Metal1     (1V)    123072 
[07/19 01:07:24    644s] (I)       Metal2     (2H)     81084 
[07/19 01:07:24    644s] (I)       Metal3     (3V)      5173 
[07/19 01:07:24    644s] (I)       Metal4     (4H)      1826 
[07/19 01:07:24    644s] (I)       Metal5     (5V)         0 
[07/19 01:07:24    644s] (I)       TopMetal1  (6H)         0 
[07/19 01:07:24    644s] (I)       TopMetal2  (7V)         0 
[07/19 01:07:24    644s] (I)      ---------------------------
[07/19 01:07:24    644s] (I)                  Total   211155 
[07/19 01:07:24    644s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.13 sec, Curr Mem: 7.99 MB )
[07/19 01:07:24    644s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:24    644s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.13 sec, Real: 1.01 sec, Curr Mem: 7.99 MB )
[07/19 01:07:24    644s] [NR-eGR] Finished Early Global Route ( CPU: 1.14 sec, Real: 1.01 sec, Curr Mem: 7.92 MB )
[07/19 01:07:24    644s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:07:24    644s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:07:24    644s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:07:24    644s] (I)       Early Global Route                             100.00%  1295.42 sec  1296.43 sec  1.01 sec  1.14 sec 
[07/19 01:07:24    644s] (I)       +-Early Global Route kernel                     99.29%  1295.42 sec  1296.43 sec  1.01 sec  1.13 sec 
[07/19 01:07:24    644s] (I)       | +-Import and model                            55.11%  1295.42 sec  1295.98 sec  0.56 sec  0.56 sec 
[07/19 01:07:24    644s] (I)       | | +-Create place DB                           11.98%  1295.42 sec  1295.55 sec  0.12 sec  0.12 sec 
[07/19 01:07:24    644s] (I)       | | | +-Import place data                       11.97%  1295.42 sec  1295.55 sec  0.12 sec  0.12 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read instances and placement           2.85%  1295.42 sec  1295.45 sec  0.03 sec  0.03 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read nets                              8.95%  1295.45 sec  1295.54 sec  0.09 sec  0.09 sec 
[07/19 01:07:24    644s] (I)       | | +-Create route DB                           41.52%  1295.55 sec  1295.97 sec  0.42 sec  0.42 sec 
[07/19 01:07:24    644s] (I)       | | | +-Import route data (8T)                  41.45%  1295.55 sec  1295.97 sec  0.42 sec  0.42 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read blockages ( Layer 1-7 )          14.19%  1295.60 sec  1295.74 sec  0.14 sec  0.15 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read routing blockages               0.00%  1295.60 sec  1295.60 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read bump blockages                  0.00%  1295.60 sec  1295.60 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read instance blockages             13.18%  1295.60 sec  1295.73 sec  0.13 sec  0.13 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read PG blockages                    0.64%  1295.73 sec  1295.74 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  1295.73 sec  1295.73 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read clock blockages                 0.00%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read other blockages                 0.00%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read halo blockages                  0.06%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read blackboxes                        0.00%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read prerouted                         0.02%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Read nets                              0.06%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Set up via pillars                     0.05%  1295.74 sec  1295.74 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Set up RC info                         0.06%  1295.74 sec  1295.75 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Initialize 3D grid graph               0.99%  1295.75 sec  1295.76 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Model blockage capacity               19.54%  1295.76 sec  1295.96 sec  0.20 sec  0.20 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Initialize 3D capacity              18.67%  1295.76 sec  1295.95 sec  0.19 sec  0.19 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Move terms for access (8T)             0.23%  1295.96 sec  1295.97 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Read aux data                              0.00%  1295.97 sec  1295.97 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Others data preparation                    0.00%  1295.97 sec  1295.97 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Create route kernel                        0.92%  1295.97 sec  1295.98 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | +-Global Routing                              21.36%  1295.98 sec  1296.20 sec  0.22 sec  0.23 sec 
[07/19 01:07:24    644s] (I)       | | +-Initialization                             0.44%  1295.98 sec  1295.99 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Net group 1                                6.50%  1295.99 sec  1296.06 sec  0.07 sec  0.08 sec 
[07/19 01:07:24    644s] (I)       | | | +-Generate topology (8T)                   0.05%  1295.99 sec  1295.99 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1a                                 0.49%  1296.03 sec  1296.04 sec  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Pattern routing (8T)                   0.20%  1296.03 sec  1296.03 sec  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  1296.03 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1b                                 0.49%  1296.04 sec  1296.04 sec  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Monotonic routing (8T)                 0.41%  1296.04 sec  1296.04 sec  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1c                                 0.00%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1d                                 0.00%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1e                                 0.08%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Route legalization                     0.01%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1f                                 0.00%  1296.04 sec  1296.04 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1g                                 0.62%  1296.04 sec  1296.05 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Post Routing                           0.61%  1296.04 sec  1296.05 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1h                                 0.37%  1296.05 sec  1296.05 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Post Routing                           0.36%  1296.05 sec  1296.05 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1l                                 0.28%  1296.05 sec  1296.06 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Layer assignment (8T)                  0.14%  1296.05 sec  1296.05 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Net group 2                               13.12%  1296.06 sec  1296.19 sec  0.13 sec  0.14 sec 
[07/19 01:07:24    644s] (I)       | | | +-Generate topology (8T)                   1.17%  1296.06 sec  1296.07 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1a                                 1.12%  1296.12 sec  1296.13 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Pattern routing (8T)                   0.15%  1296.12 sec  1296.13 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  1296.13 sec  1296.13 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Add via demand to 2D                   0.49%  1296.13 sec  1296.13 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1b                                 0.50%  1296.13 sec  1296.14 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Monotonic routing (8T)                 0.25%  1296.13 sec  1296.14 sec  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1c                                 0.00%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1d                                 0.00%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1e                                 0.11%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Route legalization                     0.02%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1f                                 0.00%  1296.14 sec  1296.14 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1g                                 0.98%  1296.14 sec  1296.15 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Post Routing                           0.98%  1296.14 sec  1296.15 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1h                                 0.50%  1296.15 sec  1296.16 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Post Routing                           0.49%  1296.15 sec  1296.16 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | | +-Phase 1l                                 3.07%  1296.16 sec  1296.19 sec  0.03 sec  0.03 sec 
[07/19 01:07:24    644s] (I)       | | | | +-Layer assignment (8T)                  0.79%  1296.17 sec  1296.18 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | +-Export cong map                              4.26%  1296.20 sec  1296.24 sec  0.04 sec  0.04 sec 
[07/19 01:07:24    644s] (I)       | | +-Export 2D cong map                         1.28%  1296.23 sec  1296.24 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | +-Extract Global 3D Wires                      0.03%  1296.25 sec  1296.25 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | +-Track Assignment (8T)                        5.13%  1296.25 sec  1296.30 sec  0.05 sec  0.10 sec 
[07/19 01:07:24    644s] (I)       | | +-Initialization                             0.00%  1296.25 sec  1296.25 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Track Assignment Kernel                    4.93%  1296.25 sec  1296.30 sec  0.05 sec  0.10 sec 
[07/19 01:07:24    644s] (I)       | | +-Free Memory                                0.00%  1296.30 sec  1296.30 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | +-Export                                      12.76%  1296.30 sec  1296.43 sec  0.13 sec  0.19 sec 
[07/19 01:07:24    644s] (I)       | | +-Export DB wires                            1.46%  1296.30 sec  1296.31 sec  0.01 sec  0.02 sec 
[07/19 01:07:24    644s] (I)       | | | +-Export all nets (8T)                     1.38%  1296.30 sec  1296.31 sec  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)       | | | +-Set wire vias (8T)                       0.05%  1296.31 sec  1296.31 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | | +-Report wirelength                          9.54%  1296.31 sec  1296.41 sec  0.10 sec  0.10 sec 
[07/19 01:07:24    644s] (I)       | | +-Update net boxes                           1.71%  1296.41 sec  1296.43 sec  0.02 sec  0.08 sec 
[07/19 01:07:24    644s] (I)       | | +-Update timing                              0.00%  1296.43 sec  1296.43 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)       | +-Postprocess design                           0.07%  1296.43 sec  1296.43 sec  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)      ======================= Summary by functions ========================
[07/19 01:07:24    644s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:07:24    644s] (I)      ---------------------------------------------------------------------
[07/19 01:07:24    644s] (I)        0  Early Global Route                  100.00%  1.01 sec  1.14 sec 
[07/19 01:07:24    644s] (I)        1  Early Global Route kernel            99.29%  1.01 sec  1.13 sec 
[07/19 01:07:24    644s] (I)        2  Import and model                     55.11%  0.56 sec  0.56 sec 
[07/19 01:07:24    644s] (I)        2  Global Routing                       21.36%  0.22 sec  0.23 sec 
[07/19 01:07:24    644s] (I)        2  Export                               12.76%  0.13 sec  0.19 sec 
[07/19 01:07:24    644s] (I)        2  Track Assignment (8T)                 5.13%  0.05 sec  0.10 sec 
[07/19 01:07:24    644s] (I)        2  Export cong map                       4.26%  0.04 sec  0.04 sec 
[07/19 01:07:24    644s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        3  Create route DB                      41.52%  0.42 sec  0.42 sec 
[07/19 01:07:24    644s] (I)        3  Net group 2                          13.12%  0.13 sec  0.14 sec 
[07/19 01:07:24    644s] (I)        3  Create place DB                      11.98%  0.12 sec  0.12 sec 
[07/19 01:07:24    644s] (I)        3  Report wirelength                     9.54%  0.10 sec  0.10 sec 
[07/19 01:07:24    644s] (I)        3  Net group 1                           6.50%  0.07 sec  0.08 sec 
[07/19 01:07:24    644s] (I)        3  Track Assignment Kernel               4.93%  0.05 sec  0.10 sec 
[07/19 01:07:24    644s] (I)        3  Update net boxes                      1.71%  0.02 sec  0.08 sec 
[07/19 01:07:24    644s] (I)        3  Export DB wires                       1.46%  0.01 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        3  Export 2D cong map                    1.28%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        3  Create route kernel                   0.92%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        3  Initialization                        0.44%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        4  Import route data (8T)               41.45%  0.42 sec  0.42 sec 
[07/19 01:07:24    644s] (I)        4  Import place data                    11.97%  0.12 sec  0.12 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1l                              3.35%  0.03 sec  0.03 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1a                              1.61%  0.02 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1g                              1.61%  0.02 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        4  Export all nets (8T)                  1.38%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        4  Generate topology (8T)                1.22%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1b                              1.00%  0.01 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1h                              0.87%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        4  Set wire vias (8T)                    0.05%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Model blockage capacity              19.54%  0.20 sec  0.20 sec 
[07/19 01:07:24    644s] (I)        5  Read blockages ( Layer 1-7 )         14.19%  0.14 sec  0.15 sec 
[07/19 01:07:24    644s] (I)        5  Read nets                             9.01%  0.09 sec  0.09 sec 
[07/19 01:07:24    644s] (I)        5  Read instances and placement          2.85%  0.03 sec  0.03 sec 
[07/19 01:07:24    644s] (I)        5  Post Routing                          2.44%  0.02 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        5  Initialize 3D grid graph              0.99%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        5  Layer assignment (8T)                 0.93%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        5  Monotonic routing (8T)                0.66%  0.01 sec  0.02 sec 
[07/19 01:07:24    644s] (I)        5  Pattern Routing Avoiding Blockages    0.50%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        5  Add via demand to 2D                  0.49%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Pattern routing (8T)                  0.35%  0.00 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        5  Move terms for access (8T)            0.23%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Initialize 3D capacity               18.67%  0.19 sec  0.19 sec 
[07/19 01:07:24    644s] (I)        6  Read instance blockages              13.18%  0.13 sec  0.13 sec 
[07/19 01:07:24    644s] (I)        6  Read PG blockages                     0.64%  0.01 sec  0.01 sec 
[07/19 01:07:24    644s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.00 sec 
[07/19 01:07:24    644s] Running post-eGR process
[07/19 01:07:24    644s]         Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:01.1)
[07/19 01:07:24    644s]       Routing using eGR only done.
[07/19 01:07:24    644s] Net route status summary:
[07/19 01:07:24    644s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:24    644s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:24    644s] 
[07/19 01:07:24    644s] CCOPT: Done with clock implementation routing.
[07/19 01:07:24    644s] 
[07/19 01:07:24    644s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.2)
[07/19 01:07:24    644s]     Clock implementation routing done.
[07/19 01:07:24    644s]     Leaving CCOpt scope - extractRC...
[07/19 01:07:24    644s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:07:24    644s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:07:24    644s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:07:24    644s] RC Extraction called in multi-corner(2) mode.
[07/19 01:07:24    644s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:07:24    644s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:07:24    644s] RCMode: PreRoute
[07/19 01:07:24    644s]       RC Corner Indexes            0       1   
[07/19 01:07:24    644s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:07:24    644s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:24    644s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:24    644s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:24    644s] Shrink Factor                : 1.00000
[07/19 01:07:24    644s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:07:24    644s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:24    645s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:07:24    645s] eee: pegSigSF=1.070000
[07/19 01:07:24    645s] Initializing multi-corner resistance tables ...
[07/19 01:07:24    645s] eee: Grid unit RC data computation started
[07/19 01:07:24    645s] eee: Grid unit RC data computation completed
[07/19 01:07:24    645s] eee: l=1 avDens=0.043485 usedTrk=3124.226721 availTrk=71845.750989 sigTrk=3124.226721
[07/19 01:07:24    645s] eee: l=2 avDens=0.146662 usedTrk=14352.071423 availTrk=97857.988626 sigTrk=14352.071423
[07/19 01:07:24    645s] eee: l=3 avDens=0.128722 usedTrk=15590.237571 availTrk=121115.830542 sigTrk=15590.237571
[07/19 01:07:24    645s] eee: l=4 avDens=0.034235 usedTrk=4452.190508 availTrk=130048.875575 sigTrk=4452.190508
[07/19 01:07:24    645s] eee: l=5 avDens=0.035954 usedTrk=3517.842065 availTrk=97843.278109 sigTrk=3517.842065
[07/19 01:07:24    645s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:07:24    645s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:07:24    645s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:07:24    645s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:07:24    645s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.307110 uaWl=1.000000 uaWlH=0.117600 aWlH=0.000000 lMod=0 pMax=0.820100 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:07:24    645s] eee: NetCapCache creation started. (Current Mem: 8863.430M) 
[07/19 01:07:24    645s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 8863.430M) 
[07/19 01:07:24    645s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:07:24    645s] eee: Metal Layers Info:
[07/19 01:07:24    645s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:24    645s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:07:24    645s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:24    645s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:07:24    645s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:24    645s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:24    645s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:24    645s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:24    645s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:07:24    645s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:07:24    645s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:24    645s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:07:24    645s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:07:24    645s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:07:24    645s] eee: +----------------------------------------------------+
[07/19 01:07:24    645s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:07:24    645s] eee: +----------------------------------------------------+
[07/19 01:07:24    645s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:07:24    645s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:07:24    645s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:07:24    645s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:07:24    645s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:07:24    645s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:07:24    645s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:07:24    645s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 8863.430M)
[07/19 01:07:24    645s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:07:24    645s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:07:24    645s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:24    645s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 01:07:24    645s] OPERPROF: Starting DPlace-Init at level 1, MEM:8863.4M, EPOCH TIME: 1752880044.438201
[07/19 01:07:24    645s] Processing tracks to init pin-track alignment.
[07/19 01:07:24    645s] z: 1, totalTracks: 1
[07/19 01:07:24    645s] z: 3, totalTracks: 1
[07/19 01:07:24    645s] z: 5, totalTracks: 1
[07/19 01:07:24    645s] z: 7, totalTracks: 1
[07/19 01:07:24    645s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:24    645s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8863.4M, EPOCH TIME: 1752880044.453871
[07/19 01:07:24    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] 
[07/19 01:07:24    645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:24    645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:24    645s] OPERPROF:     Starting CMU at level 3, MEM:8863.4M, EPOCH TIME: 1752880044.464103
[07/19 01:07:24    645s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8863.4M, EPOCH TIME: 1752880044.465913
[07/19 01:07:24    645s] 
[07/19 01:07:24    645s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:07:24    645s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.014, MEM:8863.4M, EPOCH TIME: 1752880044.468293
[07/19 01:07:24    645s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8863.4M, EPOCH TIME: 1752880044.468339
[07/19 01:07:24    645s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8863.4M, EPOCH TIME: 1752880044.468508
[07/19 01:07:24    645s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=8863.4MB).
[07/19 01:07:24    645s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:8863.4M, EPOCH TIME: 1752880044.472263
[07/19 01:07:24    645s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]     Legalizer reserving space for clock trees
[07/19 01:07:24    645s]     Calling post conditioning for eGRPC...
[07/19 01:07:24    645s]       eGRPC...
[07/19 01:07:24    645s]         eGRPC active optimizations:
[07/19 01:07:24    645s]          - Move Down
[07/19 01:07:24    645s]          - Downsizing before DRV sizing
[07/19 01:07:24    645s]          - DRV fixing with sizing
[07/19 01:07:24    645s]          - Move to fanout
[07/19 01:07:24    645s]          - Cloning
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Currently running CTS, using active skew data
[07/19 01:07:24    645s]         Loading clock net RC data...
[07/19 01:07:24    645s]         Preprocessing clock nets...
[07/19 01:07:24    645s]         Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
[07/19 01:07:24    645s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         ProEngine running disconnected to DB
[07/19 01:07:24    645s]         Disconnecting...
[07/19 01:07:24    645s]         Disconnecting Clock Trees
[07/19 01:07:24    645s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Reset bufferability constraints...
[07/19 01:07:24    645s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/19 01:07:24    645s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:24    645s] End AAE Lib Interpolated Model. (MEM=3701.300781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:24    645s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Clock DAG hash eGRPC initial state: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]         CTS services accumulated run-time stats eGRPC initial state:
[07/19 01:07:24    645s]           delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]           steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]         Clock DAG stats eGRPC initial state:
[07/19 01:07:24    645s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:24    645s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:24    645s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:07:24    645s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:24    645s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:24    645s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:24    645s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:24    645s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]         Clock DAG net violations eGRPC initial state:
[07/19 01:07:24    645s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:24    645s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/19 01:07:24    645s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:24    645s]         Primary reporting skew groups eGRPC initial state:
[07/19 01:07:24    645s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:24    645s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:24    645s]         Skew group summary eGRPC initial state:
[07/19 01:07:24    645s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]         eGRPC Moving buffers...
[07/19 01:07:24    645s]           Clock DAG hash before 'eGRPC Moving buffers': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Violation analysis...
[07/19 01:07:24    645s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]           Clock DAG hash after 'eGRPC Moving buffers': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:24    645s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:24    645s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:24    645s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:24    645s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:24    645s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:24    645s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:24    645s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:24    645s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:24    645s]           Skew group summary after 'eGRPC Moving buffers':
[07/19 01:07:24    645s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:24    645s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:24    645s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/19 01:07:24    645s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Modifying slew-target multiplier from 1 to 0.9
[07/19 01:07:24    645s]           Artificially removing short and long paths...
[07/19 01:07:24    645s]             Clock DAG hash before 'Artificially removing short and long paths': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:24    645s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:07:24    645s]               delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]               steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:24    645s]             For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:07:24    645s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:24    645s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]           Downsizing prefiltering...
[07/19 01:07:24    645s]           Downsizing prefiltering done.
[07/19 01:07:24    645s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[07/19 01:07:24    645s]           DoDownSizing Summary : numSized = 0
[07/19 01:07:24    645s]           Reverting slew-target multiplier from 0.9 to 1
[07/19 01:07:24    645s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:24    645s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:24    645s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:24    645s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:24    645s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:24    645s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:24    645s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:24    645s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:24    645s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:24    645s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:07:24    645s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:24    645s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:24    645s]         eGRPC Fixing DRVs...
[07/19 01:07:24    645s]           Clock DAG hash before 'eGRPC Fixing DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:24    645s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:07:24    645s]           
[07/19 01:07:24    645s]           Statistics: Fix DRVs (cell sizing):
[07/19 01:07:24    645s]           ===================================
[07/19 01:07:24    645s]           
[07/19 01:07:24    645s]           Cell changes by Net Type:
[07/19 01:07:24    645s]           
[07/19 01:07:24    645s]           -------------------------------------------------------------------------------------------------
[07/19 01:07:24    645s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:07:24    645s]           -------------------------------------------------------------------------------------------------
[07/19 01:07:24    645s]           top                0            0           0            0                    0                0
[07/19 01:07:24    645s]           trunk              0            0           0            0                    0                0
[07/19 01:07:24    645s]           leaf               0            0           0            0                    0                0
[07/19 01:07:24    645s]           -------------------------------------------------------------------------------------------------
[07/19 01:07:24    645s]           Total              0            0           0            0                    0                0
[07/19 01:07:24    645s]           -------------------------------------------------------------------------------------------------
[07/19 01:07:24    645s]           
[07/19 01:07:24    645s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:07:24    645s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:07:24    645s]           
[07/19 01:07:24    645s]           Clock DAG hash after 'eGRPC Fixing DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]             steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:24    645s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:24    645s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:07:24    645s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:24    645s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:24    645s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:24    645s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:24    645s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:24    645s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:24    645s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:24    645s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/19 01:07:24    645s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:24    645s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:24    645s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Slew Diagnostics: After DRV fixing
[07/19 01:07:24    645s]         ==================================
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Global Causes:
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         -------------------------------------
[07/19 01:07:24    645s]         Cause
[07/19 01:07:24    645s]         -------------------------------------
[07/19 01:07:24    645s]         DRV fixing with buffering is disabled
[07/19 01:07:24    645s]         -------------------------------------
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Top 5 overslews:
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         ---------------------------------
[07/19 01:07:24    645s]         Overslew    Causes    Driving Pin
[07/19 01:07:24    645s]         ---------------------------------
[07/19 01:07:24    645s]           (empty table)
[07/19 01:07:24    645s]         ---------------------------------
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]         Cause    Occurences
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]           (empty table)
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]         Cause    Occurences
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]           (empty table)
[07/19 01:07:24    645s]         -------------------
[07/19 01:07:24    645s]         
[07/19 01:07:24    645s]         Reconnecting optimized routes...
[07/19 01:07:24    645s]         Reset timing graph...
[07/19 01:07:24    645s] Ignoring AAE DB Resetting ...
[07/19 01:07:24    645s]         Reset timing graph done.
[07/19 01:07:24    645s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Violation analysis...
[07/19 01:07:24    645s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:24    645s]         Clock instances to consider for cloning: 0
[07/19 01:07:24    645s]         Reset timing graph...
[07/19 01:07:24    645s] Ignoring AAE DB Resetting ...
[07/19 01:07:24    645s]         Reset timing graph done.
[07/19 01:07:24    645s]         Set dirty flag on 0 instances, 0 nets
[07/19 01:07:24    645s]         Clock DAG hash before routing clock trees: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:24    645s]         CTS services accumulated run-time stats before routing clock trees:
[07/19 01:07:24    645s]           delay calculator: calls=6322, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:24    645s]           steiner router: calls=6314, total_wall_time=0.050s, mean_wall_time=0.008ms
[07/19 01:07:24    645s]         Clock DAG stats before routing clock trees:
[07/19 01:07:24    645s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:24    645s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:24    645s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:07:24    645s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:24    645s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:24    645s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:24    645s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:24    645s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:24    645s]         Clock DAG net violations before routing clock trees:
[07/19 01:07:24    645s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:24    645s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/19 01:07:24    645s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:24    645s]         Primary reporting skew groups before routing clock trees:
[07/19 01:07:24    645s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:24    645s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:24    645s]         Skew group summary before routing clock trees:
[07/19 01:07:24    645s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:24    645s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:24    645s]       eGRPC done.
[07/19 01:07:24    645s]     Calling post conditioning for eGRPC done.
[07/19 01:07:24    645s]   eGR Post Conditioning done.
[07/19 01:07:24    645s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/19 01:07:24    645s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:07:24    645s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8863.4M, EPOCH TIME: 1752880044.952606
[07/19 01:07:24    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:24    645s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.091, REAL:0.022, MEM:8863.4M, EPOCH TIME: 1752880044.974324
[07/19 01:07:24    645s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:07:24    645s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:24    645s]   Leaving CCOpt scope - ClockRefiner...
[07/19 01:07:24    645s]   Assigned high priority to 0 instances.
[07/19 01:07:24    645s]   Soft fixed 0 clock instances.
[07/19 01:07:24    645s]   Performing Single Pass Refine Place.
[07/19 01:07:24    645s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/19 01:07:24    645s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:8863.4M, EPOCH TIME: 1752880044.995127
[07/19 01:07:24    645s] OPERPROF:   Starting DPlace-Init at level 2, MEM:8863.4M, EPOCH TIME: 1752880044.995200
[07/19 01:07:24    645s] Processing tracks to init pin-track alignment.
[07/19 01:07:24    645s] z: 1, totalTracks: 1
[07/19 01:07:24    645s] z: 3, totalTracks: 1
[07/19 01:07:24    645s] z: 5, totalTracks: 1
[07/19 01:07:24    645s] z: 7, totalTracks: 1
[07/19 01:07:24    645s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:25    645s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:8863.4M, EPOCH TIME: 1752880045.009928
[07/19 01:07:25    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:25    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:25    645s] 
[07/19 01:07:25    645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:25    645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:25    645s] OPERPROF:       Starting CMU at level 4, MEM:8863.4M, EPOCH TIME: 1752880045.020138
[07/19 01:07:25    645s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:8863.4M, EPOCH TIME: 1752880045.021855
[07/19 01:07:25    645s] 
[07/19 01:07:25    645s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:07:25    645s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.014, MEM:8863.4M, EPOCH TIME: 1752880045.024254
[07/19 01:07:25    645s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:8863.4M, EPOCH TIME: 1752880045.024294
[07/19 01:07:25    645s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:8863.4M, EPOCH TIME: 1752880045.024512
[07/19 01:07:25    645s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=8863.4MB).
[07/19 01:07:25    645s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.033, MEM:8863.4M, EPOCH TIME: 1752880045.028075
[07/19 01:07:25    645s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.033, MEM:8863.4M, EPOCH TIME: 1752880045.028100
[07/19 01:07:25    645s] TDRefine: refinePlace mode is spiral
[07/19 01:07:25    645s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:07:25    645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.7
[07/19 01:07:25    645s] OPERPROF: Starting Refine-Place at level 1, MEM:8863.4M, EPOCH TIME: 1752880045.030254
[07/19 01:07:25    645s] *** Starting refinePlace (0:10:47 mem=8863.4M) ***
[07/19 01:07:25    645s] Total net bbox length = 1.125e+06 (5.527e+05 5.727e+05) (ext = 6.733e+04)
[07/19 01:07:25    645s] 
[07/19 01:07:25    645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:25    645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:25    645s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:25    645s] Set min layer with design mode ( 1 )
[07/19 01:07:25    645s] Set max layer with design mode ( 7 )
[07/19 01:07:25    645s] Set min layer with design mode ( 1 )
[07/19 01:07:25    645s] Set max layer with design mode ( 7 )
[07/19 01:07:25    645s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:8863.4M, EPOCH TIME: 1752880045.068481
[07/19 01:07:25    645s] Starting refinePlace ...
[07/19 01:07:25    645s] Set min layer with design mode ( 1 )
[07/19 01:07:25    645s] Set max layer with design mode ( 7 )
[07/19 01:07:25    645s] One DDP V2 for no tweak run.
[07/19 01:07:25    645s] Set min layer with design mode ( 1 )
[07/19 01:07:25    645s] Set max layer with design mode ( 7 )
[07/19 01:07:25    646s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:07:25    646s] DDP markSite nrRow 291 nrJob 291
[07/19 01:07:25    646s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:07:25    646s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=8863.4MB) @(0:10:47 - 0:10:47).
[07/19 01:07:25    646s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:25    646s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:07:25    646s] 
[07/19 01:07:25    646s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:07:25    646s] 
[07/19 01:07:25    646s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:07:25    646s] 
[07/19 01:07:25    646s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:07:25    646s] 
[07/19 01:07:25    646s]  Info: 0 filler has been deleted!
[07/19 01:07:25    646s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:07:25    646s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:07:25    646s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:07:25    646s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=8831.4MB) @(0:10:47 - 0:10:48).
[07/19 01:07:25    646s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:25    647s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:07:25    647s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 8831.4MB
[07/19 01:07:25    647s] Statistics of distance of Instance movement in refine placement:
[07/19 01:07:25    647s]   maximum (X+Y) =         0.00 um
[07/19 01:07:25    647s]   mean    (X+Y) =         0.00 um
[07/19 01:07:25    647s] Summary Report:
[07/19 01:07:25    647s] Instances move: 0 (out of 37963 movable)
[07/19 01:07:25    647s] Instances flipped: 0
[07/19 01:07:25    647s] Mean displacement: 0.00 um
[07/19 01:07:25    647s] Max displacement: 0.00 um 
[07/19 01:07:25    647s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:07:25    647s] Total instances moved : 0
[07/19 01:07:25    647s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.049, REAL:0.458, MEM:8831.4M, EPOCH TIME: 1752880045.526277
[07/19 01:07:25    647s] Total net bbox length = 1.125e+06 (5.527e+05 5.727e+05) (ext = 6.733e+04)
[07/19 01:07:25    647s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 8831.4MB
[07/19 01:07:25    647s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=8831.4MB) @(0:10:47 - 0:10:48).
[07/19 01:07:25    647s] *** Finished refinePlace (0:10:48 mem=8831.4M) ***
[07/19 01:07:25    647s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.7
[07/19 01:07:25    647s] OPERPROF: Finished Refine-Place at level 1, CPU:1.104, REAL:0.512, MEM:8831.4M, EPOCH TIME: 1752880045.542460
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:07:25    647s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:07:25    647s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8831.4M, EPOCH TIME: 1752880045.544329
[07/19 01:07:25    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:07:25    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:25    647s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:25    647s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:25    647s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.097, REAL:0.033, MEM:8863.4M, EPOCH TIME: 1752880045.577473
[07/19 01:07:25    647s]   ClockRefiner summary
[07/19 01:07:25    647s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:07:25    647s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:07:25    647s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:07:25    647s]   Restoring pStatusCts on 0 clock instances.
[07/19 01:07:25    647s]   Revert refine place priority changes on 0 instances.
[07/19 01:07:25    647s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:00.6)
[07/19 01:07:25    647s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.5 real=0:00:02.6)
[07/19 01:07:25    647s]   CCOpt::Phase::Routing...
[07/19 01:07:25    647s]   Clock implementation routing...
[07/19 01:07:25    647s]     Leaving CCOpt scope - Routing Tools...
[07/19 01:07:25    647s] Net route status summary:
[07/19 01:07:25    647s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:25    647s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:25    647s]     Routing using eGR in eGR->NR Step...
[07/19 01:07:25    647s]       Early Global Route - eGR->Nr High Frequency step...
[07/19 01:07:25    647s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:07:25    647s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:07:25    647s] (ccopt eGR): Start to route 2 all nets
[07/19 01:07:25    647s] (I)      Running eGR regular flow
[07/19 01:07:25    647s] Running assign ptn pin
[07/19 01:07:25    647s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:07:25    647s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:07:25    647s] Running config msv constraints
[07/19 01:07:25    647s] Running pre-eGR process
[07/19 01:07:25    647s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:07:25    647s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:07:25    647s] [PSP]    Started Early Global Route ( Curr Mem: 7.92 MB )
[07/19 01:07:25    647s] (I)      Initializing eGR engine (clean)
[07/19 01:07:25    647s] Set min layer with design mode ( 1 )
[07/19 01:07:25    647s] Set max layer with design mode ( 7 )
[07/19 01:07:25    647s] (I)      clean place blk overflow:
[07/19 01:07:25    647s] (I)      H : enabled 1.00 0
[07/19 01:07:25    647s] (I)      V : enabled 1.00 0
[07/19 01:07:25    647s] (I)      Initializing eGR engine (clean)
[07/19 01:07:25    647s] Set min layer with design mode ( 1 )
[07/19 01:07:25    647s] Set max layer with design mode ( 7 )
[07/19 01:07:25    647s] (I)      clean place blk overflow:
[07/19 01:07:25    647s] (I)      H : enabled 1.00 0
[07/19 01:07:25    647s] (I)      V : enabled 1.00 0
[07/19 01:07:25    647s] [PSP]    Started Early Global Route kernel ( Curr Mem: 7.92 MB )
[07/19 01:07:25    647s] (I)      Running eGR Cong Clean flow
[07/19 01:07:25    647s] (I)      # wire layers (front) : 8
[07/19 01:07:25    647s] (I)      # wire layers (back)  : 0
[07/19 01:07:25    647s] (I)      min wire layer : 1
[07/19 01:07:25    647s] (I)      max wire layer : 7
[07/19 01:07:25    647s] (I)      # cut layers (front) : 7
[07/19 01:07:25    647s] (I)      # cut layers (back)  : 0
[07/19 01:07:25    647s] (I)      min cut layer : 1
[07/19 01:07:25    647s] (I)      max cut layer : 6
[07/19 01:07:25    647s] (I)      ================================= Layers =================================
[07/19 01:07:25    647s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:25    647s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:07:25    647s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:25    647s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:07:25    647s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:25    647s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:25    647s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:25    647s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:25    647s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:07:25    647s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:07:25    647s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:07:25    647s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:25    647s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:07:25    647s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:07:25    647s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:07:25    647s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:07:25    647s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:25    647s] (I)      Started Import and model ( Curr Mem: 7.92 MB )
[07/19 01:07:25    647s] (I)      == Non-default Options ==
[07/19 01:07:25    647s] (I)      Clean congestion better                            : true
[07/19 01:07:25    647s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:07:25    647s] (I)      Rerouting rounds                                   : 10
[07/19 01:07:25    647s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:07:25    647s] (I)      Layer constraints as soft constraints              : true
[07/19 01:07:25    647s] (I)      Soft top layer                                     : true
[07/19 01:07:25    647s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:07:25    647s] (I)      Better NDR handling                                : true
[07/19 01:07:25    647s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:07:25    647s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:07:25    647s] (I)      Block tracks for preroutes                         : true
[07/19 01:07:25    647s] (I)      Assign IRoute by net group key                     : true
[07/19 01:07:25    647s] (I)      Block unroutable channels                          : true
[07/19 01:07:25    647s] (I)      Block unroutable channels 3D                       : true
[07/19 01:07:25    647s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:07:25    647s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:07:25    647s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:07:25    647s] (I)      Skip must join for term with via pillar            : true
[07/19 01:07:25    647s] (I)      Model find APA for IO pin                          : true
[07/19 01:07:25    647s] (I)      On pin location for off pin term                   : true
[07/19 01:07:25    647s] (I)      Handle EOL spacing                                 : true
[07/19 01:07:25    647s] (I)      Merge PG vias by gap                               : true
[07/19 01:07:25    647s] (I)      Maximum routing layer                              : 7
[07/19 01:07:25    647s] (I)      Minimum routing layer                              : 1
[07/19 01:07:25    647s] (I)      Top routing layer                                  : 7
[07/19 01:07:25    647s] (I)      Bottom routing layer                               : 1
[07/19 01:07:25    647s] (I)      Ignore routing layer                               : true
[07/19 01:07:25    647s] (I)      Route selected nets only                           : true
[07/19 01:07:25    647s] (I)      Refine MST                                         : true
[07/19 01:07:25    647s] (I)      Honor PRL                                          : true
[07/19 01:07:25    647s] (I)      Strong congestion aware                            : true
[07/19 01:07:25    647s] (I)      Improved initial location for IRoutes              : true
[07/19 01:07:25    647s] (I)      Multi panel TA                                     : true
[07/19 01:07:25    647s] (I)      Penalize wire overlap                              : true
[07/19 01:07:25    647s] (I)      Expand small instance blockage                     : true
[07/19 01:07:25    647s] (I)      Reduce via in TA                                   : true
[07/19 01:07:25    647s] (I)      SS-aware routing                                   : true
[07/19 01:07:25    647s] (I)      Improve tree edge sharing                          : true
[07/19 01:07:25    647s] (I)      Improve 2D via estimation                          : true
[07/19 01:07:25    647s] (I)      Refine Steiner tree                                : true
[07/19 01:07:25    647s] (I)      Build spine tree                                   : true
[07/19 01:07:25    647s] (I)      Model pass through capacity                        : true
[07/19 01:07:25    647s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:07:25    647s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:07:25    647s] (I)      Consider pin shapes                                : true
[07/19 01:07:25    647s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:07:25    647s] (I)      Consider NR APA                                    : true
[07/19 01:07:25    647s] (I)      Consider IO pin shape                              : true
[07/19 01:07:25    647s] (I)      Fix pin connection bug                             : true
[07/19 01:07:25    647s] (I)      Consider layer RC for local wires                  : true
[07/19 01:07:25    647s] (I)      Honor layer constraint                             : true
[07/19 01:07:25    647s] (I)      Route to clock mesh pin                            : true
[07/19 01:07:25    647s] (I)      LA-aware pin escape length                         : 2
[07/19 01:07:25    647s] (I)      Connect multiple ports                             : true
[07/19 01:07:25    647s] (I)      Split for must join                                : true
[07/19 01:07:25    647s] (I)      Number of threads                                  : 8
[07/19 01:07:25    647s] (I)      Routing effort level                               : 10000
[07/19 01:07:25    647s] (I)      Prefer layer length threshold                      : 8
[07/19 01:07:25    647s] (I)      Overflow penalty cost                              : 10
[07/19 01:07:25    647s] (I)      A-star cost                                        : 0.300000
[07/19 01:07:25    647s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:07:25    647s] (I)      Threshold for short IRoute                         : 6
[07/19 01:07:25    647s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:07:25    647s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:07:25    647s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:07:25    647s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:07:25    647s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:07:25    647s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:07:25    647s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:07:25    647s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:07:25    647s] (I)      PG-aware similar topology routing                  : true
[07/19 01:07:25    647s] (I)      Maze routing via cost fix                          : true
[07/19 01:07:25    647s] (I)      Apply PRL on PG terms                              : true
[07/19 01:07:25    647s] (I)      Apply PRL on obs objects                           : true
[07/19 01:07:25    647s] (I)      Handle range-type spacing rules                    : true
[07/19 01:07:25    647s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:07:25    647s] (I)      Parallel spacing query fix                         : true
[07/19 01:07:25    647s] (I)      Force source to root IR                            : true
[07/19 01:07:25    647s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:07:25    647s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:07:25    647s] (I)      Route tie net to shape                             : auto
[07/19 01:07:25    647s] (I)      Do not relax to DPT layer                          : true
[07/19 01:07:25    647s] (I)      No DPT in post routing                             : true
[07/19 01:07:25    647s] (I)      Modeling PG via merging fix                        : true
[07/19 01:07:25    647s] (I)      Shield aware TA                                    : true
[07/19 01:07:25    647s] (I)      Strong shield aware TA                             : true
[07/19 01:07:25    647s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:07:25    647s] (I)      Post routing fix                                   : true
[07/19 01:07:25    647s] (I)      Strong post routing                                : true
[07/19 01:07:25    647s] (I)      Violation on path threshold                        : 1
[07/19 01:07:25    647s] (I)      Pass through capacity modeling                     : true
[07/19 01:07:25    647s] (I)      Read layer and via RC                              : true
[07/19 01:07:25    647s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:07:25    647s] (I)      Select term pin box for io pin                     : true
[07/19 01:07:25    647s] (I)      Penalize NDR sharing                               : true
[07/19 01:07:25    647s] (I)      Enable special modeling                            : false
[07/19 01:07:25    647s] (I)      Keep fixed segments                                : true
[07/19 01:07:25    647s] (I)      Reorder net groups by key                          : true
[07/19 01:07:25    647s] (I)      Increase net scenic ratio                          : true
[07/19 01:07:25    647s] (I)      Method to set GCell size                           : row
[07/19 01:07:25    647s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:07:25    647s] (I)      Avoid high resistance layers                       : true
[07/19 01:07:25    647s] (I)      Segment length threshold                           : 1
[07/19 01:07:25    647s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:07:25    647s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:07:25    647s] (I)      Use track pitch for NDR                            : true
[07/19 01:07:25    647s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:07:25    647s] (I)      Handle non-default track width                     : false
[07/19 01:07:25    647s] (I)      Block unroutable channels fix                      : true
[07/19 01:07:25    647s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:07:25    647s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:07:25    647s] (I)      ============== Pin Summary ==============
[07/19 01:07:25    647s] (I)      +-------+--------+---------+------------+
[07/19 01:07:25    647s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:07:25    647s] (I)      +-------+--------+---------+------------+
[07/19 01:07:25    647s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:07:25    647s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:07:25    647s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:07:25    647s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:07:25    647s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:07:25    647s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:07:25    647s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:07:25    647s] (I)      +-------+--------+---------+------------+
[07/19 01:07:25    647s] (I)      Custom ignore net properties:
[07/19 01:07:25    647s] (I)      1 : NotLegal
[07/19 01:07:25    647s] (I)      2 : NotSelected
[07/19 01:07:25    647s] (I)      Default ignore net properties:
[07/19 01:07:25    647s] (I)      1 : Special
[07/19 01:07:25    647s] (I)      2 : Analog
[07/19 01:07:25    647s] (I)      3 : Fixed
[07/19 01:07:25    647s] (I)      4 : Skipped
[07/19 01:07:25    647s] (I)      5 : MixedSignal
[07/19 01:07:25    647s] (I)      Prerouted net properties:
[07/19 01:07:25    647s] (I)      1 : NotLegal
[07/19 01:07:25    647s] (I)      2 : Special
[07/19 01:07:25    647s] (I)      3 : Analog
[07/19 01:07:25    647s] (I)      4 : Fixed
[07/19 01:07:25    647s] (I)      5 : Skipped
[07/19 01:07:25    647s] (I)      6 : MixedSignal
[07/19 01:07:25    647s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:07:25    647s] (I)      Use row-based GCell size
[07/19 01:07:25    647s] (I)      Use row-based GCell align
[07/19 01:07:25    647s] (I)      layer 0 area = 90000
[07/19 01:07:25    647s] (I)      layer 1 area = 144000
[07/19 01:07:25    647s] (I)      layer 2 area = 144000
[07/19 01:07:25    647s] (I)      layer 3 area = 144000
[07/19 01:07:25    647s] (I)      layer 4 area = 144000
[07/19 01:07:25    647s] (I)      layer 5 area = 0
[07/19 01:07:25    647s] (I)      layer 6 area = 0
[07/19 01:07:25    647s] (I)      GCell unit size   : 3780
[07/19 01:07:25    647s] (I)      GCell multiplier  : 1
[07/19 01:07:25    647s] (I)      GCell row height  : 3780
[07/19 01:07:25    647s] (I)      Actual row height : 3780
[07/19 01:07:25    647s] (I)      GCell align ref   : 425480 425420
[07/19 01:07:25    647s] [NR-eGR] Track table information for default rule: 
[07/19 01:07:25    647s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:07:25    647s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:07:25    647s] (I)      ================ Default via =================
[07/19 01:07:25    647s] (I)      +---+-------------------+--------------------+
[07/19 01:07:25    647s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:07:25    647s] (I)      +---+-------------------+--------------------+
[07/19 01:07:25    647s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:07:25    647s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[07/19 01:07:25    647s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[07/19 01:07:25    647s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[07/19 01:07:25    647s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:07:25    647s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:07:25    647s] (I)      +---+-------------------+--------------------+
[07/19 01:07:25    647s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:07:26    647s] [NR-eGR] Read 53381 PG shapes
[07/19 01:07:26    647s] [NR-eGR] Read 0 clock shapes
[07/19 01:07:26    647s] [NR-eGR] Read 0 other shapes
[07/19 01:07:26    647s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:07:26    647s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:07:26    647s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:07:26    647s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:07:26    647s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:07:26    647s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:07:26    647s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:07:26    647s] [NR-eGR] #Other Blockages    : 0
[07/19 01:07:26    647s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:07:26    647s] [NR-eGR] #prerouted nets         : 0
[07/19 01:07:26    647s] [NR-eGR] #prerouted special nets : 0
[07/19 01:07:26    647s] [NR-eGR] #prerouted wires        : 0
[07/19 01:07:26    647s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:07:26    647s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:07:26    647s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:07:26    647s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:07:26    647s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:07:26    647s] [NR-eGR] #via pillars        : 0
[07/19 01:07:26    647s] [NR-eGR] #must join all port : 0
[07/19 01:07:26    647s] [NR-eGR] #multiple ports     : 0
[07/19 01:07:26    647s] [NR-eGR] #has must join      : 0
[07/19 01:07:26    647s] (I)      handle routing halo
[07/19 01:07:26    647s] (I)      Reading macro buffers
[07/19 01:07:26    647s] (I)      Number of macro buffers: 0
[07/19 01:07:26    647s] (I)      ============ RC Report:  =============
[07/19 01:07:26    647s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:07:26    647s] (I)      --------------------------------------
[07/19 01:07:26    647s] (I)          Metal1         0.844        0.235 
[07/19 01:07:26    647s] (I)          Metal2         0.515        0.266 
[07/19 01:07:26    647s] (I)          Metal3         0.515        0.254 
[07/19 01:07:26    647s] (I)          Metal4         0.515        0.266 
[07/19 01:07:26    647s] (I)          Metal5         0.515        0.254 
[07/19 01:07:26    647s] (I)       TopMetal1         0.013        0.320 
[07/19 01:07:26    647s] (I)       TopMetal2         0.007        0.307 
[07/19 01:07:26    647s] (I)      ============ RC Report:  =============
[07/19 01:07:26    647s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:07:26    647s] (I)      --------------------------------------
[07/19 01:07:26    647s] (I)          Metal1         0.844        0.158 
[07/19 01:07:26    647s] (I)          Metal2         0.515        0.180 
[07/19 01:07:26    647s] (I)          Metal3         0.515        0.172 
[07/19 01:07:26    647s] (I)          Metal4         0.515        0.180 
[07/19 01:07:26    647s] (I)          Metal5         0.515        0.172 
[07/19 01:07:26    647s] (I)       TopMetal1         0.013        0.304 
[07/19 01:07:26    647s] (I)       TopMetal2         0.007        0.243 
[07/19 01:07:26    647s] (I)      early_global_route_priority property id does not exist.
[07/19 01:07:26    647s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:07:26    647s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:07:26    647s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:07:26    647s] (I)      Moved 1 terms for better access 
[07/19 01:07:26    647s] (I)      Number of ignored nets                =  38095
[07/19 01:07:26    647s] (I)      Number of connected nets              =      0
[07/19 01:07:26    647s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:07:26    647s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:07:26    647s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:07:26    647s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:07:26    647s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:07:26    647s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:07:26    647s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:07:26    647s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:07:26    647s] (I)      Ndr track 0 does not exist
[07/19 01:07:26    647s] (I)      Ndr track 0 does not exist
[07/19 01:07:26    647s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:07:26    647s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:07:26    647s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:07:26    647s] (I)      Site width          :   480  (dbu)
[07/19 01:07:26    647s] (I)      Row height          :  3780  (dbu)
[07/19 01:07:26    647s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:07:26    647s] (I)      GCell width         :  3780  (dbu)
[07/19 01:07:26    647s] (I)      GCell height        :  3780  (dbu)
[07/19 01:07:26    647s] (I)      Grid                :   491   516     7
[07/19 01:07:26    647s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:07:26    647s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:07:26    647s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:07:26    647s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:07:26    647s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:07:26    647s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:07:26    647s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:07:26    647s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:07:26    647s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:07:26    647s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:07:26    647s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:07:26    647s] (I)      --------------------------------------------------------
[07/19 01:07:26    647s] 
[07/19 01:07:26    647s] [NR-eGR] ============ Routing rule table ============
[07/19 01:07:26    647s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:07:26    647s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:07:26    647s] [NR-eGR] ========================================
[07/19 01:07:26    647s] [NR-eGR] 
[07/19 01:07:26    647s] (I)      ==== NDR : (Default) ====
[07/19 01:07:26    647s] (I)      +--------------+--------+
[07/19 01:07:26    647s] (I)      |           ID |      0 |
[07/19 01:07:26    647s] (I)      |      Default |    yes |
[07/19 01:07:26    647s] (I)      |  Clk Special |     no |
[07/19 01:07:26    647s] (I)      | Hard spacing |     no |
[07/19 01:07:26    647s] (I)      |    NDR track | (none) |
[07/19 01:07:26    647s] (I)      |      NDR via | (none) |
[07/19 01:07:26    647s] (I)      |  Extra space |      0 |
[07/19 01:07:26    647s] (I)      |      Shields |      0 |
[07/19 01:07:26    647s] (I)      |   Demand (H) |      1 |
[07/19 01:07:26    647s] (I)      |   Demand (V) |      1 |
[07/19 01:07:26    647s] (I)      |        #Nets |      1 |
[07/19 01:07:26    647s] (I)      +--------------+--------+
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      ======== NDR :  =========
[07/19 01:07:26    647s] (I)      +--------------+--------+
[07/19 01:07:26    647s] (I)      |           ID |      1 |
[07/19 01:07:26    647s] (I)      |      Default |     no |
[07/19 01:07:26    647s] (I)      |  Clk Special |     no |
[07/19 01:07:26    647s] (I)      | Hard spacing |     no |
[07/19 01:07:26    647s] (I)      |    NDR track | (none) |
[07/19 01:07:26    647s] (I)      |      NDR via | (none) |
[07/19 01:07:26    647s] (I)      |  Extra space |      1 |
[07/19 01:07:26    647s] (I)      |      Shields |      0 |
[07/19 01:07:26    647s] (I)      |   Demand (H) |      2 |
[07/19 01:07:26    647s] (I)      |   Demand (V) |      2 |
[07/19 01:07:26    647s] (I)      |        #Nets |      1 |
[07/19 01:07:26    647s] (I)      +--------------+--------+
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:07:26    647s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:26    647s] (I)      =============== Blocked Tracks ===============
[07/19 01:07:26    647s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:26    647s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:07:26    647s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:26    647s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:07:26    647s] (I)      |     2 | 2280204 |   958277 |        42.03% |
[07/19 01:07:26    647s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:07:26    647s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:07:26    647s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:07:26    647s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:07:26    647s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:07:26    647s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:26    647s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.57 sec, Curr Mem: 7.95 MB )
[07/19 01:07:26    647s] (I)      Delete wires for 2 nets (async)
[07/19 01:07:26    647s] (I)      Reset routing kernel
[07/19 01:07:26    647s] (I)      Started Global Routing ( Curr Mem: 7.95 MB )
[07/19 01:07:26    647s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:07:26    647s] (I)      ================== Net Group Info ===================
[07/19 01:07:26    647s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:26    647s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:07:26    647s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:26    647s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:07:26    647s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:07:26    647s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:26    647s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:07:26    647s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:07:26    647s] (I)      init route region map
[07/19 01:07:26    647s] (I)      #blocked GCells = 119629
[07/19 01:07:26    647s] (I)      #regions = 864
[07/19 01:07:26    647s] (I)      init safety region map
[07/19 01:07:26    647s] (I)      #blocked GCells = 119629
[07/19 01:07:26    647s] (I)      #regions = 864
[07/19 01:07:26    647s] (I)      Adjusted 0 GCells for pin access
[07/19 01:07:26    647s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1a Route ============
[07/19 01:07:26    647s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1b Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1c Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1d Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1e Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1f Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1g Route ============
[07/19 01:07:26    647s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:07:26    647s] (I)      #Nets         : 1
[07/19 01:07:26    647s] (I)      #Relaxed nets : 0
[07/19 01:07:26    647s] (I)      Wire length   : 913
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1h Route ============
[07/19 01:07:26    647s] (I)      Usage: 916 = (435 H, 481 V) = (0.04% H, 0.06% V) = (1.644e+03um H, 1.818e+03um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1l Route ============
[07/19 01:07:26    647s] (I)      total 2D Cap : 4986996 = (2495080 H, 2491916 V)
[07/19 01:07:26    647s] (I)      total 2D Demand : 1913 = (937 H, 976 V)
[07/19 01:07:26    647s] (I)      init route region map
[07/19 01:07:26    647s] (I)      #blocked GCells = 72177
[07/19 01:07:26    647s] (I)      #regions = 145
[07/19 01:07:26    647s] (I)      init safety region map
[07/19 01:07:26    647s] (I)      #blocked GCells = 72177
[07/19 01:07:26    647s] (I)      #regions = 145
[07/19 01:07:26    647s] (I)      Adjusted 29 GCells for pin access
[07/19 01:07:26    647s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1a Route ============
[07/19 01:07:26    647s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 101
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1b Route ============
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:07:26    647s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:07:26    647s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1c Route ============
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1d Route ============
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1e Route ============
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1f Route ============
[07/19 01:07:26    647s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1g Route ============
[07/19 01:07:26    647s] (I)      Usage: 10778 = (4285 H, 6493 V) = (0.17% H, 0.26% V) = (1.620e+04um H, 2.454e+04um V)
[07/19 01:07:26    647s] (I)      
[07/19 01:07:26    647s] (I)      ============  Phase 1h Route ============
[07/19 01:07:26    648s] (I)      Usage: 10786 = (4310 H, 6476 V) = (0.17% H, 0.26% V) = (1.629e+04um H, 2.448e+04um V)
[07/19 01:07:26    648s] (I)      
[07/19 01:07:26    648s] (I)      ============  Phase 1l Route ============
[07/19 01:07:26    648s] (I)      
[07/19 01:07:26    648s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:07:26    648s] [NR-eGR]                        OverCon            
[07/19 01:07:26    648s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:07:26    648s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:07:26    648s] [NR-eGR] ----------------------------------------------
[07/19 01:07:26    648s] [NR-eGR]  Metal1 ( 1)         9( 0.01%)   ( 0.01%) 
[07/19 01:07:26    648s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR] ----------------------------------------------
[07/19 01:07:26    648s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[07/19 01:07:26    648s] [NR-eGR] 
[07/19 01:07:26    648s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.22 sec, Curr Mem: 7.95 MB )
[07/19 01:07:26    648s] (I)      Updating congestion map
[07/19 01:07:26    648s] (I)      total 2D Cap : 5041750 = (2523049 H, 2518701 V)
[07/19 01:07:26    648s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:07:26    648s] (I)      Running track assignment and export wires
[07/19 01:07:26    648s] (I)      ============= Track Assignment ============
[07/19 01:07:26    648s] (I)      Started Track Assignment (8T) ( Curr Mem: 7.93 MB )
[07/19 01:07:26    648s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:07:26    648s] (I)      Run Multi-thread track assignment
[07/19 01:07:26    648s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 7.99 MB )
[07/19 01:07:26    648s] (I)      Started Export ( Curr Mem: 7.99 MB )
[07/19 01:07:26    648s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:07:26    648s] [NR-eGR] Total eGR-routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] [NR-eGR] Report for selected net(s) only.
[07/19 01:07:26    648s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------
[07/19 01:07:26    648s] [NR-eGR]  Metal1     (1V)          6594   5843 
[07/19 01:07:26    648s] [NR-eGR]  Metal2     (2H)         15273   4615 
[07/19 01:07:26    648s] [NR-eGR]  Metal3     (3V)         19417    110 
[07/19 01:07:26    648s] [NR-eGR]  Metal4     (4H)          1872      0 
[07/19 01:07:26    648s] [NR-eGR]  Metal5     (5V)             0      0 
[07/19 01:07:26    648s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:07:26    648s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------
[07/19 01:07:26    648s] [NR-eGR]             Total        43155  10568 
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] [NR-eGR] Total half perimeter of net bounding box: 4365um
[07/19 01:07:26    648s] [NR-eGR] Total length: 43155um, number of vias: 10568
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] [NR-eGR] Total routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:07:26    648s] [NR-eGR] ---------------------------------------
[07/19 01:07:26    648s] [NR-eGR]  Metal1     (1V)        114370  123072 
[07/19 01:07:26    648s] [NR-eGR]  Metal2     (2H)        534081   81084 
[07/19 01:07:26    648s] [NR-eGR]  Metal3     (3V)        510357    5173 
[07/19 01:07:26    648s] [NR-eGR]  Metal4     (4H)         96804    1826 
[07/19 01:07:26    648s] [NR-eGR]  Metal5     (5V)         53965       0 
[07/19 01:07:26    648s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:07:26    648s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:07:26    648s] [NR-eGR] ---------------------------------------
[07/19 01:07:26    648s] [NR-eGR]             Total      1309578  211155 
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] [NR-eGR] Total half perimeter of net bounding box: 1125356um
[07/19 01:07:26    648s] [NR-eGR] Total length: 1309578um, number of vias: 211155
[07/19 01:07:26    648s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:26    648s] (I)      == Layer wire length by net rule ==
[07/19 01:07:26    648s] (I)                           Default 
[07/19 01:07:26    648s] (I)      -----------------------------
[07/19 01:07:26    648s] (I)       Metal1     (1V)    114370um 
[07/19 01:07:26    648s] (I)       Metal2     (2H)    534081um 
[07/19 01:07:26    648s] (I)       Metal3     (3V)    510357um 
[07/19 01:07:26    648s] (I)       Metal4     (4H)     96804um 
[07/19 01:07:26    648s] (I)       Metal5     (5V)     53965um 
[07/19 01:07:26    648s] (I)       TopMetal1  (6H)         0um 
[07/19 01:07:26    648s] (I)       TopMetal2  (7V)         0um 
[07/19 01:07:26    648s] (I)      -----------------------------
[07/19 01:07:26    648s] (I)                  Total  1309578um 
[07/19 01:07:26    648s] (I)      == Layer via count by net rule ==
[07/19 01:07:26    648s] (I)                         Default 
[07/19 01:07:26    648s] (I)      ---------------------------
[07/19 01:07:26    648s] (I)       Metal1     (1V)    123072 
[07/19 01:07:26    648s] (I)       Metal2     (2H)     81084 
[07/19 01:07:26    648s] (I)       Metal3     (3V)      5173 
[07/19 01:07:26    648s] (I)       Metal4     (4H)      1826 
[07/19 01:07:26    648s] (I)       Metal5     (5V)         0 
[07/19 01:07:26    648s] (I)       TopMetal1  (6H)         0 
[07/19 01:07:26    648s] (I)       TopMetal2  (7V)         0 
[07/19 01:07:26    648s] (I)      ---------------------------
[07/19 01:07:26    648s] (I)                  Total   211155 
[07/19 01:07:26    648s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.13 sec, Curr Mem: 7.98 MB )
[07/19 01:07:26    648s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:26    648s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.03 sec, Curr Mem: 7.98 MB )
[07/19 01:07:26    648s] [NR-eGR] Finished Early Global Route ( CPU: 1.16 sec, Real: 1.03 sec, Curr Mem: 7.91 MB )
[07/19 01:07:26    648s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:07:26    648s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:07:26    648s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:07:26    648s] (I)       Early Global Route                             100.00%  1298.06 sec  1299.09 sec  1.03 sec  1.16 sec 
[07/19 01:07:26    648s] (I)       +-Early Global Route kernel                     99.34%  1298.06 sec  1299.08 sec  1.03 sec  1.15 sec 
[07/19 01:07:26    648s] (I)       | +-Import and model                            55.03%  1298.06 sec  1298.63 sec  0.57 sec  0.57 sec 
[07/19 01:07:26    648s] (I)       | | +-Create place DB                           12.43%  1298.06 sec  1298.19 sec  0.13 sec  0.13 sec 
[07/19 01:07:26    648s] (I)       | | | +-Import place data                       12.42%  1298.06 sec  1298.19 sec  0.13 sec  0.13 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read instances and placement           2.90%  1298.06 sec  1298.09 sec  0.03 sec  0.03 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read nets                              9.34%  1298.09 sec  1298.19 sec  0.10 sec  0.10 sec 
[07/19 01:07:26    648s] (I)       | | +-Create route DB                           40.94%  1298.19 sec  1298.61 sec  0.42 sec  0.42 sec 
[07/19 01:07:26    648s] (I)       | | | +-Import route data (8T)                  40.86%  1298.19 sec  1298.61 sec  0.42 sec  0.42 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read blockages ( Layer 1-7 )          14.49%  1298.24 sec  1298.39 sec  0.15 sec  0.15 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read routing blockages               0.00%  1298.24 sec  1298.24 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read bump blockages                  0.00%  1298.24 sec  1298.24 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read instance blockages             13.46%  1298.24 sec  1298.37 sec  0.14 sec  0.14 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read PG blockages                    0.63%  1298.38 sec  1298.38 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | | | +-Allocate memory for PG via list    0.12%  1298.38 sec  1298.38 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read clock blockages                 0.00%  1298.38 sec  1298.38 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read other blockages                 0.02%  1298.38 sec  1298.38 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read halo blockages                  0.06%  1298.38 sec  1298.38 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1298.38 sec  1298.38 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read blackboxes                        0.00%  1298.39 sec  1298.39 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read prerouted                         0.02%  1298.39 sec  1298.39 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Read nets                              0.06%  1298.39 sec  1298.39 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Set up via pillars                     0.05%  1298.39 sec  1298.39 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Set up RC info                         0.06%  1298.39 sec  1298.39 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Initialize 3D grid graph               0.94%  1298.39 sec  1298.40 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Model blockage capacity               19.16%  1298.40 sec  1298.60 sec  0.20 sec  0.20 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Initialize 3D capacity              18.30%  1298.40 sec  1298.59 sec  0.19 sec  0.19 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Move terms for access (8T)             0.34%  1298.61 sec  1298.61 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Read aux data                              0.00%  1298.61 sec  1298.61 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Others data preparation                    0.01%  1298.61 sec  1298.61 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Create route kernel                        0.91%  1298.61 sec  1298.62 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | +-Global Routing                              21.61%  1298.63 sec  1298.85 sec  0.22 sec  0.24 sec 
[07/19 01:07:26    648s] (I)       | | +-Initialization                             0.43%  1298.63 sec  1298.64 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Net group 1                                6.64%  1298.64 sec  1298.70 sec  0.07 sec  0.08 sec 
[07/19 01:07:26    648s] (I)       | | | +-Generate topology (8T)                   0.04%  1298.64 sec  1298.64 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1a                                 0.45%  1298.68 sec  1298.69 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Pattern routing (8T)                   0.17%  1298.68 sec  1298.68 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  1298.68 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1b                                 0.46%  1298.69 sec  1298.69 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Monotonic routing (8T)                 0.37%  1298.69 sec  1298.69 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1c                                 0.00%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1d                                 0.00%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1e                                 0.08%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Route legalization                     0.01%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1f                                 0.00%  1298.69 sec  1298.69 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1g                                 0.62%  1298.69 sec  1298.70 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Post Routing                           0.61%  1298.69 sec  1298.70 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1h                                 0.37%  1298.70 sec  1298.70 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Post Routing                           0.36%  1298.70 sec  1298.70 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1l                                 0.21%  1298.70 sec  1298.70 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Layer assignment (8T)                  0.10%  1298.70 sec  1298.70 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Net group 2                               13.28%  1298.70 sec  1298.84 sec  0.14 sec  0.14 sec 
[07/19 01:07:26    648s] (I)       | | | +-Generate topology (8T)                   1.22%  1298.70 sec  1298.72 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1a                                 1.14%  1298.78 sec  1298.79 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Pattern routing (8T)                   0.21%  1298.78 sec  1298.78 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.25%  1298.78 sec  1298.78 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Add via demand to 2D                   0.46%  1298.78 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1b                                 0.50%  1298.79 sec  1298.79 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Monotonic routing (8T)                 0.26%  1298.79 sec  1298.79 sec  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1c                                 0.00%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1d                                 0.00%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1e                                 0.10%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Route legalization                     0.02%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1f                                 0.00%  1298.79 sec  1298.79 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1g                                 0.95%  1298.79 sec  1298.80 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Post Routing                           0.94%  1298.79 sec  1298.80 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1h                                 0.48%  1298.80 sec  1298.81 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Post Routing                           0.47%  1298.80 sec  1298.81 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | | +-Phase 1l                                 2.98%  1298.81 sec  1298.84 sec  0.03 sec  0.03 sec 
[07/19 01:07:26    648s] (I)       | | | | +-Layer assignment (8T)                  0.78%  1298.82 sec  1298.83 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | +-Export cong map                              4.16%  1298.85 sec  1298.90 sec  0.04 sec  0.04 sec 
[07/19 01:07:26    648s] (I)       | | +-Export 2D cong map                         1.28%  1298.88 sec  1298.90 sec  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)       | +-Extract Global 3D Wires                      0.03%  1298.90 sec  1298.90 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | +-Track Assignment (8T)                        4.99%  1298.90 sec  1298.95 sec  0.05 sec  0.10 sec 
[07/19 01:07:26    648s] (I)       | | +-Initialization                             0.00%  1298.90 sec  1298.90 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Track Assignment Kernel                    4.82%  1298.90 sec  1298.95 sec  0.05 sec  0.10 sec 
[07/19 01:07:26    648s] (I)       | | +-Free Memory                                0.00%  1298.95 sec  1298.95 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | +-Export                                      12.87%  1298.95 sec  1299.08 sec  0.13 sec  0.19 sec 
[07/19 01:07:26    648s] (I)       | | +-Export DB wires                            1.64%  1298.95 sec  1298.97 sec  0.02 sec  0.02 sec 
[07/19 01:07:26    648s] (I)       | | | +-Export all nets (8T)                     1.45%  1298.95 sec  1298.96 sec  0.01 sec  0.02 sec 
[07/19 01:07:26    648s] (I)       | | | +-Set wire vias (8T)                       0.17%  1298.97 sec  1298.97 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | | +-Report wirelength                          9.50%  1298.97 sec  1299.07 sec  0.10 sec  0.10 sec 
[07/19 01:07:26    648s] (I)       | | +-Update net boxes                           1.68%  1299.07 sec  1299.08 sec  0.02 sec  0.08 sec 
[07/19 01:07:26    648s] (I)       | | +-Update timing                              0.00%  1299.08 sec  1299.08 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)       | +-Postprocess design                           0.08%  1299.08 sec  1299.08 sec  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)      ======================= Summary by functions ========================
[07/19 01:07:26    648s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:07:26    648s] (I)      ---------------------------------------------------------------------
[07/19 01:07:26    648s] (I)        0  Early Global Route                  100.00%  1.03 sec  1.16 sec 
[07/19 01:07:26    648s] (I)        1  Early Global Route kernel            99.34%  1.03 sec  1.15 sec 
[07/19 01:07:26    648s] (I)        2  Import and model                     55.03%  0.57 sec  0.57 sec 
[07/19 01:07:26    648s] (I)        2  Global Routing                       21.61%  0.22 sec  0.24 sec 
[07/19 01:07:26    648s] (I)        2  Export                               12.87%  0.13 sec  0.19 sec 
[07/19 01:07:26    648s] (I)        2  Track Assignment (8T)                 4.99%  0.05 sec  0.10 sec 
[07/19 01:07:26    648s] (I)        2  Export cong map                       4.16%  0.04 sec  0.04 sec 
[07/19 01:07:26    648s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        3  Create route DB                      40.94%  0.42 sec  0.42 sec 
[07/19 01:07:26    648s] (I)        3  Net group 2                          13.28%  0.14 sec  0.14 sec 
[07/19 01:07:26    648s] (I)        3  Create place DB                      12.43%  0.13 sec  0.13 sec 
[07/19 01:07:26    648s] (I)        3  Report wirelength                     9.50%  0.10 sec  0.10 sec 
[07/19 01:07:26    648s] (I)        3  Net group 1                           6.64%  0.07 sec  0.08 sec 
[07/19 01:07:26    648s] (I)        3  Track Assignment Kernel               4.82%  0.05 sec  0.10 sec 
[07/19 01:07:26    648s] (I)        3  Update net boxes                      1.68%  0.02 sec  0.08 sec 
[07/19 01:07:26    648s] (I)        3  Export DB wires                       1.64%  0.02 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        3  Export 2D cong map                    1.28%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        3  Create route kernel                   0.91%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        3  Initialization                        0.44%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        4  Import route data (8T)               40.86%  0.42 sec  0.42 sec 
[07/19 01:07:26    648s] (I)        4  Import place data                    12.42%  0.13 sec  0.13 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1l                              3.18%  0.03 sec  0.03 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1a                              1.58%  0.02 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1g                              1.56%  0.02 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        4  Export all nets (8T)                  1.45%  0.01 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        4  Generate topology (8T)                1.26%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1b                              0.96%  0.01 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1h                              0.85%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        4  Set wire vias (8T)                    0.17%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        4  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Model blockage capacity              19.16%  0.20 sec  0.20 sec 
[07/19 01:07:26    648s] (I)        5  Read blockages ( Layer 1-7 )         14.49%  0.15 sec  0.15 sec 
[07/19 01:07:26    648s] (I)        5  Read nets                             9.40%  0.10 sec  0.10 sec 
[07/19 01:07:26    648s] (I)        5  Read instances and placement          2.90%  0.03 sec  0.03 sec 
[07/19 01:07:26    648s] (I)        5  Post Routing                          2.38%  0.02 sec  0.02 sec 
[07/19 01:07:26    648s] (I)        5  Initialize 3D grid graph              0.94%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        5  Layer assignment (8T)                 0.88%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        5  Monotonic routing (8T)                0.63%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        5  Pattern Routing Avoiding Blockages    0.50%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        5  Add via demand to 2D                  0.46%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Pattern routing (8T)                  0.38%  0.00 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        5  Move terms for access (8T)            0.34%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Initialize 3D capacity               18.30%  0.19 sec  0.19 sec 
[07/19 01:07:26    648s] (I)        6  Read instance blockages              13.46%  0.14 sec  0.14 sec 
[07/19 01:07:26    648s] (I)        6  Read PG blockages                     0.63%  0.01 sec  0.01 sec 
[07/19 01:07:26    648s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] (I)        7  Allocate memory for PG via list       0.12%  0.00 sec  0.00 sec 
[07/19 01:07:26    648s] Running post-eGR process
[07/19 01:07:26    648s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:01.1)
[07/19 01:07:26    648s]     Routing using eGR in eGR->NR Step done.
[07/19 01:07:26    648s]     Routing using NR in eGR->NR Step...
[07/19 01:07:26    648s] 
[07/19 01:07:26    648s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[07/19 01:07:26    648s]   All net are default rule.
[07/19 01:07:26    648s]   Preferred NanoRoute mode settings: Current
[07/19 01:07:26    648s] #WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[07/19 01:07:26    648s] -route_detail_auto_stop true
[07/19 01:07:26    648s] -route_detail_fix_antenna true
[07/19 01:07:26    648s] -route_detail_on_grid_only none
[07/19 01:07:26    648s] -route_detail_post_route_spread_wire auto
[07/19 01:07:26    648s] -route_detail_post_route_swap_via false
[07/19 01:07:26    648s] -route_detail_use_multi_cut_via_effort low
[07/19 01:07:26    648s] -route_ignore_antenna_top_cell_pin true
[07/19 01:07:26    648s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:26    648s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:26    648s]       Clock detailed routing...
[07/19 01:07:26    648s]         NanoRoute...
[07/19 01:07:26    648s] #% Begin globalDetailRoute (date=07/19 01:07:26, mem=3692.9M)
[07/19 01:07:26    648s] 
[07/19 01:07:26    648s] globalDetailRoute
[07/19 01:07:26    648s] 
[07/19 01:07:26    648s] #Start globalDetailRoute on Sat Jul 19 01:07:26 2025
[07/19 01:07:26    648s] #
[07/19 01:07:26    648s] ### Time Record (globalDetailRoute) is installed.
[07/19 01:07:26    648s] ### Time Record (Pre Callback) is installed.
[07/19 01:07:26    648s] ### Time Record (Pre Callback) is uninstalled.
[07/19 01:07:26    648s] ### Time Record (DB Import) is installed.
[07/19 01:07:26    648s] ### Time Record (Timing Data Generation) is installed.
[07/19 01:07:26    648s] ### Time Record (Timing Data Generation) is uninstalled.
[07/19 01:07:26    648s] ### info: trigger incremental rule import ( 1 new NDR ).
[07/19 01:07:26    648s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[07/19 01:07:27    648s] ### Net info: total nets: 63673
[07/19 01:07:27    648s] ### Net info: dirty nets: 0
[07/19 01:07:27    648s] ### Net info: marked as disconnected nets: 0
[07/19 01:07:27    649s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1857.8000 1950.8600 ).
[07/19 01:07:27    649s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1857.8000 1950.8600 ).
[07/19 01:07:27    649s] ### Net info: fully routed nets: 2
[07/19 01:07:27    649s] ### Net info: trivial (< 2 pins) nets: 25576
[07/19 01:07:27    649s] ### Net info: unrouted nets: 38095
[07/19 01:07:27    649s] ### Net info: re-extraction nets: 0
[07/19 01:07:27    649s] ### Net info: selected nets: 2
[07/19 01:07:27    649s] ### Net info: ignored nets: 0
[07/19 01:07:27    649s] ### Net info: skip routing nets: 0
[07/19 01:07:27    649s] ### import design signature (3): route=1386104312 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1774515024 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=836558210 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:07:27    649s] ### Time Record (DB Import) is uninstalled.
[07/19 01:07:27    649s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[07/19 01:07:27    649s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:27    649s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:27    649s] ### Before assign design signature (4): route=1386104312 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1774515024 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=836558210 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=2143274293 routing_via=1 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:07:27    649s] #
[07/19 01:07:27    649s] #Wire/Via statistics before line assignment ...
[07/19 01:07:27    649s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:07:27    649s] #
[07/19 01:07:27    649s] #  Routing Statistics
[07/19 01:07:27    649s] #
[07/19 01:07:27    649s] #------------------+-----------+------+
[07/19 01:07:27    649s] #  Layer           | Length(um)|  Vias|
[07/19 01:07:27    649s] #------------------+-----------+------+
[07/19 01:07:27    649s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:07:27    649s] #  Metal1 ( 1V)    |       6594|  5843|
[07/19 01:07:27    649s] #  Metal2 ( 2H)    |      15273|  4615|
[07/19 01:07:27    649s] #  Metal3 ( 3V)    |      19417|   110|
[07/19 01:07:27    649s] #  Metal4 ( 4H)    |       1872|     0|
[07/19 01:07:27    649s] #  Metal5 ( 5V)    |          0|     0|
[07/19 01:07:27    649s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:07:27    649s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:07:27    649s] #------------------+-----------+------+
[07/19 01:07:27    649s] #  Total           |      43155| 10568|
[07/19 01:07:27    649s] #------------------+-----------+------+
[07/19 01:07:27    649s] #
[07/19 01:07:27    649s] # Total half perimeter of net bounding box: 4410 um.
[07/19 01:07:27    649s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:27    649s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:27    649s] ### Time Record (Data Preparation) is installed.
[07/19 01:07:27    649s] #Start routing data preparation on Sat Jul 19 01:07:27 2025
[07/19 01:07:27    649s] #
[07/19 01:07:27    649s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:27    649s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:27    649s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:27    649s] ### Time Record (Cell Pin Access) is installed.
[07/19 01:07:27    649s] #Rebuild pin access data for design.
[07/19 01:07:27    649s] #Initial pin access analysis.
[07/19 01:07:28    650s] #Detail pin access analysis.
[07/19 01:07:28    650s] ### Time Record (Cell Pin Access) is uninstalled.
[07/19 01:07:28    651s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/19 01:07:28    651s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:07:28    651s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:07:28    651s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:07:28    651s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:07:28    651s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/19 01:07:28    651s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/19 01:07:28    651s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/19 01:07:28    651s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:07:28    651s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=7(TopMetal2)
[07/19 01:07:28    651s] #pin_access_rlayer=2(Metal2)
[07/19 01:07:28    651s] #shield_top_dpt_rlayer=-1 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:07:28    651s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:07:28    651s] #enable_dpt_layer_shield=F
[07/19 01:07:28    651s] #has_line_end_grid=F
[07/19 01:07:28    651s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3716.76 (MB), peak = 4251.36 (MB)
[07/19 01:07:28    651s] #Regenerating Ggrids automatically.
[07/19 01:07:28    651s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/19 01:07:28    651s] #Using automatically generated G-grids.
[07/19 01:07:31    654s] #Done routing data preparation.
[07/19 01:07:31    654s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 3740.61 (MB), peak = 4251.36 (MB)
[07/19 01:07:31    654s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:07:31    654s] ### Time Record (Data Preparation) is installed.
[07/19 01:07:31    654s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:31    654s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:31    654s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:31    654s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:31    654s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:07:31    654s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:31    654s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:07:31    654s] eee: pegSigSF=1.070000
[07/19 01:07:31    654s] Initializing multi-corner resistance tables ...
[07/19 01:07:31    654s] eee: Grid unit RC data computation started
[07/19 01:07:31    654s] eee: Grid unit RC data computation completed
[07/19 01:07:31    654s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 01:07:31    654s] eee: l=2 avDens=0.023161 usedTrk=222.939680 availTrk=9625.697844 sigTrk=222.939680
[07/19 01:07:31    654s] eee: l=3 avDens=0.038001 usedTrk=2088.725531 availTrk=54964.733168 sigTrk=2088.725531
[07/19 01:07:31    654s] eee: l=4 avDens=0.030107 usedTrk=1891.234953 availTrk=62816.837906 sigTrk=1891.234953
[07/19 01:07:31    654s] eee: l=5 avDens=0.038028 usedTrk=2090.190081 availTrk=54964.733168 sigTrk=2090.190081
[07/19 01:07:31    654s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:07:31    654s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:07:31    654s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:07:31    654s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:07:31    654s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311482 uaWl=0.000000 uaWlH=0.117600 aWlH=0.000000 lMod=0 pMax=0.820100 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:07:31    654s] eee: NetCapCache creation started. (Current Mem: 8895.383M) 
[07/19 01:07:31    654s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 8895.383M) 
[07/19 01:07:31    654s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:07:31    654s] eee: Metal Layers Info:
[07/19 01:07:31    654s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:31    654s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:07:31    654s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:31    654s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:07:31    654s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:31    654s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:31    654s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:31    654s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:31    654s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:07:31    654s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:07:31    654s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:31    654s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:07:31    654s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:07:31    654s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:07:31    654s] eee: +----------------------------------------------------+
[07/19 01:07:31    654s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:07:31    654s] eee: +----------------------------------------------------+
[07/19 01:07:31    654s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:07:31    654s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:07:31    654s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:07:31    654s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:07:31    654s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:07:31    654s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:07:31    654s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:07:31    654s] ### Successfully loaded pre-route RC model
[07/19 01:07:31    654s] ### Time Record (Line Assignment) is installed.
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] #Distribution of nets:
[07/19 01:07:31    654s] #Largest net pReset[0] has 5319 pins
[07/19 01:07:31    654s] #Largest net prog_clk[0] has 5319 pins
[07/19 01:07:31    654s] #  
[07/19 01:07:31    654s] # #pin range           #net       % 
[07/19 01:07:31    654s] #------------------------------------
[07/19 01:07:31    654s] #          2           27766 ( 43.6%)
[07/19 01:07:31    654s] #          3            4468 (  7.0%)
[07/19 01:07:31    654s] #          4             699 (  1.1%)
[07/19 01:07:31    654s] #          5             300 (  0.5%)
[07/19 01:07:31    654s] #          6             675 (  1.1%)
[07/19 01:07:31    654s] #          7             554 (  0.9%)
[07/19 01:07:31    654s] #          8             683 (  1.1%)
[07/19 01:07:31    654s] #          9            2883 (  4.5%)
[07/19 01:07:31    654s] #  80  -  89               3 (  0.0%)
[07/19 01:07:31    654s] #     >=2000               2 (  0.0%)
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] #Total: 63673 nets, 38033 non-trivial nets
[07/19 01:07:31    654s] #                                    #net       % 
[07/19 01:07:31    654s] #-------------------------------------------------
[07/19 01:07:31    654s] #  Fully global routed                  2 ( 0.0%)
[07/19 01:07:31    654s] #  Clock                                2
[07/19 01:07:31    654s] #  Extra space                          1
[07/19 01:07:31    654s] #  Prefer layer range               38033
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] #Nets in 3 layer ranges:
[07/19 01:07:31    654s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[07/19 01:07:31    654s] #---------------------------------------------------------
[07/19 01:07:31    654s] #           -----------         6 TopMetal1*      38031 (100.0%)
[07/19 01:07:31    654s] #           3 Metal3            4 Metal4              1 (  0.0%)
[07/19 01:07:31    654s] #          *3 Metal3            6 TopMetal1*          1 (  0.0%)
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] #2 nets selected.
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] ### 
[07/19 01:07:31    654s] ### Net length summary before Line Assignment:
[07/19 01:07:31    654s] ### Layer         H-Len   V-Len         Total       #Up-Via
[07/19 01:07:31    654s] ### -------------------------------------------------------
[07/19 01:07:31    654s] ### 1 Metal1          0    6594    6594( 15%)    5843( 55%)
[07/19 01:07:31    654s] ### 2 Metal2      15272       0   15272( 35%)    4615( 44%)
[07/19 01:07:31    654s] ### 3 Metal3          0   19416   19416( 45%)     116(  1%)
[07/19 01:07:31    654s] ### 4 Metal4       1871       0    1871(  4%)       0(  0%)
[07/19 01:07:31    654s] ### 5 Metal5          0       0       0(  0%)       0(  0%)
[07/19 01:07:31    654s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)
[07/19 01:07:31    654s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)
[07/19 01:07:31    654s] ### -------------------------------------------------------
[07/19 01:07:31    654s] ###               17144   26010   43154         10574      
[07/19 01:07:31    654s] #
[07/19 01:07:31    654s] #..
[07/19 01:07:31    654s] #
[07/19 01:07:31    655s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --2.55 [8]--
[07/19 01:07:31    655s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --1.03 [8]--
[07/19 01:07:31    655s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --0.95 [8]--
[07/19 01:07:32    655s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --2.44 [8]--
[07/19 01:07:32    655s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --0.97 [8]--
[07/19 01:07:32    655s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --2.47 [8]--
[07/19 01:07:32    655s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.2 GB --0.96 [8]--
[07/19 01:07:32    655s] ### 
[07/19 01:07:32    655s] ### Net length and overlap summary after Line Assignment:
[07/19 01:07:32    655s] ### Layer         H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/19 01:07:32    655s] ### --------------------------------------------------------------------------------
[07/19 01:07:32    655s] ### 1 Metal1          0    6710    6710( 16%)    5829( 56%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 2 Metal2      15200       0   15200( 35%)    4395( 43%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 3 Metal3          0   19232   19232( 45%)      93(  1%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 4 Metal4       1868       0    1868(  4%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 5 Metal5          0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:07:32    655s] ### --------------------------------------------------------------------------------
[07/19 01:07:32    655s] ###               17068   25943   43012         10317          0           0        
[07/19 01:07:32    655s] #
[07/19 01:07:32    655s] #Line Assignment statistics:
[07/19 01:07:32    655s] #Cpu time = 00:00:01
[07/19 01:07:32    655s] #Elapsed time = 00:00:01
[07/19 01:07:32    655s] #Increased memory = 10.73 (MB)
[07/19 01:07:32    655s] #Total memory = 3816.20 (MB)
[07/19 01:07:32    655s] #Peak memory = 4251.36 (MB)
[07/19 01:07:32    655s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:3.7 GB, peak:4.2 GB --1.63 [8]--
[07/19 01:07:32    655s] ### Time Record (Line Assignment) is uninstalled.
[07/19 01:07:32    655s] ### After assign design signature (5): route=1282882723 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1256695431 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=846276738 pin_access=1889438559 inst_pattern=1 inst_orient=1 halo=1060851649 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:07:32    655s] #
[07/19 01:07:32    655s] #Wire/Via statistics after line assignment ...
[07/19 01:07:32    655s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:07:32    655s] #
[07/19 01:07:32    655s] #  Routing Statistics
[07/19 01:07:32    655s] #
[07/19 01:07:32    655s] #------------------+-----------+------+
[07/19 01:07:32    655s] #  Layer           | Length(um)|  Vias|
[07/19 01:07:32    655s] #------------------+-----------+------+
[07/19 01:07:32    655s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:07:32    655s] #  Metal1 ( 1V)    |       6711|  5829|
[07/19 01:07:32    655s] #  Metal2 ( 2H)    |      15200|  4395|
[07/19 01:07:32    655s] #  Metal3 ( 3V)    |      19233|    93|
[07/19 01:07:32    655s] #  Metal4 ( 4H)    |       1868|     0|
[07/19 01:07:32    655s] #  Metal5 ( 5V)    |          0|     0|
[07/19 01:07:32    655s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:07:32    655s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:07:32    655s] #------------------+-----------+------+
[07/19 01:07:32    655s] #  Total           |      43012| 10317|
[07/19 01:07:32    655s] #------------------+-----------+------+
[07/19 01:07:32    655s] #
[07/19 01:07:32    655s] # Total half perimeter of net bounding box: 4410 um.
[07/19 01:07:32    655s] #Routing data preparation, pin analysis, line assignment statistics:
[07/19 01:07:32    655s] #Cpu time = 00:00:06
[07/19 01:07:32    655s] #Elapsed time = 00:00:05
[07/19 01:07:32    655s] #Increased memory = 76.39 (MB)
[07/19 01:07:32    655s] #Total memory = 3779.35 (MB)
[07/19 01:07:32    655s] #Peak memory = 4251.36 (MB)
[07/19 01:07:32    655s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    655s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    655s] #Skip comparing routing design signature in db-snapshot flow
[07/19 01:07:32    655s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    655s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    655s] #Using multithreading with 8 threads.
[07/19 01:07:32    655s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    655s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    655s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    656s] ### Time Record (Detail Routing) is installed.
[07/19 01:07:32    656s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    656s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    656s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    656s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    656s] ### Time Record (Data Preparation) is installed.
[07/19 01:07:32    656s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:07:32    656s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:32    656s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:07:32    656s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:07:32    656s] ### drc_pitch = 7000 (  7.0000 um) drc_range = 3000 (  3.0000 um) route_pitch = 3900 (  3.9000 um) patch_pitch = 8720 (  8.7200 um) top_route_layer = 7 top_pin_layer = 7
[07/19 01:07:32    656s] #
[07/19 01:07:32    656s] #Start Detail Routing..
[07/19 01:07:32    656s] #start initial detail routing ...
[07/19 01:07:32    656s] ### Design has 2 dirty nets
[07/19 01:07:34    665s] ### Gcell dirty-map stats: routing = 25.09%, drc-check-only = 3.33%
[07/19 01:07:34    665s] ### Gcell ext dirty-map stats: fill = 5550[7.94%] (Metal1 = 4130[5.91%], Metal2 = 5186[7.42%], Metal3 = 4189[5.99%], Metal4 = 231[0.33%]), total gcell = 69918
[07/19 01:07:34    665s] #   number of violations = 16
[07/19 01:07:34    665s] #
[07/19 01:07:34    665s] #  By Layer and Type:
[07/19 01:07:34    665s] #
[07/19 01:07:34    665s] #---------+-------+------+-------+
[07/19 01:07:34    665s] #  -      | MetSpc| Short| Totals|
[07/19 01:07:34    665s] #---------+-------+------+-------+
[07/19 01:07:34    665s] #  Metal1 |      4|     0|      4|
[07/19 01:07:34    665s] #  Metal2 |     10|     2|     12|
[07/19 01:07:34    665s] #  Totals |     14|     2|     16|
[07/19 01:07:34    665s] #---------+-------+------+-------+
[07/19 01:07:34    665s] #
[07/19 01:07:34    665s] #cpu time = 00:00:09, elapsed time = 00:00:01, memory = 3826.54 (MB), peak = 4251.36 (MB)
[07/19 01:07:34    665s] #start 1st optimization iteration ...
[07/19 01:07:34    666s] ### Gcell dirty-map stats: routing = 25.10%, drc-check-only = 3.32%
[07/19 01:07:34    666s] ### Gcell ext dirty-map stats: fill = 5552[7.94%] (Metal1 = 4130[5.91%], Metal2 = 5188[7.42%], Metal3 = 4199[6.01%], Metal4 = 231[0.33%]), total gcell = 69918
[07/19 01:07:34    666s] #   number of violations = 0
[07/19 01:07:34    666s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3821.87 (MB), peak = 4251.36 (MB)
[07/19 01:07:34    666s] #Complete Detail Routing.
[07/19 01:07:34    666s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #  Routing Statistics
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #------------------+-----------+------+
[07/19 01:07:34    666s] #  Layer           | Length(um)|  Vias|
[07/19 01:07:34    666s] #------------------+-----------+------+
[07/19 01:07:34    666s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:07:34    666s] #  Metal1 ( 1V)    |          7|  5405|
[07/19 01:07:34    666s] #  Metal2 ( 2H)    |      17334|  5637|
[07/19 01:07:34    666s] #  Metal3 ( 3V)    |      24264|    93|
[07/19 01:07:34    666s] #  Metal4 ( 4H)    |       1868|     0|
[07/19 01:07:34    666s] #  Metal5 ( 5V)    |          0|     0|
[07/19 01:07:34    666s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:07:34    666s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:07:34    666s] #------------------+-----------+------+
[07/19 01:07:34    666s] #  Total           |      43472| 11135|
[07/19 01:07:34    666s] #------------------+-----------+------+
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] # Total half perimeter of net bounding box: 4410 um.
[07/19 01:07:34    666s] #Total number of DRC violations = 0
[07/19 01:07:34    666s] ### Time Record (Detail Routing) is uninstalled.
[07/19 01:07:34    666s] #Cpu time = 00:00:10
[07/19 01:07:34    666s] #Elapsed time = 00:00:02
[07/19 01:07:34    666s] #Increased memory = 5.34 (MB)
[07/19 01:07:34    666s] #Total memory = 3784.69 (MB)
[07/19 01:07:34    666s] #Peak memory = 4251.36 (MB)
[07/19 01:07:34    666s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:34    666s] #detailRoute Statistics:
[07/19 01:07:34    666s] #Cpu time = 00:00:10
[07/19 01:07:34    666s] #Elapsed time = 00:00:02
[07/19 01:07:34    666s] #Increased memory = 5.34 (MB)
[07/19 01:07:34    666s] #Total memory = 3784.69 (MB)
[07/19 01:07:34    666s] #Peak memory = 4251.36 (MB)
[07/19 01:07:34    666s] ### Time Record (DB Export) is installed.
[07/19 01:07:34    666s] Extracting standard cell pins and blockage ...... 
[07/19 01:07:34    666s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[07/19 01:07:34    666s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[07/19 01:07:34    666s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 773 out of 773 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[07/19 01:07:34    666s] Type 'man IMPTR-2108' for more detail.
[07/19 01:07:34    666s]  As a result, your trialRoute congestion could be incorrect.
[07/19 01:07:34    666s] Pin and blockage extraction finished
[07/19 01:07:34    666s] ### export design design signature (12): route=1821311630 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1610147114 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=846276738 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:07:34    666s] ### Time Record (DB Export) is uninstalled.
[07/19 01:07:34    666s] ### Time Record (Post Callback) is installed.
[07/19 01:07:34    666s] ### Time Record (Post Callback) is uninstalled.
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #globalDetailRoute statistics:
[07/19 01:07:34    666s] #Cpu time = 00:00:18
[07/19 01:07:34    666s] #Elapsed time = 00:00:08
[07/19 01:07:34    666s] #Increased memory = 97.98 (MB)
[07/19 01:07:34    666s] #Total memory = 3791.43 (MB)
[07/19 01:07:34    666s] #Peak memory = 4251.36 (MB)
[07/19 01:07:34    666s] #Number of warnings = 43
[07/19 01:07:34    666s] #Total number of warnings = 51
[07/19 01:07:34    666s] #Number of fails = 0
[07/19 01:07:34    666s] #Total number of fails = 0
[07/19 01:07:34    666s] #Complete globalDetailRoute on Sat Jul 19 01:07:34 2025
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1 sns=1 ppa_info=1
[07/19 01:07:34    666s] ### Time Record (globalDetailRoute) is uninstalled.
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #  Scalability Statistics
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #-------------------------+---------+-------------+------------+
[07/19 01:07:34    666s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[07/19 01:07:34    666s] #-------------------------+---------+-------------+------------+
[07/19 01:07:34    666s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[07/19 01:07:34    666s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[07/19 01:07:34    666s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[07/19 01:07:34    666s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[07/19 01:07:34    666s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[07/19 01:07:34    666s] #  Cell Pin Access        | 00:00:01|     00:00:00|         1.0|
[07/19 01:07:34    666s] #  Data Preparation       | 00:00:04|     00:00:04|         1.0|
[07/19 01:07:34    666s] #  Line Assignment        | 00:00:01|     00:00:01|         1.0|
[07/19 01:07:34    666s] #  Detail Routing         | 00:00:10|     00:00:02|         6.0|
[07/19 01:07:34    666s] #  Entire Command         | 00:00:18|     00:00:08|         2.3|
[07/19 01:07:34    666s] #-------------------------+---------+-------------+------------+
[07/19 01:07:34    666s] #
[07/19 01:07:34    666s] #% End globalDetailRoute (date=07/19 01:07:34, total cpu=0:00:18.2, real=0:00:08.0, peak res=3780.6M, current mem=3780.6M)
[07/19 01:07:34    666s]         NanoRoute done. (took cpu=0:00:18.2 real=0:00:08.0)
[07/19 01:07:34    666s]       Clock detailed routing done.
[07/19 01:07:34    666s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:07:34    666s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:07:34    666s] Skipping check of guided vs. routed net lengths.
[07/19 01:07:34    666s] Set FIXED routing status on 2 net(s)
[07/19 01:07:34    666s]       Route Remaining Unrouted Nets...
[07/19 01:07:34    666s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/19 01:07:34    666s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:8895.4M, EPOCH TIME: 1752880054.831097
[07/19 01:07:34    666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:34    666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:34    666s] Cell fpga_top LLGs are deleted
[07/19 01:07:34    666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:34    666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:34    666s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:8895.4M, EPOCH TIME: 1752880054.831214
[07/19 01:07:34    666s] [oiLAM] Zs 7, 8
[07/19 01:07:34    666s] ### Creating LA Mngr. totSessionCpu=0:11:08 mem=8895.4M
[07/19 01:07:34    666s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:34    666s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:07:34    666s] eee: pegSigSF=1.070000
[07/19 01:07:34    666s] Initializing multi-corner resistance tables ...
[07/19 01:07:34    666s] eee: Grid unit RC data computation started
[07/19 01:07:34    666s] eee: Grid unit RC data computation completed
[07/19 01:07:34    666s] eee: l=1 avDens=0.001548 usedTrk=98.747092 availTrk=63787.500000 sigTrk=98.747092
[07/19 01:07:34    666s] eee: l=2 avDens=0.011452 usedTrk=681.499999 availTrk=59508.997105 sigTrk=681.499999
[07/19 01:07:34    666s] eee: l=3 avDens=0.027696 usedTrk=2730.619049 availTrk=98592.233168 sigTrk=2730.619049
[07/19 01:07:34    666s] eee: l=4 avDens=0.028114 usedTrk=1940.644478 availTrk=69026.837906 sigTrk=1940.644478
[07/19 01:07:34    666s] eee: l=5 avDens=0.038028 usedTrk=2090.190081 availTrk=54964.733168 sigTrk=2090.190081
[07/19 01:07:34    666s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:07:34    666s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:07:34    666s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:07:34    666s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:07:34    666s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311482 uaWl=0.000000 uaWlH=0.117600 aWlH=0.000000 lMod=0 pMax=0.820100 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:07:34    666s] eee: NetCapCache creation started. (Current Mem: 8895.445M) 
[07/19 01:07:34    666s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 8895.445M) 
[07/19 01:07:34    666s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:07:34    666s] eee: Metal Layers Info:
[07/19 01:07:34    666s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:34    666s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:07:34    666s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:34    666s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:07:34    666s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:34    666s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:34    666s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:34    666s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:34    666s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:07:34    666s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:07:34    666s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:34    666s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:07:34    666s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:07:34    666s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:07:34    666s] eee: +----------------------------------------------------+
[07/19 01:07:34    666s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:07:34    666s] eee: +----------------------------------------------------+
[07/19 01:07:34    666s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:07:34    666s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:07:34    666s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:07:34    666s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:07:34    666s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:07:34    666s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:07:34    666s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:07:34    666s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:34    666s] ### Creating LA Mngr, finished. totSessionCpu=0:11:08 mem=8895.4M
[07/19 01:07:34    666s] Running pre-eGR process
[07/19 01:07:34    666s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:07:34    666s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:07:34    666s] [NR-eGR] Started Early Global Route ( Curr Mem: 7.98 MB )
[07/19 01:07:34    666s] (I)      Initializing eGR engine (regular)
[07/19 01:07:34    666s] Set min layer with design mode ( 1 )
[07/19 01:07:34    666s] Set max layer with design mode ( 7 )
[07/19 01:07:34    666s] (I)      clean place blk overflow:
[07/19 01:07:34    666s] (I)      H : enabled 1.00 0
[07/19 01:07:34    666s] (I)      V : enabled 1.00 0
[07/19 01:07:34    666s] (I)      Initializing eGR engine (regular)
[07/19 01:07:34    666s] Set min layer with design mode ( 1 )
[07/19 01:07:34    666s] Set max layer with design mode ( 7 )
[07/19 01:07:34    666s] (I)      clean place blk overflow:
[07/19 01:07:34    666s] (I)      H : enabled 1.00 0
[07/19 01:07:34    666s] (I)      V : enabled 1.00 0
[07/19 01:07:34    666s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 7.98 MB )
[07/19 01:07:34    666s] (I)      Running eGR Regular flow
[07/19 01:07:34    666s] (I)      # wire layers (front) : 8
[07/19 01:07:34    666s] (I)      # wire layers (back)  : 0
[07/19 01:07:34    666s] (I)      min wire layer : 1
[07/19 01:07:34    666s] (I)      max wire layer : 7
[07/19 01:07:34    666s] (I)      # cut layers (front) : 7
[07/19 01:07:34    666s] (I)      # cut layers (back)  : 0
[07/19 01:07:34    666s] (I)      min cut layer : 1
[07/19 01:07:34    666s] (I)      max cut layer : 6
[07/19 01:07:34    666s] (I)      ================================= Layers =================================
[07/19 01:07:34    666s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:34    666s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:07:34    666s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:34    666s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:07:34    666s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:34    666s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:34    666s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:07:34    666s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:07:34    666s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:07:34    666s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:07:34    666s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:07:34    666s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:34    666s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:07:34    666s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:07:34    666s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:07:34    666s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:07:34    666s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:07:34    666s] (I)      Started Import and model ( Curr Mem: 7.98 MB )
[07/19 01:07:35    666s] (I)      == Non-default Options ==
[07/19 01:07:35    666s] (I)      Maximum routing layer                              : 7
[07/19 01:07:35    666s] (I)      Minimum routing layer                              : 1
[07/19 01:07:35    666s] (I)      Top routing layer                                  : 7
[07/19 01:07:35    666s] (I)      Bottom routing layer                               : 1
[07/19 01:07:35    666s] (I)      Number of threads                                  : 8
[07/19 01:07:35    666s] (I)      Route tie net to shape                             : auto
[07/19 01:07:35    666s] (I)      Method to set GCell size                           : row
[07/19 01:07:35    666s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:07:35    666s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:07:35    666s] (I)      ============== Pin Summary ==============
[07/19 01:07:35    666s] (I)      +-------+--------+---------+------------+
[07/19 01:07:35    666s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:07:35    666s] (I)      +-------+--------+---------+------------+
[07/19 01:07:35    666s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:07:35    666s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:07:35    666s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:07:35    666s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:07:35    666s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:07:35    666s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:07:35    666s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:07:35    666s] (I)      +-------+--------+---------+------------+
[07/19 01:07:35    666s] (I)      Custom ignore net properties:
[07/19 01:07:35    666s] (I)      1 : NotLegal
[07/19 01:07:35    666s] (I)      Default ignore net properties:
[07/19 01:07:35    666s] (I)      1 : Special
[07/19 01:07:35    666s] (I)      2 : Analog
[07/19 01:07:35    666s] (I)      3 : Fixed
[07/19 01:07:35    666s] (I)      4 : Skipped
[07/19 01:07:35    666s] (I)      5 : MixedSignal
[07/19 01:07:35    666s] (I)      Prerouted net properties:
[07/19 01:07:35    666s] (I)      1 : NotLegal
[07/19 01:07:35    666s] (I)      2 : Special
[07/19 01:07:35    666s] (I)      3 : Analog
[07/19 01:07:35    666s] (I)      4 : Fixed
[07/19 01:07:35    666s] (I)      5 : Skipped
[07/19 01:07:35    666s] (I)      6 : MixedSignal
[07/19 01:07:35    666s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:07:35    666s] (I)      Use row-based GCell size
[07/19 01:07:35    666s] (I)      Use row-based GCell align
[07/19 01:07:35    666s] (I)      layer 0 area = 90000
[07/19 01:07:35    666s] (I)      layer 1 area = 144000
[07/19 01:07:35    666s] (I)      layer 2 area = 144000
[07/19 01:07:35    666s] (I)      layer 3 area = 144000
[07/19 01:07:35    666s] (I)      layer 4 area = 144000
[07/19 01:07:35    666s] (I)      layer 5 area = 0
[07/19 01:07:35    666s] (I)      layer 6 area = 0
[07/19 01:07:35    666s] (I)      GCell unit size   : 3780
[07/19 01:07:35    666s] (I)      GCell multiplier  : 1
[07/19 01:07:35    666s] (I)      GCell row height  : 3780
[07/19 01:07:35    666s] (I)      Actual row height : 3780
[07/19 01:07:35    666s] (I)      GCell align ref   : 425480 425420
[07/19 01:07:35    666s] [NR-eGR] Track table information for default rule: 
[07/19 01:07:35    666s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:07:35    666s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:07:35    666s] (I)      ================ Default via =================
[07/19 01:07:35    666s] (I)      +---+-------------------+--------------------+
[07/19 01:07:35    666s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:07:35    666s] (I)      +---+-------------------+--------------------+
[07/19 01:07:35    666s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:07:35    666s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:07:35    666s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:07:35    666s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:07:35    666s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:07:35    666s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:07:35    666s] (I)      +---+-------------------+--------------------+
[07/19 01:07:35    666s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:07:35    667s] [NR-eGR] Read 33388 PG shapes
[07/19 01:07:35    667s] [NR-eGR] Read 0 clock shapes
[07/19 01:07:35    667s] [NR-eGR] Read 0 other shapes
[07/19 01:07:35    667s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:07:35    667s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:07:35    667s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:07:35    667s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:07:35    667s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:07:35    667s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:07:35    667s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:07:35    667s] [NR-eGR] #Other Blockages    : 0
[07/19 01:07:35    667s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:07:35    667s] [NR-eGR] #prerouted nets         : 2
[07/19 01:07:35    667s] [NR-eGR] #prerouted special nets : 0
[07/19 01:07:35    667s] [NR-eGR] #prerouted wires        : 17650
[07/19 01:07:35    667s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:07:35    667s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:07:35    667s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:07:35    667s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:07:35    667s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:07:35    667s] (I)      handle routing halo
[07/19 01:07:35    667s] (I)      Reading macro buffers
[07/19 01:07:35    667s] (I)      Number of macro buffers: 0
[07/19 01:07:35    667s] (I)      early_global_route_priority property id does not exist.
[07/19 01:07:35    667s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=17650  Num CS=0
[07/19 01:07:35    667s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 5409
[07/19 01:07:35    667s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 10827
[07/19 01:07:35    667s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1386
[07/19 01:07:35    667s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 28
[07/19 01:07:35    667s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 01:07:35    667s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:07:35    667s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:07:35    667s] (I)      Number of ignored nets                =      2
[07/19 01:07:35    667s] (I)      Number of connected nets              =      0
[07/19 01:07:35    667s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:07:35    667s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:07:35    667s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:07:35    667s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:07:35    667s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:07:35    667s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:07:35    667s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:07:35    667s] (I)      Ndr track 0 does not exist
[07/19 01:07:35    667s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:07:35    667s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:07:35    667s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:07:35    667s] (I)      Site width          :   480  (dbu)
[07/19 01:07:35    667s] (I)      Row height          :  3780  (dbu)
[07/19 01:07:35    667s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:07:35    667s] (I)      GCell width         :  3780  (dbu)
[07/19 01:07:35    667s] (I)      GCell height        :  3780  (dbu)
[07/19 01:07:35    667s] (I)      Grid                :   491   516     7
[07/19 01:07:35    667s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:07:35    667s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:07:35    667s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:07:35    667s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:07:35    667s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:07:35    667s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:07:35    667s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:07:35    667s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:07:35    667s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:07:35    667s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:07:35    667s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:07:35    667s] (I)      --------------------------------------------------------
[07/19 01:07:35    667s] 
[07/19 01:07:35    667s] [NR-eGR] ============ Routing rule table ============
[07/19 01:07:35    667s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:07:35    667s] [NR-eGR] ========================================
[07/19 01:07:35    667s] [NR-eGR] 
[07/19 01:07:35    667s] (I)      ==== NDR : (Default) ====
[07/19 01:07:35    667s] (I)      +--------------+--------+
[07/19 01:07:35    667s] (I)      |           ID |      0 |
[07/19 01:07:35    667s] (I)      |      Default |    yes |
[07/19 01:07:35    667s] (I)      |  Clk Special |     no |
[07/19 01:07:35    667s] (I)      | Hard spacing |     no |
[07/19 01:07:35    667s] (I)      |    NDR track | (none) |
[07/19 01:07:35    667s] (I)      |      NDR via | (none) |
[07/19 01:07:35    667s] (I)      |  Extra space |      0 |
[07/19 01:07:35    667s] (I)      |      Shields |      0 |
[07/19 01:07:35    667s] (I)      |   Demand (H) |      1 |
[07/19 01:07:35    667s] (I)      |   Demand (V) |      1 |
[07/19 01:07:35    667s] (I)      |        #Nets |  38031 |
[07/19 01:07:35    667s] (I)      +--------------+--------+
[07/19 01:07:35    667s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:35    667s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:07:35    667s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:35    667s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:07:35    667s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:07:35    667s] (I)      =============== Blocked Tracks ===============
[07/19 01:07:35    667s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:35    667s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:07:35    667s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:35    667s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:07:35    667s] (I)      |     2 | 2280204 |   979396 |        42.95% |
[07/19 01:07:35    667s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:07:35    667s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:07:35    667s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:07:35    667s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:07:35    667s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:07:35    667s] (I)      +-------+---------+----------+---------------+
[07/19 01:07:35    667s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 8.02 MB )
[07/19 01:07:35    667s] (I)      Delete wires for 38031 nets (async)
[07/19 01:07:35    667s] (I)      Reset routing kernel
[07/19 01:07:35    667s] (I)      Started Global Routing ( Curr Mem: 8.02 MB )
[07/19 01:07:35    667s] (I)      totalPins=118054  totalGlobalPin=114779 (97.23%)
[07/19 01:07:35    667s] (I)      ================== Net Group Info ===================
[07/19 01:07:35    667s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:35    667s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:07:35    667s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:35    667s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:07:35    667s] (I)      +----+----------------+--------------+--------------+
[07/19 01:07:35    667s] (I)      total 2D Cap : 5025597 = (2476212 H, 2549385 V)
[07/19 01:07:35    667s] (I)      total 2D Demand : 27120 = (10251 H, 16869 V)
[07/19 01:07:35    667s] (I)      init route region map
[07/19 01:07:35    667s] (I)      #blocked GCells = 73008
[07/19 01:07:35    667s] (I)      #regions = 1
[07/19 01:07:35    667s] (I)      init safety region map
[07/19 01:07:35    667s] (I)      #blocked GCells = 73008
[07/19 01:07:35    667s] (I)      #regions = 1
[07/19 01:07:35    667s] (I)      Adjusted 0 GCells for pin access
[07/19 01:07:35    667s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:07:35    667s] (I)      
[07/19 01:07:35    667s] (I)      ============  Phase 1a Route ============
[07/19 01:07:35    667s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[07/19 01:07:35    667s] (I)      Usage: 322766 = (158836 H, 163930 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:35    667s] (I)      
[07/19 01:07:35    667s] (I)      ============  Phase 1b Route ============
[07/19 01:07:35    667s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:35    667s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:07:35    667s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:07:35    667s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:07:35    667s] (I)      
[07/19 01:07:35    667s] (I)      ============  Phase 1c Route ============
[07/19 01:07:35    667s] (I)      Level2 Grid: 99 x 104
[07/19 01:07:35    667s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:35    667s] (I)      
[07/19 01:07:35    667s] (I)      ============  Phase 1d Route ============
[07/19 01:07:35    668s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:35    668s] (I)      
[07/19 01:07:35    668s] (I)      ============  Phase 1e Route ============
[07/19 01:07:35    668s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:07:35    668s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:07:35    668s] (I)      
[07/19 01:07:35    668s] (I)      ============  Phase 1l Route ============
[07/19 01:07:35    668s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:07:35    668s] (I)      Layer  1:     692006      3003       125     1192377      798934    (59.88%) 
[07/19 01:07:35    668s] (I)      Layer  2:    1332584    163905         3      832788     1442772    (36.60%) 
[07/19 01:07:35    668s] (I)      Layer  3:     881689    137671         4     1018726      972586    (51.16%) 
[07/19 01:07:35    668s] (I)      Layer  4:    1018568     27781         0     1152315     1123245    (50.64%) 
[07/19 01:07:35    668s] (I)      Layer  5:     877345     14158         0     1019056      972255    (51.18%) 
[07/19 01:07:35    668s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:07:35    668s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:07:35    668s] (I)      Total:       5059051    346518       132     5518152     5537239    (49.91%) 
[07/19 01:07:35    668s] (I)      
[07/19 01:07:35    668s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:07:35    668s] [NR-eGR]                        OverCon            
[07/19 01:07:35    668s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:07:35    668s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:07:35    668s] [NR-eGR] ----------------------------------------------
[07/19 01:07:35    668s] [NR-eGR]  Metal1 ( 1)       123( 0.12%)   ( 0.12%) 
[07/19 01:07:35    668s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:07:35    668s] [NR-eGR] ----------------------------------------------
[07/19 01:07:35    668s] [NR-eGR]        Total       130( 0.02%)   ( 0.02%) 
[07/19 01:07:35    668s] [NR-eGR] 
[07/19 01:07:35    668s] (I)      Finished Global Routing ( CPU: 1.40 sec, Real: 0.49 sec, Curr Mem: 8.04 MB )
[07/19 01:07:35    668s] (I)      Updating congestion map
[07/19 01:07:35    668s] (I)      total 2D Cap : 5069667 = (2493610 H, 2576057 V)
[07/19 01:07:35    668s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:07:35    668s] (I)      Running track assignment and export wires
[07/19 01:07:35    668s] (I)      ============= Track Assignment ============
[07/19 01:07:35    668s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.02 MB )
[07/19 01:07:35    668s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:07:35    668s] (I)      Run Multi-thread track assignment
[07/19 01:07:35    669s] (I)      Finished Track Assignment (8T) ( CPU: 0.53 sec, Real: 0.09 sec, Curr Mem: 8.08 MB )
[07/19 01:07:35    669s] (I)      Started Export ( Curr Mem: 8.08 MB )
[07/19 01:07:36    669s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:07:36    669s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:07:36    669s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:36    669s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:07:36    669s] [NR-eGR] ---------------------------------------
[07/19 01:07:36    669s] [NR-eGR]  Metal1     (1V)        108558  122539 
[07/19 01:07:36    669s] [NR-eGR]  Metal2     (2H)        533147   82324 
[07/19 01:07:36    669s] [NR-eGR]  Metal3     (3V)        514903    5302 
[07/19 01:07:36    669s] [NR-eGR]  Metal4     (4H)         99892    1866 
[07/19 01:07:36    669s] [NR-eGR]  Metal5     (5V)         53948       0 
[07/19 01:07:36    669s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:07:36    669s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:07:36    669s] [NR-eGR] ---------------------------------------
[07/19 01:07:36    669s] [NR-eGR]             Total      1310448  212031 
[07/19 01:07:36    669s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:36    669s] [NR-eGR] Total half perimeter of net bounding box: 1126584um
[07/19 01:07:36    669s] [NR-eGR] Total length: 1310448um, number of vias: 212031
[07/19 01:07:36    669s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:07:36    669s] (I)      == Layer wire length by net rule ==
[07/19 01:07:36    669s] (I)                           Default 
[07/19 01:07:36    669s] (I)      -----------------------------
[07/19 01:07:36    669s] (I)       Metal1     (1V)    108558um 
[07/19 01:07:36    669s] (I)       Metal2     (2H)    533147um 
[07/19 01:07:36    669s] (I)       Metal3     (3V)    514903um 
[07/19 01:07:36    669s] (I)       Metal4     (4H)     99892um 
[07/19 01:07:36    669s] (I)       Metal5     (5V)     53948um 
[07/19 01:07:36    669s] (I)       TopMetal1  (6H)         0um 
[07/19 01:07:36    669s] (I)       TopMetal2  (7V)         0um 
[07/19 01:07:36    669s] (I)      -----------------------------
[07/19 01:07:36    669s] (I)                  Total  1310448um 
[07/19 01:07:36    669s] (I)      == Layer via count by net rule ==
[07/19 01:07:36    669s] (I)                         Default 
[07/19 01:07:36    669s] (I)      ---------------------------
[07/19 01:07:36    669s] (I)       Metal1     (1V)    122539 
[07/19 01:07:36    669s] (I)       Metal2     (2H)     82324 
[07/19 01:07:36    669s] (I)       Metal3     (3V)      5302 
[07/19 01:07:36    669s] (I)       Metal4     (4H)      1866 
[07/19 01:07:36    669s] (I)       Metal5     (5V)         0 
[07/19 01:07:36    669s] (I)       TopMetal1  (6H)         0 
[07/19 01:07:36    669s] (I)       TopMetal2  (7V)         0 
[07/19 01:07:36    669s] (I)      ---------------------------
[07/19 01:07:36    669s] (I)                  Total   212031 
[07/19 01:07:36    669s] (I)      Finished Export ( CPU: 0.39 sec, Real: 0.20 sec, Curr Mem: 8.07 MB )
[07/19 01:07:36    669s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.82 sec, Real: 1.28 sec, Curr Mem: 8.07 MB )
[07/19 01:07:36    669s] [NR-eGR] Finished Early Global Route ( CPU: 2.84 sec, Real: 1.30 sec, Curr Mem: 7.98 MB )
[07/19 01:07:36    669s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:07:36    669s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:07:36    669s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:07:36    669s] (I)       Early Global Route                             100.00%  1307.29 sec  1308.58 sec  1.30 sec  2.84 sec 
[07/19 01:07:36    669s] (I)       +-Early Global Route kernel                     98.87%  1307.29 sec  1308.57 sec  1.28 sec  2.82 sec 
[07/19 01:07:36    669s] (I)       | +-Import and model                            33.86%  1307.29 sec  1307.73 sec  0.44 sec  0.44 sec 
[07/19 01:07:36    669s] (I)       | | +-Create place DB                            9.58%  1307.29 sec  1307.42 sec  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)       | | | +-Import place data                        9.57%  1307.29 sec  1307.42 sec  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read instances and placement           2.28%  1307.29 sec  1307.32 sec  0.03 sec  0.03 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read nets                              7.14%  1307.32 sec  1307.42 sec  0.09 sec  0.09 sec 
[07/19 01:07:36    669s] (I)       | | +-Create route DB                           23.19%  1307.42 sec  1307.72 sec  0.30 sec  0.30 sec 
[07/19 01:07:36    669s] (I)       | | | +-Import route data (8T)                  23.17%  1307.42 sec  1307.72 sec  0.30 sec  0.30 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read blockages ( Layer 1-7 )           9.32%  1307.44 sec  1307.56 sec  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read routing blockages               0.00%  1307.44 sec  1307.44 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read bump blockages                  0.00%  1307.44 sec  1307.44 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read instance blockages              8.73%  1307.44 sec  1307.55 sec  0.11 sec  0.11 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read PG blockages                    0.31%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read clock blockages                 0.00%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read other blockages                 0.00%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read halo blockages                  0.05%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read blackboxes                        0.00%  1307.56 sec  1307.56 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read prerouted                         0.49%  1307.56 sec  1307.57 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Read nets                              0.98%  1307.57 sec  1307.58 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Set up via pillars                     0.71%  1307.59 sec  1307.60 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Initialize 3D grid graph               0.35%  1307.60 sec  1307.60 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Model blockage capacity                7.90%  1307.61 sec  1307.71 sec  0.10 sec  0.10 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Initialize 3D capacity               7.41%  1307.61 sec  1307.70 sec  0.10 sec  0.10 sec 
[07/19 01:07:36    669s] (I)       | | +-Read aux data                              0.00%  1307.72 sec  1307.72 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | +-Others data preparation                    0.00%  1307.72 sec  1307.72 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | +-Create route kernel                        0.59%  1307.72 sec  1307.73 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | +-Global Routing                              37.98%  1307.73 sec  1308.23 sec  0.49 sec  1.40 sec 
[07/19 01:07:36    669s] (I)       | | +-Initialization                             1.23%  1307.73 sec  1307.75 sec  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)       | | +-Net group 1                               35.08%  1307.75 sec  1308.21 sec  0.45 sec  1.36 sec 
[07/19 01:07:36    669s] (I)       | | | +-Generate topology (8T)                   2.30%  1307.75 sec  1307.78 sec  0.03 sec  0.15 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1a                                 7.60%  1307.85 sec  1307.95 sec  0.10 sec  0.30 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Pattern routing (8T)                   5.01%  1307.85 sec  1307.91 sec  0.06 sec  0.26 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.35%  1307.91 sec  1307.93 sec  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Add via demand to 2D                   1.13%  1307.93 sec  1307.95 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1b                                 3.85%  1307.95 sec  1308.00 sec  0.05 sec  0.07 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Monotonic routing (8T)                 1.70%  1307.95 sec  1307.97 sec  0.02 sec  0.04 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1c                                 1.73%  1308.00 sec  1308.02 sec  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Two level Routing                      1.72%  1308.00 sec  1308.02 sec  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Two Level Routing (Regular)          1.45%  1308.00 sec  1308.02 sec  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Two Level Routing (Strong)           0.16%  1308.02 sec  1308.02 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1d                                 4.90%  1308.02 sec  1308.08 sec  0.06 sec  0.32 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Detoured routing (8T)                  4.89%  1308.02 sec  1308.08 sec  0.06 sec  0.32 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1e                                 0.72%  1308.08 sec  1308.09 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Route legalization                     0.66%  1308.08 sec  1308.09 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | | | +-Legalize Blockage Violations         0.65%  1308.08 sec  1308.09 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | | | +-Phase 1l                                 8.84%  1308.09 sec  1308.21 sec  0.11 sec  0.42 sec 
[07/19 01:07:36    669s] (I)       | | | | +-Layer assignment (8T)                  8.02%  1308.10 sec  1308.21 sec  0.10 sec  0.41 sec 
[07/19 01:07:36    669s] (I)       | +-Export cong map                              3.41%  1308.23 sec  1308.27 sec  0.04 sec  0.04 sec 
[07/19 01:07:36    669s] (I)       | | +-Export 2D cong map                         0.97%  1308.26 sec  1308.27 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | +-Extract Global 3D Wires                      0.75%  1308.27 sec  1308.28 sec  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)       | +-Track Assignment (8T)                        7.10%  1308.28 sec  1308.37 sec  0.09 sec  0.53 sec 
[07/19 01:07:36    669s] (I)       | | +-Initialization                             0.20%  1308.28 sec  1308.28 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | | +-Track Assignment Kernel                    6.75%  1308.28 sec  1308.37 sec  0.09 sec  0.53 sec 
[07/19 01:07:36    669s] (I)       | | +-Free Memory                                0.01%  1308.37 sec  1308.37 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | +-Export                                      15.22%  1308.37 sec  1308.57 sec  0.20 sec  0.39 sec 
[07/19 01:07:36    669s] (I)       | | +-Export DB wires                            5.64%  1308.37 sec  1308.45 sec  0.07 sec  0.21 sec 
[07/19 01:07:36    669s] (I)       | | | +-Export all nets (8T)                     4.85%  1308.38 sec  1308.44 sec  0.06 sec  0.16 sec 
[07/19 01:07:36    669s] (I)       | | | +-Set wire vias (8T)                       0.45%  1308.44 sec  1308.45 sec  0.01 sec  0.04 sec 
[07/19 01:07:36    669s] (I)       | | +-Report wirelength                          8.32%  1308.45 sec  1308.56 sec  0.11 sec  0.11 sec 
[07/19 01:07:36    669s] (I)       | | +-Update net boxes                           1.22%  1308.56 sec  1308.57 sec  0.02 sec  0.08 sec 
[07/19 01:07:36    669s] (I)       | | +-Update timing                              0.00%  1308.57 sec  1308.57 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)       | +-Postprocess design                           0.00%  1308.57 sec  1308.57 sec  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)      ======================= Summary by functions ========================
[07/19 01:07:36    669s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:07:36    669s] (I)      ---------------------------------------------------------------------
[07/19 01:07:36    669s] (I)        0  Early Global Route                  100.00%  1.30 sec  2.84 sec 
[07/19 01:07:36    669s] (I)        1  Early Global Route kernel            98.87%  1.28 sec  2.82 sec 
[07/19 01:07:36    669s] (I)        2  Global Routing                       37.98%  0.49 sec  1.40 sec 
[07/19 01:07:36    669s] (I)        2  Import and model                     33.86%  0.44 sec  0.44 sec 
[07/19 01:07:36    669s] (I)        2  Export                               15.22%  0.20 sec  0.39 sec 
[07/19 01:07:36    669s] (I)        2  Track Assignment (8T)                 7.10%  0.09 sec  0.53 sec 
[07/19 01:07:36    669s] (I)        2  Export cong map                       3.41%  0.04 sec  0.04 sec 
[07/19 01:07:36    669s] (I)        2  Extract Global 3D Wires               0.75%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        3  Net group 1                          35.08%  0.45 sec  1.36 sec 
[07/19 01:07:36    669s] (I)        3  Create route DB                      23.19%  0.30 sec  0.30 sec 
[07/19 01:07:36    669s] (I)        3  Create place DB                       9.58%  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)        3  Report wirelength                     8.32%  0.11 sec  0.11 sec 
[07/19 01:07:36    669s] (I)        3  Track Assignment Kernel               6.75%  0.09 sec  0.53 sec 
[07/19 01:07:36    669s] (I)        3  Export DB wires                       5.64%  0.07 sec  0.21 sec 
[07/19 01:07:36    669s] (I)        3  Initialization                        1.43%  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)        3  Update net boxes                      1.22%  0.02 sec  0.08 sec 
[07/19 01:07:36    669s] (I)        3  Export 2D cong map                    0.97%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        3  Create route kernel                   0.59%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        3  Free Memory                           0.01%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        4  Import route data (8T)               23.17%  0.30 sec  0.30 sec 
[07/19 01:07:36    669s] (I)        4  Import place data                     9.57%  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1l                              8.84%  0.11 sec  0.42 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1a                              7.60%  0.10 sec  0.30 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1d                              4.90%  0.06 sec  0.32 sec 
[07/19 01:07:36    669s] (I)        4  Export all nets (8T)                  4.85%  0.06 sec  0.16 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1b                              3.85%  0.05 sec  0.07 sec 
[07/19 01:07:36    669s] (I)        4  Generate topology (8T)                2.30%  0.03 sec  0.15 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1c                              1.73%  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)        4  Phase 1e                              0.72%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        4  Set wire vias (8T)                    0.45%  0.01 sec  0.04 sec 
[07/19 01:07:36    669s] (I)        5  Read blockages ( Layer 1-7 )          9.32%  0.12 sec  0.12 sec 
[07/19 01:07:36    669s] (I)        5  Read nets                             8.12%  0.11 sec  0.11 sec 
[07/19 01:07:36    669s] (I)        5  Layer assignment (8T)                 8.02%  0.10 sec  0.41 sec 
[07/19 01:07:36    669s] (I)        5  Model blockage capacity               7.90%  0.10 sec  0.10 sec 
[07/19 01:07:36    669s] (I)        5  Pattern routing (8T)                  5.01%  0.06 sec  0.26 sec 
[07/19 01:07:36    669s] (I)        5  Detoured routing (8T)                 4.89%  0.06 sec  0.32 sec 
[07/19 01:07:36    669s] (I)        5  Read instances and placement          2.28%  0.03 sec  0.03 sec 
[07/19 01:07:36    669s] (I)        5  Two level Routing                     1.72%  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)        5  Monotonic routing (8T)                1.70%  0.02 sec  0.04 sec 
[07/19 01:07:36    669s] (I)        5  Pattern Routing Avoiding Blockages    1.35%  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)        5  Add via demand to 2D                  1.13%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        5  Set up via pillars                    0.71%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        5  Route legalization                    0.66%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        5  Read prerouted                        0.49%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        5  Initialize 3D grid graph              0.35%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read instance blockages               8.73%  0.11 sec  0.11 sec 
[07/19 01:07:36    669s] (I)        6  Initialize 3D capacity                7.41%  0.10 sec  0.10 sec 
[07/19 01:07:36    669s] (I)        6  Two Level Routing (Regular)           1.45%  0.02 sec  0.02 sec 
[07/19 01:07:36    669s] (I)        6  Legalize Blockage Violations          0.65%  0.01 sec  0.01 sec 
[07/19 01:07:36    669s] (I)        6  Read PG blockages                     0.31%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Two Level Routing (Strong)            0.16%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] (I)        7  Allocate memory for PG via list       0.10%  0.00 sec  0.00 sec 
[07/19 01:07:36    669s] Running post-eGR process
[07/19 01:07:36    669s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:01.4)
[07/19 01:07:36    669s]     Routing using NR in eGR->NR Step done.
[07/19 01:07:36    669s] Net route status summary:
[07/19 01:07:36    669s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:36    669s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:36    669s] 
[07/19 01:07:36    669s] CCOPT: Done with clock implementation routing.
[07/19 01:07:36    669s] 
[07/19 01:07:36    669s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:22.5 real=0:00:10.7)
[07/19 01:07:36    669s]   Clock implementation routing done.
[07/19 01:07:36    669s]   Leaving CCOpt scope - extractRC...
[07/19 01:07:36    669s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:07:36    669s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:07:36    669s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:07:36    669s] RC Extraction called in multi-corner(2) mode.
[07/19 01:07:36    669s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:07:36    669s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:07:36    669s] RCMode: PreRoute
[07/19 01:07:36    669s]       RC Corner Indexes            0       1   
[07/19 01:07:36    669s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:07:36    669s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:36    669s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:36    669s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:07:36    669s] Shrink Factor                : 1.00000
[07/19 01:07:36    669s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:07:36    669s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:07:36    669s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:07:36    669s] eee: pegSigSF=1.070000
[07/19 01:07:36    669s] Initializing multi-corner resistance tables ...
[07/19 01:07:36    669s] eee: Grid unit RC data computation started
[07/19 01:07:36    669s] eee: Grid unit RC data computation completed
[07/19 01:07:36    669s] eee: l=1 avDens=0.041345 usedTrk=2970.484924 availTrk=71845.750989 sigTrk=2970.484924
[07/19 01:07:36    669s] eee: l=2 avDens=0.147386 usedTrk=14327.352400 availTrk=97209.519289 sigTrk=14327.352400
[07/19 01:07:36    669s] eee: l=3 avDens=0.129630 usedTrk=15710.490870 availTrk=121194.580542 sigTrk=15710.490870
[07/19 01:07:36    669s] eee: l=4 avDens=0.034960 usedTrk=4533.874629 availTrk=129688.875575 sigTrk=4533.874629
[07/19 01:07:36    669s] eee: l=5 avDens=0.035577 usedTrk=3517.383205 availTrk=98867.028109 sigTrk=3517.383205
[07/19 01:07:36    669s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:07:36    669s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:07:36    669s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:07:36    669s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:07:36    669s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.307458 uaWl=1.000000 uaWlH=0.119900 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:07:36    669s] eee: NetCapCache creation started. (Current Mem: 8895.445M) 
[07/19 01:07:36    669s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 8895.445M) 
[07/19 01:07:36    669s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:07:36    669s] eee: Metal Layers Info:
[07/19 01:07:36    669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:36    669s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:07:36    669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:36    669s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:07:36    669s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:36    669s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:36    669s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:07:36    669s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:07:36    669s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:07:36    669s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:07:36    669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:07:36    669s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:07:36    669s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:07:36    669s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:07:36    669s] eee: +----------------------------------------------------+
[07/19 01:07:36    669s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:07:36    669s] eee: +----------------------------------------------------+
[07/19 01:07:36    669s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:07:36    669s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:07:36    669s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:07:36    669s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:07:36    669s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:07:36    669s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:07:36    669s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:07:36    669s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 8895.445M)
[07/19 01:07:36    669s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:07:36    669s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:07:36    669s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:36    670s] End AAE Lib Interpolated Model. (MEM=3781.945312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:36    670s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:36    670s]   Clock DAG hash after routing clock trees: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]   CTS services accumulated run-time stats after routing clock trees:
[07/19 01:07:36    670s]     delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]     steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]   Clock DAG stats after routing clock trees:
[07/19 01:07:36    670s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:36    670s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:36    670s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:07:36    670s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:36    670s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:36    670s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:36    670s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:36    670s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]   Clock DAG net violations after routing clock trees:
[07/19 01:07:36    670s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:36    670s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/19 01:07:36    670s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:36    670s]   Primary reporting skew groups after routing clock trees:
[07/19 01:07:36    670s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:36    670s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:36    670s]   Skew group summary after routing clock trees:
[07/19 01:07:36    670s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]   CCOpt::Phase::Routing done. (took cpu=0:00:23.0 real=0:00:11.1)
[07/19 01:07:36    670s]   CCOpt::Phase::PostConditioning...
[07/19 01:07:36    670s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:36    670s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 01:07:36    670s] OPERPROF: Starting DPlace-Init at level 1, MEM:8895.4M, EPOCH TIME: 1752880056.688668
[07/19 01:07:36    670s] Processing tracks to init pin-track alignment.
[07/19 01:07:36    670s] z: 1, totalTracks: 1
[07/19 01:07:36    670s] z: 3, totalTracks: 1
[07/19 01:07:36    670s] z: 5, totalTracks: 1
[07/19 01:07:36    670s] z: 7, totalTracks: 1
[07/19 01:07:36    670s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:07:36    670s] Cell fpga_top LLGs are deleted
[07/19 01:07:36    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:36    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:36    670s] # Building fpga_top llgBox search-tree.
[07/19 01:07:36    670s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:8895.4M, EPOCH TIME: 1752880056.703738
[07/19 01:07:36    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:36    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:36    670s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:8895.4M, EPOCH TIME: 1752880056.704465
[07/19 01:07:36    670s] Max number of tech site patterns supported in site array is 256.
[07/19 01:07:36    670s] Core basic site is CoreSite
[07/19 01:07:36    670s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:07:36    670s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:07:36    670s] Fast DP-INIT is on for default
[07/19 01:07:36    670s] Keep-away cache is enable on metals: 1-7
[07/19 01:07:36    670s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:07:36    670s] Atter site array init, number of instance map data is 0.
[07/19 01:07:36    670s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.023, REAL:0.013, MEM:8895.4M, EPOCH TIME: 1752880056.717733
[07/19 01:07:36    670s] 
[07/19 01:07:36    670s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:07:36    670s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:07:36    670s] OPERPROF:     Starting CMU at level 3, MEM:8895.4M, EPOCH TIME: 1752880056.730452
[07/19 01:07:36    670s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:8895.4M, EPOCH TIME: 1752880056.732107
[07/19 01:07:36    670s] 
[07/19 01:07:36    670s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:07:36    670s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.042, REAL:0.031, MEM:8895.4M, EPOCH TIME: 1752880056.734500
[07/19 01:07:36    670s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:8895.4M, EPOCH TIME: 1752880056.734540
[07/19 01:07:36    670s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:8895.4M, EPOCH TIME: 1752880056.734672
[07/19 01:07:36    670s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=8895.4MB).
[07/19 01:07:36    670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.049, MEM:8895.4M, EPOCH TIME: 1752880056.738139
[07/19 01:07:36    670s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:36    670s]   Removing CTS place status from clock tree and sinks.
[07/19 01:07:36    670s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[07/19 01:07:36    670s]   Legalizer reserving space for clock trees
[07/19 01:07:36    670s]   PostConditioning...
[07/19 01:07:36    670s]     PostConditioning active optimizations:
[07/19 01:07:36    670s]      - DRV fixing with initial upsizing, sizing and buffering
[07/19 01:07:36    670s]      - Skew fixing with sizing
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Currently running CTS, using active skew data
[07/19 01:07:36    670s]     ProEngine running partially connected to DB
[07/19 01:07:36    670s]     Reset bufferability constraints...
[07/19 01:07:36    670s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/19 01:07:36    670s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:36    670s]     PostConditioning Upsizing To Fix DRVs...
[07/19 01:07:36    670s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:36    670s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Statistics: Fix DRVs (initial upsizing):
[07/19 01:07:36    670s]       ========================================
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Cell changes by Net Type:
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       top                0            0           0            0                    0                0
[07/19 01:07:36    670s]       trunk              0            0           0            0                    0                0
[07/19 01:07:36    670s]       leaf               0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Total              0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:07:36    670s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:36    670s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:36    670s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:36    670s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:36    670s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:36    670s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:36    670s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:36    670s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:36    670s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:36    670s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:36    670s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:36    670s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:07:36    670s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:36    670s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:36    670s]     Recomputing CTS skew targets...
[07/19 01:07:36    670s]     Resolving skew group constraints...
[07/19 01:07:36    670s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:07:36    670s]     Resolving skew group constraints done.
[07/19 01:07:36    670s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:36    670s]     PostConditioning Fixing DRVs...
[07/19 01:07:36    670s]       Clock DAG hash before 'PostConditioning Fixing DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:36    670s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Statistics: Fix DRVs (cell sizing):
[07/19 01:07:36    670s]       ===================================
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Cell changes by Net Type:
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       top                0            0           0            0                    0                0
[07/19 01:07:36    670s]       trunk              0            0           0            0                    0                0
[07/19 01:07:36    670s]       leaf               0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Total              0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:07:36    670s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Clock DAG hash after 'PostConditioning Fixing DRVs': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:36    670s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:36    670s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:36    670s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:36    670s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:36    670s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:36    670s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:36    670s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:36    670s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:36    670s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:36    670s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:36    670s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/19 01:07:36    670s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:07:36    670s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:36    670s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:36    670s]     Buffering to fix DRVs...
[07/19 01:07:36    670s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/19 01:07:36    670s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:07:36    670s]     Inserted 0 buffers and inverters.
[07/19 01:07:36    670s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/19 01:07:36    670s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/19 01:07:36    670s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]       steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:36    670s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:36    670s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:07:36    670s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:36    670s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:36    670s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:36    670s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:36    670s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:36    670s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:36    670s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:36    670s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:36    670s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:36    670s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/19 01:07:36    670s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:36    670s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Slew Diagnostics: After DRV fixing
[07/19 01:07:36    670s]     ==================================
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Global Causes:
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     -----
[07/19 01:07:36    670s]     Cause
[07/19 01:07:36    670s]     -----
[07/19 01:07:36    670s]       (empty table)
[07/19 01:07:36    670s]     -----
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Top 5 overslews:
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     ---------------------------------
[07/19 01:07:36    670s]     Overslew    Causes    Driving Pin
[07/19 01:07:36    670s]     ---------------------------------
[07/19 01:07:36    670s]       (empty table)
[07/19 01:07:36    670s]     ---------------------------------
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]     Cause    Occurences
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]       (empty table)
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]     Cause    Occurences
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]       (empty table)
[07/19 01:07:36    670s]     -------------------
[07/19 01:07:36    670s]     
[07/19 01:07:36    670s]     PostConditioning Fixing Skew by cell sizing...
[07/19 01:07:36    670s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:36    670s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:36    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:36    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:36    670s]       Path optimization required 0 stage delay updates 
[07/19 01:07:36    670s]       Resized 0 clock insts to decrease delay.
[07/19 01:07:36    670s]       Fixing short paths with downsize only
[07/19 01:07:36    670s]       Path optimization required 0 stage delay updates 
[07/19 01:07:36    670s]       Resized 0 clock insts to increase delay.
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Statistics: Fix Skew (cell sizing):
[07/19 01:07:36    670s]       ===================================
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Cell changes by Net Type:
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       top                0            0           0            0                    0                0
[07/19 01:07:36    670s]       trunk              0            0           0            0                    0                0
[07/19 01:07:36    670s]       leaf               0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       Total              0            0           0            0                    0                0
[07/19 01:07:36    670s]       -------------------------------------------------------------------------------------------------
[07/19 01:07:36    670s]       
[07/19 01:07:36    670s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:07:36    670s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:07:36    670s]       
[07/19 01:07:37    670s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:37    670s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         delay calculator: calls=6324, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:37    670s]         steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:37    670s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:37    670s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:37    670s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:07:37    670s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:37    670s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:37    670s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:37    670s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:37    670s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:37    670s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:37    670s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:37    670s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:37    670s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:37    670s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:37    670s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:07:37    670s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:37    670s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:37    670s]     Reconnecting optimized routes...
[07/19 01:07:37    670s]     Reset timing graph...
[07/19 01:07:37    670s] Ignoring AAE DB Resetting ...
[07/19 01:07:37    670s]     Reset timing graph done.
[07/19 01:07:37    670s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:37    670s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/19 01:07:37    670s]     Set dirty flag on 0 instances, 0 nets
[07/19 01:07:37    670s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:07:37    670s]   PostConditioning done.
[07/19 01:07:37    670s] Net route status summary:
[07/19 01:07:37    670s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:37    670s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:07:37    670s]   Update timing and DAG stats after post-conditioning...
[07/19 01:07:37    670s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:37    670s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:37    670s] End AAE Lib Interpolated Model. (MEM=3786.050781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:37    670s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:37    670s]   Clock DAG hash after post-conditioning: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:37    670s]   CTS services accumulated run-time stats after post-conditioning:
[07/19 01:07:37    670s]     delay calculator: calls=6326, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:37    670s]     steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:37    670s]   Clock DAG stats after post-conditioning:
[07/19 01:07:37    670s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:37    670s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:37    670s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:07:37    670s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:37    670s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:37    670s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:37    670s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:37    670s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:37    670s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:37    670s]   Clock DAG net violations after post-conditioning:
[07/19 01:07:37    670s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:37    670s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/19 01:07:37    670s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:37    670s]   Primary reporting skew groups after post-conditioning:
[07/19 01:07:37    670s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:37    670s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:37    670s]   Skew group summary after post-conditioning:
[07/19 01:07:37    670s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:37    670s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.6 real=0:00:00.5)
[07/19 01:07:37    670s]   Setting CTS place status to fixed for clock tree and sinks.
[07/19 01:07:37    670s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/19 01:07:37    670s]   Post-balance tidy up or trial balance steps...
[07/19 01:07:37    670s]   Clock DAG hash at end of CTS: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:37    670s]   CTS services accumulated run-time stats at end of CTS:
[07/19 01:07:37    670s]     delay calculator: calls=6326, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:37    670s]     steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG stats at end of CTS:
[07/19 01:07:37    670s]   ==============================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -------------------------------------------------------
[07/19 01:07:37    670s]   Cell type                 Count    Area     Capacitance
[07/19 01:07:37    670s]   -------------------------------------------------------
[07/19 01:07:37    670s]   Buffers                     0      0.000       0.000
[07/19 01:07:37    670s]   Inverters                   0      0.000       0.000
[07/19 01:07:37    670s]   Integrated Clock Gates      0      0.000       0.000
[07/19 01:07:37    670s]   Discrete Clock Gates        0      0.000       0.000
[07/19 01:07:37    670s]   Clock Logic                 0      0.000       0.000
[07/19 01:07:37    670s]   All                         0      0.000       0.000
[07/19 01:07:37    670s]   -------------------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG miscellaneous counts at end of CTS:
[07/19 01:07:37    670s]   =============================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   ------------------------------
[07/19 01:07:37    670s]   Type                     Count
[07/19 01:07:37    670s]   ------------------------------
[07/19 01:07:37    670s]   Roots                      2
[07/19 01:07:37    670s]   Preserved Ports            0
[07/19 01:07:37    670s]   Multiple Clock Inputs      0
[07/19 01:07:37    670s]   ------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG sink counts at end of CTS:
[07/19 01:07:37    670s]   ====================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -------------------------
[07/19 01:07:37    670s]   Sink type           Count
[07/19 01:07:37    670s]   -------------------------
[07/19 01:07:37    670s]   Regular             5397
[07/19 01:07:37    670s]   Enable Latch           0
[07/19 01:07:37    670s]   Load Capacitance       0
[07/19 01:07:37    670s]   Antenna Diode          0
[07/19 01:07:37    670s]   Node Sink              0
[07/19 01:07:37    670s]   Total               5397
[07/19 01:07:37    670s]   -------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG wire lengths at end of CTS:
[07/19 01:07:37    670s]   =====================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   --------------------
[07/19 01:07:37    670s]   Type     Wire Length
[07/19 01:07:37    670s]   --------------------
[07/19 01:07:37    670s]   Top         0.000
[07/19 01:07:37    670s]   Trunk       0.000
[07/19 01:07:37    670s]   Leaf        0.000
[07/19 01:07:37    670s]   Total       0.000
[07/19 01:07:37    670s]   --------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG hp wire lengths at end of CTS:
[07/19 01:07:37    670s]   ========================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -----------------------
[07/19 01:07:37    670s]   Type     hp Wire Length
[07/19 01:07:37    670s]   -----------------------
[07/19 01:07:37    670s]   Top          0.000
[07/19 01:07:37    670s]   Trunk        0.000
[07/19 01:07:37    670s]   Leaf         0.000
[07/19 01:07:37    670s]   Total        0.000
[07/19 01:07:37    670s]   -----------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG capacitances at end of CTS:
[07/19 01:07:37    670s]   =====================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   --------------------------------
[07/19 01:07:37    670s]   Type     Gate     Wire     Total
[07/19 01:07:37    670s]   --------------------------------
[07/19 01:07:37    670s]   Top      0.000    0.000    0.000
[07/19 01:07:37    670s]   Trunk    0.000    0.000    0.000
[07/19 01:07:37    670s]   Leaf     0.000    0.000    0.000
[07/19 01:07:37    670s]   Total    0.000    0.000    0.000
[07/19 01:07:37    670s]   --------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG sink capacitances at end of CTS:
[07/19 01:07:37    670s]   ==========================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -----------------------------------------------
[07/19 01:07:37    670s]   Total    Average    Std. Dev.    Min      Max
[07/19 01:07:37    670s]   -----------------------------------------------
[07/19 01:07:37    670s]   0.000     0.000       0.000      0.000    0.000
[07/19 01:07:37    670s]   -----------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG net violations at end of CTS:
[07/19 01:07:37    670s]   =======================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------
[07/19 01:07:37    670s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------
[07/19 01:07:37    670s]   Fanout      -        1       5217          0        5217    [5217]
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/19 01:07:37    670s]   ====================================================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/19 01:07:37    670s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   Leaf        0.211       2       0.000       0.000      0.000    0.000    {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}         -
[07/19 01:07:37    670s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Primary reporting skew groups summary at end of CTS:
[07/19 01:07:37    670s]   ====================================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Skew group summary at end of CTS:
[07/19 01:07:37    670s]   =================================
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   MAX_DEALY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:07:37    670s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:07:37    670s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Found a total of 0 clock tree pins with a slew violation.
[07/19 01:07:37    670s]   
[07/19 01:07:37    670s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:07:37    670s] Synthesizing clock trees done.
[07/19 01:07:37    670s] Tidy Up And Update Timing...
[07/19 01:07:37    670s] External - Set all clocks to propagated mode...
[07/19 01:07:37    670s] Innovus updating I/O latencies
[07/19 01:07:38    673s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:07:38    673s] #################################################################################
[07/19 01:07:38    673s] # Design Stage: PreRoute
[07/19 01:07:38    673s] # Design Name: fpga_top
[07/19 01:07:38    673s] # Design Mode: 130nm
[07/19 01:07:38    673s] # Analysis Mode: MMMC OCV 
[07/19 01:07:38    673s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:07:38    673s] # Signoff Settings: SI Off 
[07/19 01:07:38    673s] #################################################################################
[07/19 01:07:38    675s] Calculate early delays in OCV mode...
[07/19 01:07:38    675s] Calculate late delays in OCV mode...
[07/19 01:07:38    675s] Calculate late delays in OCV mode...
[07/19 01:07:38    675s] Calculate early delays in OCV mode...
[07/19 01:07:38    675s] Topological Sorting (REAL = 0:00:00.0, MEM = 8893.4M, InitMEM = 8893.4M)
[07/19 01:07:38    675s] Start delay calculation (fullDC) (8 T). (MEM=3924.17)
[07/19 01:07:39    675s] End AAE Lib Interpolated Model. (MEM=3942.074219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:39    678s] Total number of fetched objects 44468
[07/19 01:07:39    679s] Total number of fetched objects 44468
[07/19 01:07:39    679s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/19 01:07:40    680s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[07/19 01:07:40    680s] End delay calculation. (MEM=4049.62 CPU=0:00:02.9 REAL=0:00:01.0)
[07/19 01:07:40    680s] End delay calculation (fullDC). (MEM=4049.62 CPU=0:00:04.8 REAL=0:00:02.0)
[07/19 01:07:40    680s] *** CDM Built up (cpu=0:00:06.9  real=0:00:02.0  mem= 8976.8M) ***
[07/19 01:07:40    680s] Setting all clocks to propagated mode.
[07/19 01:07:40    680s] External - Set all clocks to propagated mode done. (took cpu=0:00:10.0 real=0:00:03.3)
[07/19 01:07:40    680s] Clock DAG hash after update timingGraph: de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:07:40    680s] CTS services accumulated run-time stats after update timingGraph:
[07/19 01:07:40    680s]   delay calculator: calls=6326, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:40    680s]   steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:40    680s] Clock DAG stats after update timingGraph:
[07/19 01:07:40    680s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:07:40    680s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:07:40    680s]   misc counts      : r=2, pp=0, mci=0
[07/19 01:07:40    680s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:07:40    680s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:07:40    680s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:07:40    680s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:07:40    680s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:40    680s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:07:40    680s] Clock DAG net violations after update timingGraph:
[07/19 01:07:40    680s]   Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:07:40    680s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/19 01:07:40    680s]   Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:07:40    680s] Primary reporting skew groups after update timingGraph:
[07/19 01:07:40    680s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:40    680s]       min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:07:40    680s]       max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:07:40    680s] Skew group summary after update timingGraph:
[07/19 01:07:40    680s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:40    680s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:07:40    680s] Logging CTS constraint violations...
[07/19 01:07:40    680s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[07/19 01:07:40    680s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (1677.945,1572.135), in power domain auto-default, has 5317 fanout.
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] Type 'man IMPCCOPT-1157' for more detail.
[07/19 01:07:40    680s] Logging CTS constraint violations done.
[07/19 01:07:40    680s] Tidy Up And Update Timing done. (took cpu=0:00:10.1 real=0:00:03.4)
[07/19 01:07:40    680s] Runtime done. (took cpu=0:02:40 real=0:00:52.7)
[07/19 01:07:40    680s] Runtime Report Coverage % = 99.9
[07/19 01:07:40    680s] Runtime Summary
[07/19 01:07:40    680s] ===============
[07/19 01:07:40    680s] Clock Runtime:  (20%) Core CTS          10.70 (Init 4.72, Construction 1.19, Implementation 2.00, eGRPC 0.67, PostConditioning 0.55, Other 1.57)
[07/19 01:07:40    680s] Clock Runtime:  (24%) CTS services      13.14 (RefinePlace 1.84, EarlyGlobalClock 2.44, NanoRoute 8.00, ExtractRC 0.86, TimingAnalysis 0.00)
[07/19 01:07:40    680s] Clock Runtime:  (54%) Other CTS         28.82 (Init 1.63, CongRepair/EGR-DP 23.90, TimingUpdate 3.30, Other 0.00)
[07/19 01:07:40    680s] Clock Runtime: (100%) Total             52.66
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] Runtime Summary:
[07/19 01:07:40    680s] ================
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:07:40    680s] wall   % time  children  called  name
[07/19 01:07:40    680s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:07:40    680s] 52.69  100.00   52.69      0       
[07/19 01:07:40    680s] 52.69  100.00   52.66      1     Runtime
[07/19 01:07:40    680s]  1.20    2.28    0.00      1     Updating ideal nets and annotations
[07/19 01:07:40    680s]  1.36    2.57    1.36      1     CCOpt::Phase::Initialization
[07/19 01:07:40    680s]  1.36    2.57    0.16      1       Check Prerequisites
[07/19 01:07:40    680s]  0.16    0.31    0.00      1         Leaving CCOpt scope - CheckPlace
[07/19 01:07:40    680s]  3.61    6.85    3.55      1     CCOpt::Phase::PreparingToBalance
[07/19 01:07:40    680s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/19 01:07:40    680s]  1.47    2.78    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/19 01:07:40    680s]  0.19    0.35    0.11      1       Legalization setup
[07/19 01:07:40    680s]  0.09    0.18    0.00      2         Leaving CCOpt scope - Initializing placement interface
[07/19 01:07:40    680s]  0.02    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:07:40    680s]  1.90    3.60    0.00      1       Validating CTS configuration
[07/19 01:07:40    680s]  0.00    0.00    0.00      1         Checking module port directions
[07/19 01:07:40    680s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/19 01:07:40    680s]  0.18    0.35    0.05      1     Preparing To Balance
[07/19 01:07:40    680s]  0.02    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:07:40    680s]  0.03    0.06    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:07:40    680s] 25.99   49.33   25.99      1     CCOpt::Phase::Construction
[07/19 01:07:40    680s] 25.50   48.40   25.48      1       Stage::Clustering
[07/19 01:07:40    680s]  1.22    2.31    1.11      1         Clustering
[07/19 01:07:40    680s]  0.12    0.22    0.00      1           Initialize for clustering
[07/19 01:07:40    680s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[07/19 01:07:40    680s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[07/19 01:07:40    680s]  0.18    0.35    0.00      1           Bottom-up phase
[07/19 01:07:40    680s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.80    1.53    0.76      1           Legalizing clock trees
[07/19 01:07:40    680s]  0.68    1.30    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/19 01:07:40    680s]  0.02    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:07:40    680s]  0.05    0.09    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/19 01:07:40    680s]  0.01    0.03    0.00      1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s] 24.27   46.05   24.15      1         CongRepair After Initial Clustering
[07/19 01:07:40    680s] 23.84   45.24   23.65      1           Leaving CCOpt scope - Early Global Route
[07/19 01:07:40    680s]  1.14    2.15    0.00      1             Early Global Route - eGR only step
[07/19 01:07:40    680s] 22.51   42.73    0.00      1             Congestion Repair
[07/19 01:07:40    680s]  0.28    0.54    0.00      1           Leaving CCOpt scope - extractRC
[07/19 01:07:40    680s]  0.02    0.04    0.00      1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.15    0.29    0.15      1       Stage::DRV Fixing
[07/19 01:07:40    680s]  0.07    0.14    0.00      1         Fixing clock tree slew time and max cap violations
[07/19 01:07:40    680s]  0.08    0.16    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/19 01:07:40    680s]  0.33    0.64    0.33      1       Stage::Insertion Delay Reduction
[07/19 01:07:40    680s]  0.06    0.11    0.00      1         Removing unnecessary root buffering
[07/19 01:07:40    680s]  0.06    0.11    0.00      1         Removing unconstrained drivers
[07/19 01:07:40    680s]  0.07    0.13    0.00      1         Reducing insertion delay 1
[07/19 01:07:40    680s]  0.07    0.13    0.00      1         Removing longest path buffering
[07/19 01:07:40    680s]  0.08    0.15    0.00      1         Reducing delay of long paths
[07/19 01:07:40    680s]  2.57    4.88    2.57      1     CCOpt::Phase::Implementation
[07/19 01:07:40    680s]  0.21    0.39    0.20      1       Stage::Reducing Power
[07/19 01:07:40    680s]  0.06    0.12    0.00      1         Improving clock tree routing
[07/19 01:07:40    680s]  0.06    0.11    0.00      1         Reducing clock tree power 1
[07/19 01:07:40    680s]  0.00    0.00    0.00      1           Legalizing clock trees
[07/19 01:07:40    680s]  0.08    0.14    0.00      1         Reducing clock tree power 2
[07/19 01:07:40    680s]  0.79    1.50    0.79      1       Stage::Balancing
[07/19 01:07:40    680s]  0.08    0.16    0.00      1         Improving subtree skew
[07/19 01:07:40    680s]  0.08    0.14    0.00      1         Offloading subtrees by buffering
[07/19 01:07:40    680s]  0.43    0.82    0.35      1         AdjustingMinPinPIDs for balancing
[07/19 01:07:40    680s]  0.26    0.50    0.22      1           Approximately balancing fragments step
[07/19 01:07:40    680s]  0.10    0.20    0.00      1             Resolve constraints - Approximately balancing fragments
[07/19 01:07:40    680s]  0.01    0.01    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[07/19 01:07:40    680s]  0.04    0.08    0.00      1             Moving gates to improve sub-tree skew
[07/19 01:07:40    680s]  0.03    0.07    0.00      1             Approximately balancing fragments bottom up
[07/19 01:07:40    680s]  0.04    0.07    0.00      1             Approximately balancing fragments, wire and cell delays
[07/19 01:07:40    680s]  0.09    0.17    0.00      1           Improving fragments clock skew
[07/19 01:07:40    680s]  0.12    0.23    0.06      1         Approximately balancing step
[07/19 01:07:40    680s]  0.03    0.05    0.00      1           Resolve constraints - Approximately balancing
[07/19 01:07:40    680s]  0.04    0.07    0.00      1           Approximately balancing, wire and cell delays
[07/19 01:07:40    680s]  0.08    0.14    0.00      1         Approximately balancing paths
[07/19 01:07:40    680s]  0.94    1.79    0.84      1       Stage::Polishing
[07/19 01:07:40    680s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.06    0.11    0.00      1         Merging balancing drivers for power
[07/19 01:07:40    680s]  0.08    0.16    0.00      1         Improving clock skew
[07/19 01:07:40    680s]  0.14    0.26    0.05      1         Moving gates to reduce wire capacitance
[07/19 01:07:40    680s]  0.03    0.05    0.00      1           Artificially removing short and long paths
[07/19 01:07:40    680s]  0.02    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/19 01:07:40    680s]  0.00    0.00    0.00      1             Legalizing clock trees
[07/19 01:07:40    680s]  0.01    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/19 01:07:40    680s]  0.00    0.00    0.00      1             Legalizing clock trees
[07/19 01:07:40    680s]  0.11    0.21    0.03      1         Reducing clock tree power 3
[07/19 01:07:40    680s]  0.03    0.05    0.00      1           Artificially removing short and long paths
[07/19 01:07:40    680s]  0.00    0.00    0.00      1           Legalizing clock trees
[07/19 01:07:40    680s]  0.10    0.19    0.00      1         Improving insertion delay
[07/19 01:07:40    680s]  0.35    0.67    0.28      1         Wire Opt OverFix
[07/19 01:07:40    680s]  0.16    0.30    0.08      1           Wire Reduction extra effort
[07/19 01:07:40    680s]  0.03    0.05    0.00      1             Artificially removing short and long paths
[07/19 01:07:40    680s]  0.02    0.03    0.00      1             Global shorten wires A0
[07/19 01:07:40    680s]  0.02    0.03    0.00      2             Move For Wirelength - core
[07/19 01:07:40    680s]  0.01    0.01    0.00      1             Global shorten wires A1
[07/19 01:07:40    680s]  0.01    0.01    0.00      1             Global shorten wires B
[07/19 01:07:40    680s]  0.01    0.02    0.00      1             Move For Wirelength - branch
[07/19 01:07:40    680s]  0.12    0.22    0.12      1           Optimizing orientation
[07/19 01:07:40    680s]  0.12    0.22    0.00      1             FlipOpt
[07/19 01:07:40    680s]  0.64    1.21    0.59      1       Stage::Updating netlist
[07/19 01:07:40    680s]  0.02    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:07:40    680s]  0.57    1.08    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/19 01:07:40    680s]  2.65    5.02    2.41      1     CCOpt::Phase::eGRPC
[07/19 01:07:40    680s]  1.18    2.24    1.11      1       Leaving CCOpt scope - Routing Tools
[07/19 01:07:40    680s]  1.11    2.11    0.00      1         Early Global Route - eGR only step
[07/19 01:07:40    680s]  0.28    0.54    0.00      1       Leaving CCOpt scope - extractRC
[07/19 01:07:40    680s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:07:40    680s]  0.00    0.00    0.00      1       Loading clock net RC data
[07/19 01:07:40    680s]  0.00    0.00    0.00      1         Preprocessing clock nets
[07/19 01:07:40    680s]  0.00    0.00    0.00      1       Disconnecting
[07/19 01:07:40    680s]  0.02    0.04    0.02      1       Reset bufferability constraints
[07/19 01:07:40    680s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.08    0.15    0.01      1       eGRPC Moving buffers
[07/19 01:07:40    680s]  0.01    0.03    0.00      1         Violation analysis
[07/19 01:07:40    680s]  0.12    0.22    0.03      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/19 01:07:40    680s]  0.03    0.05    0.00      1         Artificially removing short and long paths
[07/19 01:07:40    680s]  0.07    0.12    0.00      1       eGRPC Fixing DRVs
[07/19 01:07:40    680s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[07/19 01:07:40    680s]  0.01    0.02    0.00      1       Violation analysis
[07/19 01:07:40    680s]  0.02    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:07:40    680s]  0.59    1.11    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/19 01:07:40    680s] 11.08   21.03   10.96      1     CCOpt::Phase::Routing
[07/19 01:07:40    680s] 10.66   20.23   10.51      1       Leaving CCOpt scope - Routing Tools
[07/19 01:07:40    680s]  1.12    2.13    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/19 01:07:40    680s]  8.00   15.19    0.00      1         NanoRoute
[07/19 01:07:40    680s]  1.39    2.63    0.00      1         Route Remaining Unrouted Nets
[07/19 01:07:40    680s]  0.29    0.56    0.00      1       Leaving CCOpt scope - extractRC
[07/19 01:07:40    680s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.55    1.04    0.37      1     CCOpt::Phase::PostConditioning
[07/19 01:07:40    680s]  0.05    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:07:40    680s]  0.00    0.00    0.00      1       Reset bufferability constraints
[07/19 01:07:40    680s]  0.07    0.14    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/19 01:07:40    680s]  0.03    0.05    0.00      1       Recomputing CTS skew targets
[07/19 01:07:40    680s]  0.06    0.11    0.00      1       PostConditioning Fixing DRVs
[07/19 01:07:40    680s]  0.07    0.13    0.00      1       Buffering to fix DRVs
[07/19 01:07:40    680s]  0.08    0.16    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/19 01:07:40    680s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[07/19 01:07:40    680s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/19 01:07:40    680s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:07:40    680s]  0.06    0.12    0.00      1     Post-balance tidy up or trial balance steps
[07/19 01:07:40    680s]  3.40    6.46    3.30      1     Tidy Up And Update Timing
[07/19 01:07:40    680s]  3.30    6.25    0.00      1       External - Set all clocks to propagated mode
[07/19 01:07:40    680s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:07:40    680s] (I)      Release Steiner core (key=)
[07/19 01:07:40    680s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:07:40    680s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:8958.8M, EPOCH TIME: 1752880060.690772
[07/19 01:07:40    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:07:40    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:40    680s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:40    680s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:40    680s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.090, REAL:0.023, MEM:8990.8M, EPOCH TIME: 1752880060.713856
[07/19 01:07:40    680s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:07:40    680s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:07:40    680s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:02:35.8/0:00:50.2 (3.1), totSession cpu/real = 0:11:21.9/0:25:03.3 (0.5), mem = 8990.8M
[07/19 01:07:40    680s] 
[07/19 01:07:40    680s] =============================================================================================
[07/19 01:07:40    680s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 23.14-s088_1
[07/19 01:07:40    680s] =============================================================================================
[07/19 01:07:40    680s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:07:40    680s] ---------------------------------------------------------------------------------------------
[07/19 01:07:40    680s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:07:40    680s] [ IncrReplace            ]      1   0:00:18.7  (  37.3 % )     0:00:22.5 /  0:01:45.1    4.7
[07/19 01:07:40    680s] [ RefinePlace            ]      4   0:00:02.8  (   5.6 % )     0:00:02.8 /  0:00:06.2    2.2
[07/19 01:07:40    680s] [ DetailPlaceInit        ]     11   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.5    1.2
[07/19 01:07:40    680s] [ EarlyGlobalRoute       ]      5   0:00:05.8  (  11.5 % )     0:00:05.8 /  0:00:09.3    1.6
[07/19 01:07:40    680s] [ DetailRoute            ]      1   0:00:01.7  (   3.5 % )     0:00:01.7 /  0:00:10.1    5.8
[07/19 01:07:40    680s] [ ExtractRC              ]      4   0:00:01.1  (   2.2 % )     0:00:01.1 /  0:00:01.1    1.0
[07/19 01:07:40    680s] [ FullDelayCalc          ]      2   0:00:03.5  (   7.0 % )     0:00:03.8 /  0:00:17.5    4.7
[07/19 01:07:40    680s] [ TimingUpdate           ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:01.4    3.4
[07/19 01:07:40    680s] [ MISC                   ]          0:00:15.7  (  31.2 % )     0:00:15.7 /  0:00:19.8    1.3
[07/19 01:07:40    680s] ---------------------------------------------------------------------------------------------
[07/19 01:07:40    680s]  CTS #1 TOTAL                       0:00:50.2  ( 100.0 % )     0:00:50.2 /  0:02:35.8    3.1
[07/19 01:07:40    680s] ---------------------------------------------------------------------------------------------
[07/19 01:07:40    680s] Synthesizing clock trees with CCOpt done.
[07/19 01:07:40    681s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:07:40    681s] UM:*                                                                   cts
[07/19 01:07:40    681s] Begin: Reorder Scan Chains
[07/19 01:07:40    681s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 01:07:40    681s] Type 'man IMPSP-9025' for more detail.
[07/19 01:07:40    681s] End: Reorder Scan Chains
[07/19 01:07:40    681s] Set place::cacheFPlanSiteMark to 0
[07/19 01:07:40    681s] Cell fpga_top LLGs are deleted
[07/19 01:07:40    681s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:40    681s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:40    681s] Info: pop threads available for lower-level modules during optimization.
[07/19 01:07:40    681s] (clock_opt_design): dumping clock statistics to metric
[07/19 01:07:40    681s] Ignoring AAE DB Resetting ...
[07/19 01:07:40    681s] Updating timing graph...
[07/19 01:07:40    681s]   
[07/19 01:07:40    681s]   Leaving CCOpt scope - BuildTimeGraph...
[07/19 01:07:40    681s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:07:40    681s] #################################################################################
[07/19 01:07:40    681s] # Design Stage: PreRoute
[07/19 01:07:40    681s] # Design Name: fpga_top
[07/19 01:07:40    681s] # Design Mode: 130nm
[07/19 01:07:40    681s] # Analysis Mode: MMMC OCV 
[07/19 01:07:40    681s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:07:40    681s] # Signoff Settings: SI Off 
[07/19 01:07:40    681s] #################################################################################
[07/19 01:07:41    682s] Calculate early delays in OCV mode...
[07/19 01:07:41    682s] Calculate late delays in OCV mode...
[07/19 01:07:41    682s] Topological Sorting (REAL = 0:00:00.0, MEM = 6640.8M, InitMEM = 6640.8M)
[07/19 01:07:41    682s] Start delay calculation (fullDC) (8 T). (MEM=4019.21)
[07/19 01:07:41    683s] End AAE Lib Interpolated Model. (MEM=4036.855469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:42    691s] Total number of fetched objects 44468
[07/19 01:07:42    692s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:07:42    692s] End delay calculation. (MEM=4061.48 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 01:07:42    692s] End delay calculation (fullDC). (MEM=4061.48 CPU=0:00:09.3 REAL=0:00:01.0)
[07/19 01:07:42    692s] *** CDM Built up (cpu=0:00:11.0  real=0:00:02.0  mem= 6274.6M) ***
[07/19 01:07:43    692s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:11.2 real=0:00:02.2)
[07/19 01:07:43    692s] Updating timing graph done.
[07/19 01:07:43    692s] Updating latch analysis...
[07/19 01:07:43    692s]   Leaving CCOpt scope - Updating latch analysis...
[07/19 01:07:43    693s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:01.2 real=0:00:00.2)
[07/19 01:07:43    693s] Updating latch analysis done.
[07/19 01:07:43    693s] Updating ideal nets and annotations...
[07/19 01:07:43    693s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/19 01:07:43    693s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:43    693s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/19 01:07:43    693s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/19 01:07:43    693s] Affected nets:
[07/19 01:07:43    693s] prog_clk[0]
[07/19 01:07:43    693s] clk[0]
[07/19 01:07:43    693s] 
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early...
[07/19 01:07:43    693s] End AAE Lib Interpolated Model. (MEM=4028.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early...
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late...
[07/19 01:07:43    693s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:07:43    693s] Clock DAG hash : de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:07:43    693s] CTS services accumulated run-time stats :
[07/19 01:07:43    693s]   delay calculator: calls=6334, total_wall_time=0.196s, mean_wall_time=0.031ms
[07/19 01:07:43    693s]   steiner router: calls=6315, total_wall_time=0.051s, mean_wall_time=0.008ms
[07/19 01:07:43    693s] UM: Running design category ...
[07/19 01:07:43    693s] Cell fpga_top LLGs are deleted
[07/19 01:07:43    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6660.6M, EPOCH TIME: 1752880063.404746
[07/19 01:07:43    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6660.6M, EPOCH TIME: 1752880063.406425
[07/19 01:07:43    693s] Max number of tech site patterns supported in site array is 256.
[07/19 01:07:43    693s] Core basic site is CoreSite
[07/19 01:07:43    693s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:07:43    693s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:07:43    693s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:07:43    693s] SiteArray: use 3,354,624 bytes
[07/19 01:07:43    693s] SiteArray: current memory after site array memory allocation 6306.6M
[07/19 01:07:43    693s] SiteArray: FP blocked sites are writable
[07/19 01:07:43    693s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6306.6M, EPOCH TIME: 1752880063.421532
[07/19 01:07:43    693s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 01:07:43    693s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.013, REAL:0.005, MEM:6306.6M, EPOCH TIME: 1752880063.426102
[07/19 01:07:43    693s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:07:43    693s] Atter site array init, number of instance map data is 0.
[07/19 01:07:43    693s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.041, REAL:0.022, MEM:6306.6M, EPOCH TIME: 1752880063.428183
[07/19 01:07:43    693s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.026, MEM:6306.6M, EPOCH TIME: 1752880063.430602
[07/19 01:07:43    693s] 
[07/19 01:07:43    693s] Cell fpga_top LLGs are deleted
[07/19 01:07:43    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] # Resetting pin-track-align track data.
[07/19 01:07:43    693s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:43    693s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:07:44    694s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:07:44    694s] UM:         229.45           1159                                      clock_opt_design
[07/19 01:07:44    694s] 
[07/19 01:07:44    694s] *** Summary of all messages that are not suppressed in this session:
[07/19 01:07:44    694s] Severity  ID               Count  Summary                                  
[07/19 01:07:44    694s] WARNING   IMPPTN-1250          9  Pin placement has been enabled on metal ...
[07/19 01:07:44    694s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[07/19 01:07:44    694s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[07/19 01:07:44    694s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 01:07:44    694s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[07/19 01:07:44    694s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[07/19 01:07:44    694s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[07/19 01:07:44    694s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[07/19 01:07:44    694s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[07/19 01:07:44    694s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[07/19 01:07:44    694s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[07/19 01:07:44    694s] WARNING   IMPPSP-1501         60  Ignored degenerated net (#pins %u) : %s  
[07/19 01:07:44    694s] *** Message Summary: 93 warning(s), 0 error(s)
[07/19 01:07:44    694s] 
[07/19 01:07:44    694s] *** clock_opt_design #1 [finish] () : cpu/real = 0:02:54.1/0:00:56.5 (3.1), totSession cpu/real = 0:11:35.6/0:25:06.9 (0.5), mem = 6306.6M
[07/19 01:07:44    694s] 
[07/19 01:07:44    694s] =============================================================================================
[07/19 01:07:44    694s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[07/19 01:07:44    694s] =============================================================================================
[07/19 01:07:44    694s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:07:44    694s] ---------------------------------------------------------------------------------------------
[07/19 01:07:44    694s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:07:44    694s] [ IncrReplace            ]      1   0:00:18.7  (  33.1 % )     0:00:22.5 /  0:01:45.1    4.7
[07/19 01:07:44    694s] [ RefinePlace            ]      5   0:00:02.9  (   5.2 % )     0:00:02.9 /  0:00:06.4    2.2
[07/19 01:07:44    694s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[07/19 01:07:44    694s] [ CTS                    ]      1   0:00:17.8  (  31.5 % )     0:00:50.2 /  0:02:35.8    3.1
[07/19 01:07:44    694s] [ EarlyGlobalRoute       ]      5   0:00:05.8  (  10.3 % )     0:00:05.8 /  0:00:09.3    1.6
[07/19 01:07:44    694s] [ ExtractRC              ]      4   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.1    1.0
[07/19 01:07:44    694s] [ FullDelayCalc          ]      3   0:00:05.5  (   9.7 % )     0:00:05.8 /  0:00:28.6    5.0
[07/19 01:07:44    694s] [ TimingUpdate           ]      3   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:01.4    3.4
[07/19 01:07:44    694s] [ MISC                   ]          0:00:04.2  (   7.4 % )     0:00:04.2 /  0:00:07.1    1.7
[07/19 01:07:44    694s] ---------------------------------------------------------------------------------------------
[07/19 01:07:44    694s]  clock_opt_design #1 TOTAL          0:00:56.5  ( 100.0 % )     0:00:56.5 /  0:02:54.1    3.1
[07/19 01:07:44    694s] ---------------------------------------------------------------------------------------------
[07/19 01:07:44    694s] Ending "clock_opt_design" (total cpu=0:02:54, real=0:00:57.0, peak res=4251.4M, current mem=3835.6M)
[07/19 01:07:53    695s] <CMD> ctd_win -side none -id ctd_window
[07/19 01:08:15    698s] <CMD> setDrawView place
[07/19 01:08:17    698s] <CMD> zoomBox -124.19800 427.62400 1544.82300 1921.75400
[07/19 01:08:17    698s] <CMD> zoomBox -57.48000 631.34000 1361.18700 1901.35000
[07/19 01:08:19    699s] <CMD> zoomBox -246.72400 -98.86900 2063.34000 1969.13100
[07/19 01:08:19    699s] <CMD> zoomBox -436.11200 -824.28500 2761.20800 2037.99900
[07/19 01:08:20    699s] <CMD> zoomBox 235.77300 -336.47900 1654.44100 933.53200
[07/19 01:08:21    699s] <CMD> zoomBox 413.52700 -78.70000 1284.76700 701.24600
[07/19 01:08:21    699s] <CMD> zoomBox 492.03200 35.14700 1121.50300 598.65800
[07/19 01:08:23    699s] <CMD> zoomBox 522.69100 77.16500 1057.74200 556.15000
[07/19 01:08:23    699s] <CMD> zoomBox 548.75100 112.88000 1003.54500 520.01800
[07/19 01:08:23    700s] <CMD> zoomBox 570.90200 143.23900 957.47700 489.30600
[07/19 01:08:23    700s] <CMD> zoomBox 589.73000 169.04400 918.31900 463.20100
[07/19 01:08:25    700s] <CMD> zoomBox 492.03000 35.14400 1121.50400 598.65800
[07/19 01:08:26    700s] <CMD> zoomBox 455.96000 -14.29000 1196.51800 648.66700
[07/19 01:08:26    700s] <CMD> zoomBox 413.52500 -72.44900 1284.77000 707.50100
[07/19 01:08:26    700s] <CMD> zoomBox 304.86600 -221.36600 1510.74200 858.15000
[07/19 01:08:27    700s] <CMD> zoomBox 235.76700 -316.06800 1654.44500 953.95200
[07/19 01:08:27    700s] <CMD> zoomBox 58.83500 -558.55500 2022.40400 1199.25800
[07/19 01:08:29    701s] <CMD> zoomBox 196.76700 -408.43100 1865.80100 1085.71100
[07/19 01:08:35    701s] <CMD> ctd_win -side none -id ctd_window
[07/19 01:08:39    702s] <CMD> selectInst cbx_2__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg
[07/19 01:08:39    702s] <CMD> zoomSelected
[07/19 01:08:45    703s] <CMD> deselectInst cbx_2__1_/mem_top_ipin_2/DFFR_2_/q_reg_reg
[07/19 01:08:45    703s] <CMD> selectInst cby_0__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg
[07/19 01:08:45    703s] <CMD> zoomSelected
[07/19 01:08:47    704s] <CMD> deselectInst cby_0__2_/mem_left_ipin_2/DFFR_1_/q_reg_reg
[07/19 01:08:47    704s] <CMD> selectObject IO_Pin {prog_clk[0]}
[07/19 01:08:47    704s] <CMD> zoomSelected
[07/19 01:08:49    704s] <CMD> zoomBox 1676.41300 1570.69200 1679.25500 1573.23600
[07/19 01:08:50    705s] <CMD> zoomBox 1676.54300 1570.84200 1678.95800 1573.00400
[07/19 01:08:50    705s] <CMD> zoomBox 1676.65300 1570.96900 1678.70600 1572.80700
[07/19 01:08:50    705s] <CMD> zoomBox 1676.82500 1571.16900 1678.31000 1572.49800
[07/19 01:08:52    705s] <CMD> zoomBox 1676.89300 1571.24700 1678.15500 1572.37700
[07/19 01:08:52    705s] <CMD> zoomBox 1676.95100 1571.31400 1678.02300 1572.27400
[07/19 01:08:52    705s] <CMD> zoomBox 1676.99900 1571.37100 1677.91100 1572.18700
[07/19 01:08:53    705s] <CMD> zoomBox 1677.07600 1571.46000 1677.73500 1572.05000
[07/19 01:08:53    705s] <CMD> zoomBox 1677.10600 1571.49500 1677.66600 1571.99600
[07/19 01:08:54    705s] <CMD> zoomBox 1676.89200 1571.24700 1678.15500 1572.37800
[07/19 01:08:55    705s] <CMD> zoomBox 1676.74300 1571.07500 1678.49300 1572.64200
[07/19 01:08:56    705s] <CMD> zoomBox 1676.63100 1570.96800 1678.69000 1572.81100
[07/19 01:08:56    705s] <CMD> zoomBox 1676.50000 1570.84200 1678.92200 1573.01000
[07/19 01:08:57    705s] <CMD> zoomBox 1676.34500 1570.69300 1679.19500 1573.24400
[07/19 01:08:57    705s] <CMD> zoomBox 1675.69800 1570.06900 1680.33900 1574.22400
[07/19 01:08:57    705s] <CMD> zoomBox 1675.40200 1569.78400 1680.86200 1574.67200
[07/19 01:08:58    705s] <CMD> zoomBox 1674.16200 1568.58900 1683.05400 1576.54900
[07/19 01:08:59    706s] <CMD> zoomBox 1671.22400 1565.75600 1688.25800 1581.00500
[07/19 01:09:02    707s] <CMD> deselectObject IO_Pin {prog_clk[0]}
[07/19 01:09:02    707s] <CMD> selectObject IO_Pin {clk[0]}
[07/19 01:09:02    707s] <CMD> zoomSelected
[07/19 01:09:04    707s] <CMD> zoomBox 251.22100 1769.85400 254.75600 1773.01900
[07/19 01:09:05    707s] <CMD> zoomBox 251.53400 1770.16600 254.53900 1772.85600
[07/19 01:09:05    707s] <CMD> zoomBox 252.21900 1770.84800 254.06500 1772.50100
[07/19 01:09:06    707s] <CMD> zoomBox 252.74000 1771.36800 253.70400 1772.23100
[07/19 01:09:07    707s] <CMD> zoomBox 252.81300 1771.44500 253.63300 1772.17900
[07/19 01:09:08    707s] <CMD> zoomBox 252.97200 1771.61500 253.47600 1772.06600
[07/19 01:09:08    707s] <CMD> zoomBox 253.01000 1771.65500 253.43900 1772.03900
[07/19 01:09:09    707s] <CMD> zoomBox 253.04200 1771.68900 253.40700 1772.01600
[07/19 01:09:09    707s] <CMD> zoomBox 253.06900 1771.71800 253.38000 1771.99600
[07/19 01:09:09    707s] <CMD> zoomBox 252.87100 1771.50800 253.57300 1772.13600
[07/19 01:09:09    707s] <CMD> zoomBox 252.64700 1771.26900 253.79100 1772.29300
[07/19 01:09:10    707s] <CMD> zoomBox 252.11700 1770.70600 254.30900 1772.66800
[07/19 01:09:10    707s] <CMD> zoomBox 251.10100 1769.62800 255.30100 1773.38800
[07/19 01:09:11    708s] <CMD> zoomBox 249.15300 1767.56200 257.20200 1774.76800
[07/19 01:09:11    708s] <CMD> zoomBox 245.42300 1763.60400 260.84400 1777.40900
[07/19 01:09:11    708s] <CMD> zoomBox 240.52200 1758.40200 265.63200 1780.88100
[07/19 01:09:12    708s] <CMD> zoomBox 228.89000 1746.05700 276.99500 1789.12100
[07/19 01:09:12    708s] <CMD> zoomBox 213.60000 1729.82900 291.93100 1799.95200
[07/19 01:09:13    708s] <CMD> zoomBox 177.31700 1691.31900 327.37700 1825.65500
[07/19 01:09:13    708s] <CMD> zoomBox 129.62400 1640.69800 373.97200 1859.44200
[07/19 01:09:13    708s] <CMD> zoomBox 51.96400 1558.27200 449.84500 1914.46000
[07/19 01:09:14    708s] <CMD> zoomBox -25.33500 1476.22800 525.36500 1969.22200
[07/19 01:09:14    708s] <CMD> zoomBox -200.36100 1290.45900 696.36100 2093.21700
[07/19 01:09:15    708s] <CMD> zoomBox -280.40500 1205.50200 774.56200 2149.92300
[07/19 01:09:15    708s] <CMD> zoomBox -374.57400 1105.55300 866.56400 2216.63600
[07/19 01:09:17    708s] <CMD> zoomBox -126.74800 1345.32400 635.46600 2027.66800
[07/19 01:09:17    709s] <CMD> zoomBox -67.58500 1402.56300 580.29700 1982.55600
[07/19 01:09:18    709s] <CMD> zoomBox 92.66300 1557.60400 430.86300 1860.36500
[07/19 01:09:19    709s] <CMD> zoomBox 145.11200 1611.99600 389.46200 1830.74100
[07/19 01:09:19    709s] <CMD> zoomBox 195.97700 1669.56900 346.03800 1803.90600
[07/19 01:09:20    709s] <CMD> zoomBox 214.88600 1694.29600 323.30500 1791.35400
[07/19 01:09:20    709s] <CMD> zoomBox 222.27000 1703.95200 314.42700 1786.45200
[07/19 01:09:21    709s] <CMD> deselectAll
[07/19 01:09:22    709s] <CMD> zoomBox 206.93000 1683.53000 334.48300 1797.71700
[07/19 01:09:23    709s] <CMD> zoomBox 185.69800 1655.26300 362.24200 1813.30800
[07/19 01:09:24    709s] <CMD> zoomBox 223.66100 1687.90300 351.21400 1802.09000
[07/19 01:09:24    709s] <CMD> zoomBox 238.48700 1700.65000 346.90700 1797.70900
[07/19 01:09:26    710s] <CMD> zoomBox 269.12000 1728.25200 335.70400 1787.85900
[07/19 01:09:27    710s] <CMD> zoomBox 276.43300 1734.84100 333.03000 1785.50700
[07/19 01:09:27    710s] <CMD> zoomBox 292.45200 1749.24900 327.21000 1780.36500
[07/19 01:09:27    710s] <CMD> zoomBox 302.34100 1758.09700 323.68800 1777.20700
[07/19 01:09:28    710s] <CMD> selectWire 253.0600 1771.8400 481.7400 1772.0400 4 {clk[0]}
[07/19 01:09:30    710s] <CMD> zoomBox 289.18300 1744.17600 337.29500 1787.24700
[07/19 01:09:30    710s] <CMD> zoomBox 267.52200 1721.26200 359.69500 1803.77700
[07/19 01:09:32    710s] <CMD> zoomBox 226.23800 1691.21600 376.32900 1825.57900
[07/19 01:09:32    710s] <CMD> zoomBox 131.64900 1620.80500 419.17900 1878.20600
[07/19 01:09:32    710s] <CMD> zoomBox 55.64300 1564.23000 453.61000 1920.49500
[07/19 01:09:34    710s] <CMD> zoomBox -45.99600 1488.29800 504.82400 1981.39900
[07/19 01:09:34    710s] <CMD> zoomBox -110.63100 1440.01000 537.39300 2020.13000
[07/19 01:09:36    711s] <CMD> zoomBox -630.32500 1203.57700 611.08600 2314.90500
[07/19 01:09:37    711s] <CMD> zoomBox -1625.89600 750.64400 752.26000 2879.60100
[07/19 01:09:38    711s] <CMD> zoomBox -1293.17000 836.47900 728.26300 2646.09300
[07/19 01:09:38    711s] <CMD> zoomBox -2269.18600 433.91300 1022.38200 3380.56900
[07/19 01:09:39    711s] <CMD> zoomBox -4585.28200 -521.37900 1720.32900 5123.48900
[07/19 01:09:40    711s] <CMD> zoomBox -2410.21700 4.28800 1462.21700 3470.94300
[07/19 01:09:41    711s] <CMD> zoomBox -1074.45400 327.11300 1303.70500 2456.07300
[07/19 01:09:41    712s] <CMD> zoomBox -755.57200 404.17900 1265.86400 2213.79600
[07/19 01:09:42    712s] <CMD> zoomBox -484.52200 469.68600 1233.69900 2007.86100
[07/19 01:09:42    712s] <CMD> zoomBox -254.13000 525.36700 1206.35900 1832.81600
[07/19 01:09:44    712s] <CMD> zoomBox -83.80300 636.17900 1157.61300 1747.51100
[07/19 01:09:44    712s] <CMD> zoomBox 60.97500 730.36800 1116.17900 1675.00100
[07/19 01:09:44    713s] <CMD> zoomBox 377.55000 936.32700 1025.57800 1516.45000
[07/19 01:09:45    713s] <CMD> zoomBox 453.12500 985.49400 1003.94900 1478.59900
[07/19 01:09:45    713s] <CMD> zoomBox 619.20400 1086.13100 957.48000 1388.96000
[07/19 01:09:46    713s] <CMD> zoomBox 745.54400 1162.68900 922.12800 1320.76900
[07/19 01:09:46    713s] <CMD> zoomBox 798.78600 1194.95100 907.23100 1292.03200
[07/19 01:09:47    714s] <CMD> zoomBox 831.48300 1214.76300 898.08300 1274.38400
[07/19 01:09:47    714s] <CMD> zoomBox 839.28900 1219.49300 895.89900 1270.17100
[07/19 01:09:47    714s] <CMD> zoomBox 856.35700 1229.83600 891.12300 1260.95900
[07/19 01:09:48    714s] <CMD> zoomBox 860.43100 1232.30500 889.98300 1258.76000
[07/19 01:09:48    714s] <CMD> zoomBox 866.83900 1236.18800 888.19000 1255.30200
[07/19 01:09:49    714s] <CMD> zoomBox 872.39500 1239.07000 887.82200 1252.88000
[07/19 01:09:49    714s] <CMD> zoomBox 877.97700 1241.96500 887.45200 1250.44700
[07/19 01:09:50    714s] <CMD> zoomBox 881.93100 1244.16600 886.87800 1248.59500
[07/19 01:09:51    714s] <CMD> zoomBox 883.00800 1244.78700 886.58400 1247.98800
[07/19 01:09:51    714s] <CMD> zoomBox 883.42900 1245.03000 886.46900 1247.75100
[07/19 01:09:51    714s] <CMD> zoomBox 883.78700 1245.23600 886.37100 1247.54900
[07/19 01:09:52    714s] <CMD> zoomBox 884.57100 1245.65800 886.15800 1247.07900
[07/19 01:09:52    714s] <CMD> zoomBox 884.75800 1245.75900 886.10700 1246.96700
[07/19 01:09:52    714s] <CMD> zoomBox 885.16700 1245.98000 885.99600 1246.72200
[07/19 01:09:53    714s] <CMD> zoomBox 885.34700 1246.07800 885.94600 1246.61400
[07/19 01:09:53    714s] <CMD> zoomBox 885.41800 1246.11600 885.92700 1246.57200
[07/19 01:09:54    714s] <CMD> zoomBox 885.26400 1246.03300 885.96900 1246.66400
[07/19 01:09:55    714s] <CMD> zoomBox 884.91400 1245.84400 886.06300 1246.87300
[07/19 01:09:55    714s] <CMD> zoomBox 884.75400 1245.75800 886.10600 1246.96800
[07/19 01:09:56    715s] <CMD> zoomBox 884.56600 1245.65600 886.15700 1247.08000
[07/19 01:09:56    715s] <CMD> zoomBox 884.34500 1245.53600 886.21700 1247.21200
[07/19 01:09:56    715s] <CMD> zoomBox 884.08400 1245.39600 886.28700 1247.36800
[07/19 01:09:56    715s] <CMD> zoomBox 883.77800 1245.23100 886.37000 1247.55100
[07/19 01:09:59    715s] <CMD> ui_view_box
[07/19 01:09:59    715s] <CMD> ui_view_box
[07/19 01:09:59    715s] <CMD> dbquery -area {883.778 1245.231 886.37 1247.551} -objType inst
[07/19 01:09:59    715s] <CMD> dbquery -area {883.778 1245.231 886.37 1247.551} -objType regular
[07/19 01:09:59    715s] <CMD> dbquery -area {883.778 1245.231 886.37 1247.551} -objType special
[07/19 01:09:59    715s] <CMD> dbquery -area {883.778 1245.231 886.37 1247.551} -objType bump
[07/19 01:13:09    960s] **ERROR: (IMPQTF-5002):	Cannot find widget 'ctd_window'.
<CMD> zoomBox 880.90700 1244.06100 886.74900 1249.29100
[07/19 01:13:18    960s] <CMD> zoomBox 876.18000 1242.13700 887.37200 1252.15600
[07/19 01:13:19    961s] <CMD> zoomBox 872.38200 1240.59000 887.87300 1254.45800
[07/19 01:13:20    961s] <CMD> zoomBox 869.96600 1239.60700 888.19100 1255.92200
[07/19 01:13:20    961s] <CMD> zoomBox 855.21900 1233.60500 890.13400 1264.86100
[07/19 01:13:21    961s] <CMD> zoomBox 843.37000 1228.78200 891.69500 1272.04300
[07/19 01:13:21    961s] <CMD> zoomBox 835.83500 1225.71400 892.68800 1276.61000
[07/19 01:13:22    961s] <CMD> zoomBox 826.97000 1222.10600 893.85600 1281.98300
[07/19 01:13:23    961s] <CMD> zoomBox 849.77400 1231.38800 890.85100 1268.16100
[07/19 01:13:23    961s] <CMD> zoomBox 869.96400 1239.60600 888.19000 1255.92200
[07/19 01:13:24    961s] <CMD> zoomBox 877.66200 1242.73800 887.17700 1251.25600
[07/19 01:13:24    961s] <CMD> zoomBox 881.67900 1244.37200 886.64900 1248.82100
[07/19 01:13:25    961s] <CMD> zoomBox 883.75300 1245.28000 886.34900 1247.60400
[07/19 01:13:26    961s] <CMD> zoomBox 884.62800 1245.66400 886.22200 1247.09100
[07/19 01:13:26    961s] <CMD> deselectAll
[07/19 01:13:27    961s] <CMD> selectWire 885.7000 1171.2400 885.9000 1274.3400 3 {clk[0]}
[07/19 01:13:28    961s] <CMD> zoomBox 883.12900 1244.90500 886.72400 1248.12300
[07/19 01:13:28    961s] <CMD> zoomBox 879.75200 1243.19600 887.85400 1250.44900
[07/19 01:13:29    961s] <CMD> zoomBox 872.14200 1239.34300 890.40500 1255.69200
[07/19 01:13:30    961s] <CMD> zoomBox 859.61600 1233.00400 894.60300 1264.32500
[07/19 01:13:30    961s] <CMD> zoomBox 835.61800 1220.85800 902.64400 1280.86100
[07/19 01:13:31    961s] <CMD> zoomBox 826.75800 1216.37500 905.61200 1286.96600
[07/19 01:13:31    961s] <CMD> zoomBox 816.33400 1211.10000 909.10400 1294.14900
[07/19 01:13:31    962s] <CMD> zoomBox 804.07100 1204.89400 913.21300 1302.59900
[07/19 01:13:31    962s] <CMD> zoomBox 789.64400 1197.59300 918.04700 1312.54100
[07/19 01:13:32    962s] <CMD> zoomBox 772.67100 1189.00300 923.73400 1324.23700
[07/19 01:13:33    962s] <CMD> zoomBox 663.15400 1136.21300 952.54400 1395.27900
[07/19 01:13:36    962s] <CMD> zoomBox 576.30300 1088.76100 976.84500 1447.33200
[07/19 01:13:36    962s] <CMD> zoomBox 521.07200 1058.58500 992.29900 1480.43400
[07/19 01:13:37    963s] <CMD> zoomBox 289.71700 932.18100 1057.03300 1619.09300
[07/19 01:13:39    963s] <CMD> zoomBox 574.31300 1075.43600 1045.54300 1497.28700
[07/19 01:13:40    963s] <CMD> zoomBox 749.09100 1164.35300 1038.48600 1423.42300
[07/19 01:13:40    963s] <CMD> zoomBox 882.04900 1231.99500 1033.11700 1367.23300
[07/19 01:13:41    963s] <CMD> zoomBox 951.45700 1267.30400 1030.31600 1337.90000
[07/19 01:13:41    963s] <CMD> zoomBox 980.70400 1282.18300 1029.13500 1325.53900
[07/19 01:13:42    963s] <CMD> zoomBox 998.46400 1291.84300 1028.20800 1318.47000
[07/19 01:13:42    963s] <CMD> zoomBox 1002.68300 1294.19700 1027.96600 1316.83100
[07/19 01:13:42    964s] <CMD> zoomBox 1013.98600 1300.55900 1027.18500 1312.37500
[07/19 01:13:43    964s] <CMD> zoomBox 1019.82800 1303.82200 1026.72000 1309.99200
[07/19 01:13:43    964s] <CMD> zoomBox 1022.29100 1305.19800 1026.52400 1308.98700
[07/19 01:13:44    964s] <CMD> zoomBox 1023.37900 1305.80500 1026.43700 1308.54300
[07/19 01:13:44    964s] <CMD> zoomBox 1023.80300 1306.04200 1026.40300 1308.37000
[07/19 01:13:46    964s] <CMD> zoomBox 1022.27300 1304.82000 1027.25700 1309.28200
[07/19 01:13:47    964s] <CMD> deselectAll
[07/19 01:13:47    964s] <CMD> selectWire 1016.7400 1307.3200 1034.7000 1307.5200 4 {clk[0]}
[07/19 01:13:50    964s] <CMD> zoomBox 1020.26200 1303.21400 1028.38000 1310.48100
[07/19 01:13:50    964s] <CMD> zoomBox 1019.34200 1302.48000 1028.89300 1311.03000
[07/19 01:13:50    964s] <CMD> zoomBox 1013.73000 1297.99900 1032.02600 1314.37800
[07/19 01:13:51    964s] <CMD> zoomBox 1006.35400 1292.11000 1036.14500 1318.77900
[07/19 01:13:51    964s] <CMD> zoomBox 994.34300 1282.51900 1042.85300 1325.94600
[07/19 01:13:53    964s] <CMD> zoomBox 969.10600 1267.06000 1048.09800 1337.77500
[07/19 01:13:54    964s] <CMD> zoomBox 957.56400 1259.99100 1050.49600 1343.18500
[07/19 01:13:54    964s] <CMD> zoomBox 943.98500 1251.67400 1053.31800 1349.55000
[07/19 01:13:55    964s] <CMD> zoomBox 888.35200 1218.70200 1066.38200 1378.07700
[07/19 01:13:56    965s] <CMD> zoomBox 756.33200 1140.46000 1097.38300 1445.77300
[07/19 01:13:57    965s] <CMD> zoomBox 582.79100 1037.61000 1138.13400 1534.76100
[07/19 01:13:58    965s] <CMD> zoomBox 300.20500 870.13500 1204.49200 1679.66500
[07/19 01:13:58    965s] <CMD> zoomBox 170.97200 793.54500 1234.83900 1745.93300
[07/19 01:13:59    965s] <CMD> zoomBox -370.37000 472.71700 1361.95900 2023.52100
[07/19 01:14:03    966s] <CMD> zoomBox 608.96700 640.79500 543.97700 705.78600
[07/19 01:14:05    966s] <CMD> zoomBox 556.96100 648.69500 594.85900 682.62200
[07/19 01:14:06    966s] <CMD> zoomBox 564.03600 652.02300 587.31100 672.85900
[07/19 01:14:06    966s] <CMD> zoomBox 570.29900 656.44400 580.62700 665.69000
[07/19 01:14:07    966s] <CMD> zoomBox 572.15000 657.99600 578.49300 663.67400
[07/19 01:14:07    966s] <CMD> zoomBox 572.59100 658.36600 577.98300 663.19300
[07/19 01:14:08    966s] <CMD> zoomBox 573.55700 659.17500 576.86900 662.14000
[07/19 01:14:08    966s] <CMD> zoomBox 573.78700 659.36800 576.60300 661.88900
[07/19 01:14:09    966s] <CMD> deselectAll
[07/19 01:14:09    966s] <CMD> selectWire 575.1400 657.5800 575.3400 665.3400 3 {clk[0]}
[07/19 01:14:10    966s] <CMD> deselectAll
[07/19 01:14:10    966s] <CMD> selectWire 574.1800 574.4200 574.3800 692.0150 3 {grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_tree_size60_28_out[0]}
[07/19 01:14:13    967s] <CMD> deselectAll
[07/19 01:14:13    967s] <CMD> selectWire 575.1400 657.5800 575.3400 665.3400 3 {clk[0]}
[07/19 01:14:14    967s] <CMD> zoomBox 572.68800 658.42600 578.08400 663.25700
[07/19 01:14:15    967s] <CMD> zoomBox 571.24400 657.18900 580.03100 665.05500
[07/19 01:14:16    967s] <CMD> zoomBox 567.81800 654.25200 584.65500 669.32500
[07/19 01:25:24    998s] <CMD> clock_opt_design
[07/19 01:25:24    998s] *** clock_opt_design #2 [begin] () : totSession cpu/real = 0:16:39.3/0:42:47.1 (0.4), mem = 7076.6M
[07/19 01:25:24    998s] **INFO: User's settings:
[07/19 01:25:24    998s] setOptMode -opt_view_pruning_hold_views_active_list            { Best_CASE }
[07/19 01:25:24    998s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[07/19 01:25:24    998s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[07/19 01:25:24    998s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[07/19 01:25:24    998s] setOptMode -opt_drv_margin                                     0
[07/19 01:25:24    998s] setOptMode -opt_drv                                            true
[07/19 01:25:24    998s] setOptMode -opt_fix_fanout_load                                true
[07/19 01:25:24    998s] setOptMode -opt_resize_flip_flops                              true
[07/19 01:25:24    998s] setOptMode -opt_preserve_all_sequential                        false
[07/19 01:25:24    998s] setOptMode -opt_setup_target_slack                             0
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] ccopt_args: 
[07/19 01:25:24    998s] Runtime...
[07/19 01:25:24    998s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[07/19 01:25:24    998s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[07/19 01:25:24    998s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[07/19 01:25:24    998s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[07/19 01:25:24    998s] Set place::cacheFPlanSiteMark to 1
[07/19 01:25:24    998s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[07/19 01:25:24    998s] Using CCOpt effort standard.
[07/19 01:25:24    998s] Updating ideal nets and annotations...
[07/19 01:25:24    998s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/19 01:25:24    998s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:24    998s] CCOpt::Phase::Initialization...
[07/19 01:25:24    998s] Check Prerequisites...
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-5046):	Net 'prog_clk[0]' in clock tree 'prog_clk[0]' has existing routing that will be removed by CCOpt.
[07/19 01:25:24    998s] Type 'man IMPCCOPT-5046' for more detail.
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-5046):	Net 'clk[0]' in clock tree 'clk[0]' has existing routing that will be removed by CCOpt.
[07/19 01:25:24    998s] Type 'man IMPCCOPT-5046' for more detail.
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-5047):	Found 2 clock net(s) with existing routing that will be removed by CCOpt.
[07/19 01:25:24    998s] Type 'man IMPCCOPT-5047' for more detail.
[07/19 01:25:24    998s] Leaving CCOpt scope - CheckPlace...
[07/19 01:25:24    998s] OPERPROF: Starting checkPlace at level 1, MEM:7076.6M, EPOCH TIME: 1752881124.586614
[07/19 01:25:24    998s] Processing tracks to init pin-track alignment.
[07/19 01:25:24    998s] z: 1, totalTracks: 1
[07/19 01:25:24    998s] z: 3, totalTracks: 1
[07/19 01:25:24    998s] z: 5, totalTracks: 1
[07/19 01:25:24    998s] z: 7, totalTracks: 1
[07/19 01:25:24    998s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:24    998s] Cell fpga_top LLGs are deleted
[07/19 01:25:24    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] # Building fpga_top llgBox search-tree.
[07/19 01:25:24    998s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7076.6M, EPOCH TIME: 1752881124.597884
[07/19 01:25:24    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7076.6M, EPOCH TIME: 1752881124.598634
[07/19 01:25:24    998s] Max number of tech site patterns supported in site array is 256.
[07/19 01:25:24    998s] Core basic site is CoreSite
[07/19 01:25:24    998s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:25:24    998s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:25:24    998s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:25:24    998s] SiteArray: use 3,354,624 bytes
[07/19 01:25:24    998s] SiteArray: current memory after site array memory allocation 7108.6M
[07/19 01:25:24    998s] SiteArray: FP blocked sites are writable
[07/19 01:25:24    998s] Keep-away cache is enable on metals: 1-7
[07/19 01:25:24    998s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:25:24    998s] Atter site array init, number of instance map data is 0.
[07/19 01:25:24    998s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.033, REAL:0.017, MEM:7108.6M, EPOCH TIME: 1752881124.615555
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:24    998s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:24    998s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.037, REAL:0.020, MEM:7108.6M, EPOCH TIME: 1752881124.618196
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Begin checking placement ... (start mem=7076.6M, init mem=7108.6M)
[07/19 01:25:24    998s] Begin checking exclusive groups violation ...
[07/19 01:25:24    998s] There are 0 groups to check, max #box is 0, total #box is 0
[07/19 01:25:24    998s] Finished checking exclusive groups violations. Found 0 Vio.
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Running CheckPlace using 8 threads!...
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] ...checkPlace MT is done!
[07/19 01:25:24    998s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7076.6M, EPOCH TIME: 1752881124.719211
[07/19 01:25:24    998s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:7076.6M, EPOCH TIME: 1752881124.729032
[07/19 01:25:24    998s] Region/Fence Violation:	5018
[07/19 01:25:24    998s] Not-of-Fence Violation:	218
[07/19 01:25:24    998s] *info: Placed = 37963         
[07/19 01:25:24    998s] *info: Unplaced = 0           
[07/19 01:25:24    998s] Placement Density:60.58%(671710/1108779)
[07/19 01:25:24    998s] Placement Density (including fixed std cells):60.58%(671710/1108779)
[07/19 01:25:24    998s] Cell fpga_top LLGs are deleted
[07/19 01:25:24    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:25:24    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] # Resetting pin-track-align track data.
[07/19 01:25:24    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=7076.6M)
[07/19 01:25:24    998s] OPERPROF: Finished checkPlace at level 1, CPU:0.387, REAL:0.162, MEM:7076.6M, EPOCH TIME: 1752881124.748606
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[07/19 01:25:24    998s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.2)
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[07/19 01:25:24    998s]  * There are 4 clocks in propagated mode.
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/19 01:25:24    998s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/19 01:25:24    998s] Affected nets:
[07/19 01:25:24    998s] prog_clk[0]
[07/19 01:25:24    998s] clk[0]
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] No differences between SDC and CTS transition time annotations found.
[07/19 01:25:24    998s] No differences between SDC and CTS delay annotations found.
[07/19 01:25:24    998s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Ideal Nets:
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:25:24    998s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[07/19 01:25:24    998s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:25:24    998s] clk[0]         no                                      no                                       no
[07/19 01:25:24    998s] clk[0]         no                                      no                                       no
[07/19 01:25:24    998s] prog_clk[0]    no                                      no                                       no
[07/19 01:25:24    998s] prog_clk[0]    no                                      no                                       no
[07/19 01:25:24    998s] clk[0]         no                                      no                                       no
[07/19 01:25:24    998s] clk[0]         no                                      no                                       no
[07/19 01:25:24    998s] prog_clk[0]    no                                      no                                       no
[07/19 01:25:24    998s] prog_clk[0]    no                                      no                                       no
[07/19 01:25:24    998s] ------------------------------------------------------------------------------------------------------------------------
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.2)
[07/19 01:25:24    998s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.2)
[07/19 01:25:24    998s] Info: 8 threads available for lower-level modules during optimization.
[07/19 01:25:24    998s] Executing ccopt post-processing.
[07/19 01:25:24    998s] Synthesizing clock trees with CCOpt...
[07/19 01:25:24    998s] *** CTS #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:16:39.8/0:42:47.4 (0.4), mem = 7076.6M
[07/19 01:25:24    998s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:25:24    998s] CCOpt::Phase::PreparingToBalance...
[07/19 01:25:24    998s] Leaving CCOpt scope - Initializing power interface...
[07/19 01:25:24    998s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Positive (advancing) pin insertion delays
[07/19 01:25:24    998s] =========================================
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Found 0 advancing pin insertion delay (0.000% of 5397 clock tree sinks)
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Negative (delaying) pin insertion delays
[07/19 01:25:24    998s] ========================================
[07/19 01:25:24    998s] 
[07/19 01:25:24    998s] Found 0 delaying pin insertion delay (0.000% of 5397 clock tree sinks)
[07/19 01:25:24    998s] Notify start of optimization...
[07/19 01:25:24    998s] Notify start of optimization done.
[07/19 01:25:24    998s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[07/19 01:25:24    998s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:7076.6M, EPOCH TIME: 1752881124.813024
[07/19 01:25:24    998s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:24    998s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:7076.6M, EPOCH TIME: 1752881124.813120
[07/19 01:25:24    998s] [oiLAM] Zs 7, 8
[07/19 01:25:24    998s] ### Creating LA Mngr. totSessionCpu=0:16:40 mem=7076.6M
[07/19 01:25:24    998s] ### Creating LA Mngr, finished. totSessionCpu=0:16:40 mem=7076.6M
[07/19 01:25:24    998s] Running pre-eGR process
[07/19 01:25:24    998s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:24    998s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:24    998s] [NR-eGR] Started Early Global Route ( Curr Mem: 6.22 MB )
[07/19 01:25:24    998s] (I)      Initializing eGR engine (regular)
[07/19 01:25:24    998s] Set min layer with design mode ( 1 )
[07/19 01:25:24    998s] Set max layer with design mode ( 7 )
[07/19 01:25:24    998s] (I)      clean place blk overflow:
[07/19 01:25:24    998s] (I)      H : enabled 1.00 0
[07/19 01:25:24    998s] (I)      V : enabled 1.00 0
[07/19 01:25:24    998s] (I)      Initializing eGR engine (regular)
[07/19 01:25:24    998s] Set min layer with design mode ( 1 )
[07/19 01:25:24    998s] Set max layer with design mode ( 7 )
[07/19 01:25:24    998s] (I)      clean place blk overflow:
[07/19 01:25:24    998s] (I)      H : enabled 1.00 0
[07/19 01:25:24    998s] (I)      V : enabled 1.00 0
[07/19 01:25:24    998s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 6.22 MB )
[07/19 01:25:24    998s] (I)      Running eGR Regular flow
[07/19 01:25:24    998s] (I)      # wire layers (front) : 8
[07/19 01:25:24    998s] (I)      # wire layers (back)  : 0
[07/19 01:25:24    998s] (I)      min wire layer : 1
[07/19 01:25:24    998s] (I)      max wire layer : 7
[07/19 01:25:24    998s] (I)      # cut layers (front) : 7
[07/19 01:25:24    998s] (I)      # cut layers (back)  : 0
[07/19 01:25:24    998s] (I)      min cut layer : 1
[07/19 01:25:24    998s] (I)      max cut layer : 6
[07/19 01:25:24    998s] (I)      ================================= Layers =================================
[07/19 01:25:24    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:24    998s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:24    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:24    998s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:24    998s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:24    998s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:24    998s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:24    998s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:24    998s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:24    998s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:24    998s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:24    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:24    998s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:24    998s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:24    998s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:24    998s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:24    998s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:24    998s] (I)      Started Import and model ( Curr Mem: 6.22 MB )
[07/19 01:25:25    999s] (I)      == Non-default Options ==
[07/19 01:25:25    999s] (I)      Maximum routing layer                              : 7
[07/19 01:25:25    999s] (I)      Minimum routing layer                              : 1
[07/19 01:25:25    999s] (I)      Top routing layer                                  : 7
[07/19 01:25:25    999s] (I)      Bottom routing layer                               : 1
[07/19 01:25:25    999s] (I)      Number of threads                                  : 8
[07/19 01:25:25    999s] (I)      Route tie net to shape                             : auto
[07/19 01:25:25    999s] (I)      Method to set GCell size                           : row
[07/19 01:25:25    999s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:25:25    999s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:25:25    999s] (I)      ============== Pin Summary ==============
[07/19 01:25:25    999s] (I)      +-------+--------+---------+------------+
[07/19 01:25:25    999s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:25:25    999s] (I)      +-------+--------+---------+------------+
[07/19 01:25:25    999s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:25:25    999s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:25:25    999s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:25:25    999s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:25:25    999s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:25:25    999s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:25:25    999s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:25:25    999s] (I)      +-------+--------+---------+------------+
[07/19 01:25:25    999s] (I)      Custom ignore net properties:
[07/19 01:25:25    999s] (I)      1 : NotLegal
[07/19 01:25:25    999s] (I)      Default ignore net properties:
[07/19 01:25:25    999s] (I)      1 : Special
[07/19 01:25:25    999s] (I)      2 : Analog
[07/19 01:25:25    999s] (I)      3 : Fixed
[07/19 01:25:25    999s] (I)      4 : Skipped
[07/19 01:25:25    999s] (I)      5 : MixedSignal
[07/19 01:25:25    999s] (I)      Prerouted net properties:
[07/19 01:25:25    999s] (I)      1 : NotLegal
[07/19 01:25:25    999s] (I)      2 : Special
[07/19 01:25:25    999s] (I)      3 : Analog
[07/19 01:25:25    999s] (I)      4 : Fixed
[07/19 01:25:25    999s] (I)      5 : Skipped
[07/19 01:25:25    999s] (I)      6 : MixedSignal
[07/19 01:25:25    999s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:25:25    999s] (I)      Use row-based GCell size
[07/19 01:25:25    999s] (I)      Use row-based GCell align
[07/19 01:25:25    999s] (I)      layer 0 area = 90000
[07/19 01:25:25    999s] (I)      layer 1 area = 144000
[07/19 01:25:25    999s] (I)      layer 2 area = 144000
[07/19 01:25:25    999s] (I)      layer 3 area = 144000
[07/19 01:25:25    999s] (I)      layer 4 area = 144000
[07/19 01:25:25    999s] (I)      layer 5 area = 0
[07/19 01:25:25    999s] (I)      layer 6 area = 0
[07/19 01:25:25    999s] (I)      GCell unit size   : 3780
[07/19 01:25:25    999s] (I)      GCell multiplier  : 1
[07/19 01:25:25    999s] (I)      GCell row height  : 3780
[07/19 01:25:25    999s] (I)      Actual row height : 3780
[07/19 01:25:25    999s] (I)      GCell align ref   : 425480 425420
[07/19 01:25:25    999s] [NR-eGR] Track table information for default rule: 
[07/19 01:25:25    999s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:25:25    999s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:25:25    999s] (I)      ================ Default via =================
[07/19 01:25:25    999s] (I)      +---+-------------------+--------------------+
[07/19 01:25:25    999s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:25:25    999s] (I)      +---+-------------------+--------------------+
[07/19 01:25:25    999s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:25:25    999s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:25:25    999s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:25:25    999s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:25:25    999s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:25:25    999s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:25:25    999s] (I)      +---+-------------------+--------------------+
[07/19 01:25:25    999s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:25:25    999s] [NR-eGR] Read 33388 PG shapes
[07/19 01:25:25    999s] [NR-eGR] Read 0 clock shapes
[07/19 01:25:25    999s] [NR-eGR] Read 0 other shapes
[07/19 01:25:25    999s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:25:25    999s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:25:25    999s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:25:25    999s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:25:25    999s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:25:25    999s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:25:25    999s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:25:25    999s] [NR-eGR] #Other Blockages    : 0
[07/19 01:25:25    999s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:25:25    999s] [NR-eGR] #prerouted nets         : 2
[07/19 01:25:25    999s] [NR-eGR] #prerouted special nets : 0
[07/19 01:25:25    999s] [NR-eGR] #prerouted wires        : 17650
[07/19 01:25:25    999s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:25:25    999s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:25:25    999s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:25:25    999s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 01:25:25    999s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 01:25:25    999s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:25:25    999s] (I)      handle routing halo
[07/19 01:25:25    999s] (I)      Reading macro buffers
[07/19 01:25:25    999s] (I)      Number of macro buffers: 0
[07/19 01:25:25    999s] (I)      early_global_route_priority property id does not exist.
[07/19 01:25:25    999s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=17650  Num CS=0
[07/19 01:25:25    999s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 5409
[07/19 01:25:25    999s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 10827
[07/19 01:25:25    999s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1386
[07/19 01:25:25    999s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 28
[07/19 01:25:25    999s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 01:25:25    999s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:25:25    999s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:25:25    999s] (I)      Number of ignored nets                =      2
[07/19 01:25:25    999s] (I)      Number of connected nets              =      0
[07/19 01:25:25    999s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:25:25    999s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:25:25    999s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:25:25    999s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:25:25    999s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:25:25    999s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:25:25    999s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:25:25    999s] (I)      Ndr track 0 does not exist
[07/19 01:25:25    999s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:25:25    999s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:25:25    999s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:25:25    999s] (I)      Site width          :   480  (dbu)
[07/19 01:25:25    999s] (I)      Row height          :  3780  (dbu)
[07/19 01:25:25    999s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:25:25    999s] (I)      GCell width         :  3780  (dbu)
[07/19 01:25:25    999s] (I)      GCell height        :  3780  (dbu)
[07/19 01:25:25    999s] (I)      Grid                :   491   516     7
[07/19 01:25:25    999s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:25:25    999s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:25:25    999s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:25:25    999s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:25:25    999s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:25:25    999s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:25:25    999s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:25:25    999s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:25:25    999s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:25:25    999s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:25:25    999s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:25:25    999s] (I)      --------------------------------------------------------
[07/19 01:25:25    999s] 
[07/19 01:25:25    999s] [NR-eGR] ============ Routing rule table ============
[07/19 01:25:25    999s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:25:25    999s] [NR-eGR] ========================================
[07/19 01:25:25    999s] [NR-eGR] 
[07/19 01:25:25    999s] (I)      ==== NDR : (Default) ====
[07/19 01:25:25    999s] (I)      +--------------+--------+
[07/19 01:25:25    999s] (I)      |           ID |      0 |
[07/19 01:25:25    999s] (I)      |      Default |    yes |
[07/19 01:25:25    999s] (I)      |  Clk Special |     no |
[07/19 01:25:25    999s] (I)      | Hard spacing |     no |
[07/19 01:25:25    999s] (I)      |    NDR track | (none) |
[07/19 01:25:25    999s] (I)      |      NDR via | (none) |
[07/19 01:25:25    999s] (I)      |  Extra space |      0 |
[07/19 01:25:25    999s] (I)      |      Shields |      0 |
[07/19 01:25:25    999s] (I)      |   Demand (H) |      1 |
[07/19 01:25:25    999s] (I)      |   Demand (V) |      1 |
[07/19 01:25:25    999s] (I)      |        #Nets |  38031 |
[07/19 01:25:25    999s] (I)      +--------------+--------+
[07/19 01:25:25    999s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:25    999s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:25    999s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:25    999s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:25:25    999s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:25    999s] (I)      =============== Blocked Tracks ===============
[07/19 01:25:25    999s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:25    999s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:25:25    999s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:25    999s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:25:25    999s] (I)      |     2 | 2280204 |   979396 |        42.95% |
[07/19 01:25:25    999s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:25:25    999s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:25:25    999s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:25:25    999s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:25:25    999s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:25:25    999s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:25    999s] (I)      Finished Import and model ( CPU: 0.44 sec, Real: 0.44 sec, Curr Mem: 6.26 MB )
[07/19 01:25:25    999s] (I)      Delete wires for 38031 nets (async)
[07/19 01:25:25    999s] (I)      Reset routing kernel
[07/19 01:25:25    999s] (I)      Started Global Routing ( Curr Mem: 6.27 MB )
[07/19 01:25:25    999s] (I)      totalPins=118054  totalGlobalPin=114779 (97.23%)
[07/19 01:25:25    999s] (I)      ================== Net Group Info ===================
[07/19 01:25:25    999s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:25    999s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:25:25    999s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:25    999s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:25:25    999s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:25    999s] (I)      total 2D Cap : 5025597 = (2476212 H, 2549385 V)
[07/19 01:25:25    999s] (I)      total 2D Demand : 27120 = (10251 H, 16869 V)
[07/19 01:25:25    999s] (I)      init route region map
[07/19 01:25:25    999s] (I)      #blocked GCells = 73008
[07/19 01:25:25    999s] (I)      #regions = 1
[07/19 01:25:25    999s] (I)      init safety region map
[07/19 01:25:25    999s] (I)      #blocked GCells = 73008
[07/19 01:25:25    999s] (I)      #regions = 1
[07/19 01:25:25    999s] (I)      Adjusted 0 GCells for pin access
[07/19 01:25:25    999s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:25:25    999s] (I)      
[07/19 01:25:25    999s] (I)      ============  Phase 1a Route ============
[07/19 01:25:25    999s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[07/19 01:25:25    999s] (I)      Usage: 322766 = (158836 H, 163930 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:25    999s] (I)      
[07/19 01:25:25    999s] (I)      ============  Phase 1b Route ============
[07/19 01:25:25    999s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:25    999s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:25:25    999s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:25:25    999s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:25:25    999s] (I)      
[07/19 01:25:25    999s] (I)      ============  Phase 1c Route ============
[07/19 01:25:25    999s] (I)      Level2 Grid: 99 x 104
[07/19 01:25:25    999s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:25    999s] (I)      
[07/19 01:25:25    999s] (I)      ============  Phase 1d Route ============
[07/19 01:25:25   1000s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:25   1000s] (I)      
[07/19 01:25:25   1000s] (I)      ============  Phase 1e Route ============
[07/19 01:25:25   1000s] (I)      Usage: 322775 = (158836 H, 163939 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:25   1000s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:25:25   1000s] (I)      
[07/19 01:25:25   1000s] (I)      ============  Phase 1l Route ============
[07/19 01:25:25   1000s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:25:25   1000s] (I)      Layer  1:     692006      3003       125     1192377      798934    (59.88%) 
[07/19 01:25:25   1000s] (I)      Layer  2:    1332584    163905         3      832788     1442772    (36.60%) 
[07/19 01:25:25   1000s] (I)      Layer  3:     881689    137671         4     1018726      972586    (51.16%) 
[07/19 01:25:25   1000s] (I)      Layer  4:    1018568     27781         0     1152315     1123245    (50.64%) 
[07/19 01:25:25   1000s] (I)      Layer  5:     877345     14158         0     1019056      972255    (51.18%) 
[07/19 01:25:25   1000s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:25:25   1000s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:25:25   1000s] (I)      Total:       5059051    346518       132     5518152     5537239    (49.91%) 
[07/19 01:25:25   1000s] (I)      
[07/19 01:25:25   1000s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:25:25   1000s] [NR-eGR]                        OverCon            
[07/19 01:25:25   1000s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:25:25   1000s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:25:25   1000s] [NR-eGR] ----------------------------------------------
[07/19 01:25:25   1000s] [NR-eGR]  Metal1 ( 1)       123( 0.12%)   ( 0.12%) 
[07/19 01:25:25   1000s] [NR-eGR]  Metal2 ( 2)         3( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:25   1000s] [NR-eGR] ----------------------------------------------
[07/19 01:25:25   1000s] [NR-eGR]        Total       130( 0.02%)   ( 0.02%) 
[07/19 01:25:25   1000s] [NR-eGR] 
[07/19 01:25:25   1000s] (I)      Finished Global Routing ( CPU: 1.37 sec, Real: 0.48 sec, Curr Mem: 6.29 MB )
[07/19 01:25:25   1000s] (I)      Updating congestion map
[07/19 01:25:25   1000s] (I)      total 2D Cap : 5069667 = (2493610 H, 2576057 V)
[07/19 01:25:25   1000s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:25:25   1000s] (I)      Running track assignment and export wires
[07/19 01:25:25   1000s] (I)      ============= Track Assignment ============
[07/19 01:25:25   1000s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.27 MB )
[07/19 01:25:25   1000s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:25:25   1000s] (I)      Run Multi-thread track assignment
[07/19 01:25:25   1001s] (I)      Finished Track Assignment (8T) ( CPU: 0.49 sec, Real: 0.09 sec, Curr Mem: 6.36 MB )
[07/19 01:25:25   1001s] (I)      Started Export ( Curr Mem: 6.36 MB )
[07/19 01:25:26   1001s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:25:26   1001s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:25:26   1001s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:26   1001s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:25:26   1001s] [NR-eGR] ---------------------------------------
[07/19 01:25:26   1001s] [NR-eGR]  Metal1     (1V)        108558  122539 
[07/19 01:25:26   1001s] [NR-eGR]  Metal2     (2H)        533147   82324 
[07/19 01:25:26   1001s] [NR-eGR]  Metal3     (3V)        514903    5302 
[07/19 01:25:26   1001s] [NR-eGR]  Metal4     (4H)         99892    1866 
[07/19 01:25:26   1001s] [NR-eGR]  Metal5     (5V)         53948       0 
[07/19 01:25:26   1001s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:25:26   1001s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:25:26   1001s] [NR-eGR] ---------------------------------------
[07/19 01:25:26   1001s] [NR-eGR]             Total      1310448  212031 
[07/19 01:25:26   1001s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:26   1001s] [NR-eGR] Total half perimeter of net bounding box: 1126584um
[07/19 01:25:26   1001s] [NR-eGR] Total length: 1310448um, number of vias: 212031
[07/19 01:25:26   1001s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:26   1001s] (I)      == Layer wire length by net rule ==
[07/19 01:25:26   1001s] (I)                           Default 
[07/19 01:25:26   1001s] (I)      -----------------------------
[07/19 01:25:26   1001s] (I)       Metal1     (1V)    108558um 
[07/19 01:25:26   1001s] (I)       Metal2     (2H)    533147um 
[07/19 01:25:26   1001s] (I)       Metal3     (3V)    514903um 
[07/19 01:25:26   1001s] (I)       Metal4     (4H)     99892um 
[07/19 01:25:26   1001s] (I)       Metal5     (5V)     53948um 
[07/19 01:25:26   1001s] (I)       TopMetal1  (6H)         0um 
[07/19 01:25:26   1001s] (I)       TopMetal2  (7V)         0um 
[07/19 01:25:26   1001s] (I)      -----------------------------
[07/19 01:25:26   1001s] (I)                  Total  1310448um 
[07/19 01:25:26   1001s] (I)      == Layer via count by net rule ==
[07/19 01:25:26   1001s] (I)                         Default 
[07/19 01:25:26   1001s] (I)      ---------------------------
[07/19 01:25:26   1001s] (I)       Metal1     (1V)    122539 
[07/19 01:25:26   1001s] (I)       Metal2     (2H)     82324 
[07/19 01:25:26   1001s] (I)       Metal3     (3V)      5302 
[07/19 01:25:26   1001s] (I)       Metal4     (4H)      1866 
[07/19 01:25:26   1001s] (I)       Metal5     (5V)         0 
[07/19 01:25:26   1001s] (I)       TopMetal1  (6H)         0 
[07/19 01:25:26   1001s] (I)       TopMetal2  (7V)         0 
[07/19 01:25:26   1001s] (I)      ---------------------------
[07/19 01:25:26   1001s] (I)                  Total   212031 
[07/19 01:25:26   1001s] (I)      Finished Export ( CPU: 0.64 sec, Real: 0.42 sec, Curr Mem: 6.22 MB )
[07/19 01:25:26   1001s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:26   1001s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.00 sec, Real: 1.49 sec, Curr Mem: 6.22 MB )
[07/19 01:25:26   1001s] [NR-eGR] Finished Early Global Route ( CPU: 3.02 sec, Real: 1.50 sec, Curr Mem: 6.12 MB )
[07/19 01:25:26   1001s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:25:26   1001s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:25:26   1001s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:25:26   1001s] (I)       Early Global Route                             100.00%  2377.27 sec  2378.77 sec  1.50 sec  3.02 sec 
[07/19 01:25:26   1001s] (I)       +-Early Global Route kernel                     99.01%  2377.27 sec  2378.76 sec  1.49 sec  3.00 sec 
[07/19 01:25:26   1001s] (I)       | +-Import and model                            29.20%  2377.27 sec  2377.71 sec  0.44 sec  0.44 sec 
[07/19 01:25:26   1001s] (I)       | | +-Create place DB                            8.29%  2377.27 sec  2377.40 sec  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Import place data                        8.28%  2377.27 sec  2377.40 sec  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read instances and placement           2.14%  2377.27 sec  2377.30 sec  0.03 sec  0.03 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read nets                              6.03%  2377.31 sec  2377.40 sec  0.09 sec  0.09 sec 
[07/19 01:25:26   1001s] (I)       | | +-Create route DB                           19.90%  2377.40 sec  2377.70 sec  0.30 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Import route data (8T)                  19.88%  2377.40 sec  2377.70 sec  0.30 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read blockages ( Layer 1-7 )           8.05%  2377.42 sec  2377.54 sec  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read routing blockages               0.00%  2377.42 sec  2377.42 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read bump blockages                  0.00%  2377.42 sec  2377.42 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read instance blockages              7.53%  2377.42 sec  2377.53 sec  0.11 sec  0.11 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read PG blockages                    0.28%  2377.53 sec  2377.54 sec  0.00 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  2377.53 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read clock blockages                 0.00%  2377.54 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read other blockages                 0.00%  2377.54 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read halo blockages                  0.04%  2377.54 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2377.54 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read blackboxes                        0.00%  2377.54 sec  2377.54 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read prerouted                         0.39%  2377.54 sec  2377.55 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Read nets                              0.93%  2377.55 sec  2377.56 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Set up via pillars                     0.58%  2377.57 sec  2377.58 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Initialize 3D grid graph               0.24%  2377.58 sec  2377.58 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Model blockage capacity                6.75%  2377.58 sec  2377.69 sec  0.10 sec  0.10 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Initialize 3D capacity               6.35%  2377.58 sec  2377.68 sec  0.10 sec  0.10 sec 
[07/19 01:25:26   1001s] (I)       | | +-Read aux data                              0.00%  2377.70 sec  2377.70 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | +-Others data preparation                    0.00%  2377.70 sec  2377.70 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | +-Create route kernel                        0.61%  2377.70 sec  2377.71 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | +-Global Routing                              32.07%  2377.71 sec  2378.20 sec  0.48 sec  1.37 sec 
[07/19 01:25:26   1001s] (I)       | | +-Initialization                             0.95%  2377.71 sec  2377.73 sec  0.01 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)       | | +-Net group 1                               29.66%  2377.73 sec  2378.18 sec  0.45 sec  1.34 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Generate topology (8T)                   2.01%  2377.73 sec  2377.76 sec  0.03 sec  0.16 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1a                                 6.47%  2377.82 sec  2377.92 sec  0.10 sec  0.29 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Pattern routing (8T)                   4.28%  2377.82 sec  2377.89 sec  0.06 sec  0.25 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.14%  2377.89 sec  2377.90 sec  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Add via demand to 2D                   0.97%  2377.90 sec  2377.92 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1b                                 3.36%  2377.92 sec  2377.97 sec  0.05 sec  0.07 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Monotonic routing (8T)                 1.51%  2377.92 sec  2377.94 sec  0.02 sec  0.05 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1c                                 1.42%  2377.97 sec  2377.99 sec  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Two level Routing                      1.42%  2377.97 sec  2377.99 sec  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Two Level Routing (Regular)          1.18%  2377.97 sec  2377.99 sec  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Two Level Routing (Strong)           0.14%  2377.99 sec  2377.99 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1d                                 4.02%  2377.99 sec  2378.05 sec  0.06 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Detoured routing (8T)                  4.00%  2377.99 sec  2378.05 sec  0.06 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1e                                 0.54%  2378.05 sec  2378.06 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Route legalization                     0.49%  2378.05 sec  2378.06 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | | | +-Legalize Blockage Violations         0.48%  2378.05 sec  2378.06 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Phase 1l                                 7.68%  2378.06 sec  2378.18 sec  0.12 sec  0.42 sec 
[07/19 01:25:26   1001s] (I)       | | | | +-Layer assignment (8T)                  6.97%  2378.07 sec  2378.18 sec  0.10 sec  0.41 sec 
[07/19 01:25:26   1001s] (I)       | +-Export cong map                              2.83%  2378.20 sec  2378.24 sec  0.04 sec  0.04 sec 
[07/19 01:25:26   1001s] (I)       | | +-Export 2D cong map                         0.86%  2378.23 sec  2378.24 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | +-Extract Global 3D Wires                      0.75%  2378.24 sec  2378.25 sec  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)       | +-Track Assignment (8T)                        6.00%  2378.25 sec  2378.34 sec  0.09 sec  0.49 sec 
[07/19 01:25:26   1001s] (I)       | | +-Initialization                             0.18%  2378.25 sec  2378.26 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | | +-Track Assignment Kernel                    5.67%  2378.26 sec  2378.34 sec  0.09 sec  0.48 sec 
[07/19 01:25:26   1001s] (I)       | | +-Free Memory                                0.00%  2378.34 sec  2378.34 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)       | +-Export                                      27.62%  2378.34 sec  2378.76 sec  0.42 sec  0.64 sec 
[07/19 01:25:26   1001s] (I)       | | +-Export DB wires                            5.37%  2378.34 sec  2378.42 sec  0.08 sec  0.24 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Export all nets (8T)                     4.64%  2378.35 sec  2378.42 sec  0.07 sec  0.19 sec 
[07/19 01:25:26   1001s] (I)       | | | +-Set wire vias (8T)                       0.44%  2378.42 sec  2378.42 sec  0.01 sec  0.05 sec 
[07/19 01:25:26   1001s] (I)       | | +-Report wirelength                          7.93%  2378.42 sec  2378.54 sec  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)       | | +-Update net boxes                           1.11%  2378.54 sec  2378.56 sec  0.02 sec  0.08 sec 
[07/19 01:25:26   1001s] (I)       | | +-Update timing                             12.72%  2378.56 sec  2378.75 sec  0.19 sec  0.19 sec 
[07/19 01:25:26   1001s] (I)       | +-Postprocess design                           0.04%  2378.76 sec  2378.76 sec  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)      ======================= Summary by functions ========================
[07/19 01:25:26   1001s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:25:26   1001s] (I)      ---------------------------------------------------------------------
[07/19 01:25:26   1001s] (I)        0  Early Global Route                  100.00%  1.50 sec  3.02 sec 
[07/19 01:25:26   1001s] (I)        1  Early Global Route kernel            99.01%  1.49 sec  3.00 sec 
[07/19 01:25:26   1001s] (I)        2  Global Routing                       32.07%  0.48 sec  1.37 sec 
[07/19 01:25:26   1001s] (I)        2  Import and model                     29.20%  0.44 sec  0.44 sec 
[07/19 01:25:26   1001s] (I)        2  Export                               27.62%  0.42 sec  0.64 sec 
[07/19 01:25:26   1001s] (I)        2  Track Assignment (8T)                 6.00%  0.09 sec  0.49 sec 
[07/19 01:25:26   1001s] (I)        2  Export cong map                       2.83%  0.04 sec  0.04 sec 
[07/19 01:25:26   1001s] (I)        2  Extract Global 3D Wires               0.75%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        2  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        3  Net group 1                          29.66%  0.45 sec  1.34 sec 
[07/19 01:25:26   1001s] (I)        3  Create route DB                      19.90%  0.30 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)        3  Update timing                        12.72%  0.19 sec  0.19 sec 
[07/19 01:25:26   1001s] (I)        3  Create place DB                       8.29%  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)        3  Report wirelength                     7.93%  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)        3  Track Assignment Kernel               5.67%  0.09 sec  0.48 sec 
[07/19 01:25:26   1001s] (I)        3  Export DB wires                       5.37%  0.08 sec  0.24 sec 
[07/19 01:25:26   1001s] (I)        3  Initialization                        1.14%  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)        3  Update net boxes                      1.11%  0.02 sec  0.08 sec 
[07/19 01:25:26   1001s] (I)        3  Export 2D cong map                    0.86%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        3  Create route kernel                   0.61%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        4  Import route data (8T)               19.88%  0.30 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)        4  Import place data                     8.28%  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1l                              7.68%  0.12 sec  0.42 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1a                              6.47%  0.10 sec  0.29 sec 
[07/19 01:25:26   1001s] (I)        4  Export all nets (8T)                  4.64%  0.07 sec  0.19 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1d                              4.02%  0.06 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1b                              3.36%  0.05 sec  0.07 sec 
[07/19 01:25:26   1001s] (I)        4  Generate topology (8T)                2.01%  0.03 sec  0.16 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1c                              1.42%  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)        4  Phase 1e                              0.54%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        4  Set wire vias (8T)                    0.44%  0.01 sec  0.05 sec 
[07/19 01:25:26   1001s] (I)        5  Read blockages ( Layer 1-7 )          8.05%  0.12 sec  0.12 sec 
[07/19 01:25:26   1001s] (I)        5  Layer assignment (8T)                 6.97%  0.10 sec  0.41 sec 
[07/19 01:25:26   1001s] (I)        5  Read nets                             6.96%  0.10 sec  0.10 sec 
[07/19 01:25:26   1001s] (I)        5  Model blockage capacity               6.75%  0.10 sec  0.10 sec 
[07/19 01:25:26   1001s] (I)        5  Pattern routing (8T)                  4.28%  0.06 sec  0.25 sec 
[07/19 01:25:26   1001s] (I)        5  Detoured routing (8T)                 4.00%  0.06 sec  0.30 sec 
[07/19 01:25:26   1001s] (I)        5  Read instances and placement          2.14%  0.03 sec  0.03 sec 
[07/19 01:25:26   1001s] (I)        5  Monotonic routing (8T)                1.51%  0.02 sec  0.05 sec 
[07/19 01:25:26   1001s] (I)        5  Two level Routing                     1.42%  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)        5  Pattern Routing Avoiding Blockages    1.14%  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)        5  Add via demand to 2D                  0.97%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        5  Set up via pillars                    0.58%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        5  Route legalization                    0.49%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        5  Read prerouted                        0.39%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        5  Initialize 3D grid graph              0.24%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read instance blockages               7.53%  0.11 sec  0.11 sec 
[07/19 01:25:26   1001s] (I)        6  Initialize 3D capacity                6.35%  0.10 sec  0.10 sec 
[07/19 01:25:26   1001s] (I)        6  Two Level Routing (Regular)           1.18%  0.02 sec  0.02 sec 
[07/19 01:25:26   1001s] (I)        6  Legalize Blockage Violations          0.48%  0.01 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        6  Read PG blockages                     0.28%  0.00 sec  0.01 sec 
[07/19 01:25:26   1001s] (I)        6  Two Level Routing (Strong)            0.14%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] (I)        7  Allocate memory for PG via list       0.08%  0.00 sec  0.00 sec 
[07/19 01:25:26   1001s] Running post-eGR process
[07/19 01:25:26   1001s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:03.1 real=0:00:01.6)
[07/19 01:25:26   1001s] Legalization setup...
[07/19 01:25:26   1001s] Using cell based legalization.
[07/19 01:25:26   1001s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:26   1001s] Leaving CCOpt scope - Initializing placement interface...
[07/19 01:25:26   1001s] OPERPROF: Starting DPlace-Init at level 1, MEM:7090.8M, EPOCH TIME: 1752881126.431835
[07/19 01:25:26   1001s] Processing tracks to init pin-track alignment.
[07/19 01:25:26   1001s] z: 1, totalTracks: 1
[07/19 01:25:26   1001s] z: 3, totalTracks: 1
[07/19 01:25:26   1001s] z: 5, totalTracks: 1
[07/19 01:25:26   1001s] z: 7, totalTracks: 1
[07/19 01:25:26   1001s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:26   1001s] Cell fpga_top LLGs are deleted
[07/19 01:25:26   1001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:26   1001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:26   1001s] # Building fpga_top llgBox search-tree.
[07/19 01:25:26   1001s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7090.8M, EPOCH TIME: 1752881126.447010
[07/19 01:25:26   1001s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:26   1001s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:26   1001s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7090.8M, EPOCH TIME: 1752881126.447750
[07/19 01:25:26   1001s] Max number of tech site patterns supported in site array is 256.
[07/19 01:25:26   1001s] Core basic site is CoreSite
[07/19 01:25:26   1002s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:25:26   1002s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:25:26   1002s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:25:26   1002s] SiteArray: use 3,354,624 bytes
[07/19 01:25:26   1002s] SiteArray: current memory after site array memory allocation 7090.8M
[07/19 01:25:26   1002s] SiteArray: FP blocked sites are writable
[07/19 01:25:26   1002s] Keep-away cache is enable on metals: 1-7
[07/19 01:25:26   1002s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:25:26   1002s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:7090.8M, EPOCH TIME: 1752881126.461821
[07/19 01:25:26   1002s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 01:25:26   1002s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.013, REAL:0.004, MEM:7090.8M, EPOCH TIME: 1752881126.466120
[07/19 01:25:26   1002s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:25:26   1002s] Atter site array init, number of instance map data is 0.
[07/19 01:25:26   1002s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.039, REAL:0.020, MEM:7090.8M, EPOCH TIME: 1752881126.468062
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:26   1002s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:26   1002s] OPERPROF:     Starting CMU at level 3, MEM:7090.8M, EPOCH TIME: 1752881126.471748
[07/19 01:25:26   1002s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:7090.8M, EPOCH TIME: 1752881126.473476
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:26   1002s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.029, MEM:7090.8M, EPOCH TIME: 1752881126.475783
[07/19 01:25:26   1002s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7090.8M, EPOCH TIME: 1752881126.475825
[07/19 01:25:26   1002s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7090.8M, EPOCH TIME: 1752881126.475979
[07/19 01:25:26   1002s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=7090.8MB).
[07/19 01:25:26   1002s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.048, MEM:7090.8M, EPOCH TIME: 1752881126.479576
[07/19 01:25:26   1002s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:25:26   1002s] Set min layer with design mode ( 1 )
[07/19 01:25:26   1002s] Set max layer with design mode ( 7 )
[07/19 01:25:26   1002s] [PSP]    Load db... (mem=6.1M)
[07/19 01:25:26   1002s] [PSP]    Read data from FE... (mem=6.1M)
[07/19 01:25:26   1002s] (I)      Number of ignored instance 0
[07/19 01:25:26   1002s] (I)      Number of inbound cells 0
[07/19 01:25:26   1002s] (I)      Number of opened ILM blockages 0
[07/19 01:25:26   1002s] (I)      Number of instances temporarily fixed by detailed placement 76
[07/19 01:25:26   1002s] (I)      numMoveCells=37963, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[07/19 01:25:26   1002s] (I)      cell height: 3780, count: 37963
[07/19 01:25:26   1002s] [PSP]    Done Read data from FE (cpu=0.035s, mem=6.1M)
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] [PSP]    Done Load db (cpu=0.035s, mem=6.1M)
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] [PSP]    Constructing placeable region... (mem=6.1M)
[07/19 01:25:26   1002s] (I)      Constructing bin map
[07/19 01:25:26   1002s] (I)      Initialize bin information with width=37800 height=37800
[07/19 01:25:26   1002s] (I)      Done constructing bin map
[07/19 01:25:26   1002s] [PSP]    Compute region effective width... (mem=6.1M)
[07/19 01:25:26   1002s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=6.1M)
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] [PSP]    Done Constructing placeable region (cpu=0.005s, mem=6.1M)
[07/19 01:25:26   1002s] 
[07/19 01:25:26   1002s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:26   1002s] Validating CTS configuration...
[07/19 01:25:26   1002s] Checking module port directions...
[07/19 01:25:26   1002s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:26   1002s] Non-default CCOpt properties:
[07/19 01:25:26   1002s]   Public non-default CCOpt properties:
[07/19 01:25:26   1002s]     buffer_cells is set for at least one object
[07/19 01:25:26   1002s]     clock_gating_cells is set for at least one object
[07/19 01:25:26   1002s]     cts_merge_clock_gates is set for at least one object
[07/19 01:25:26   1002s]     cts_merge_clock_logic is set for at least one object
[07/19 01:25:26   1002s]     delay_cells is set for at least one object
[07/19 01:25:26   1002s]     inverter_cells is set for at least one object
[07/19 01:25:26   1002s]     route_type is set for at least one object
[07/19 01:25:26   1002s]     target_insertion_delay is set for at least one object
[07/19 01:25:26   1002s]     target_skew is set for at least one object
[07/19 01:25:26   1002s]   Private non-default CCOpt properties:
[07/19 01:25:26   1002s]     clock_nets_detailed_routed: 1 (default: false)
[07/19 01:25:26   1002s]     last_virtual_delay_scaling_factor is set for at least one object
[07/19 01:25:26   1002s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:26   1002s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:25:26   1002s] eee: pegSigSF=1.070000
[07/19 01:25:26   1002s] Initializing multi-corner resistance tables ...
[07/19 01:25:26   1002s] eee: Grid unit RC data computation started
[07/19 01:25:26   1002s] eee: Grid unit RC data computation completed
[07/19 01:25:26   1002s] eee: l=1 avDens=0.041345 usedTrk=2970.484924 availTrk=71845.750989 sigTrk=2970.484924
[07/19 01:25:26   1002s] eee: l=2 avDens=0.147386 usedTrk=14327.352400 availTrk=97209.519289 sigTrk=14327.352400
[07/19 01:25:26   1002s] eee: l=3 avDens=0.129630 usedTrk=15710.490870 availTrk=121194.580542 sigTrk=15710.490870
[07/19 01:25:26   1002s] eee: l=4 avDens=0.034960 usedTrk=4533.874629 availTrk=129688.875575 sigTrk=4533.874629
[07/19 01:25:26   1002s] eee: l=5 avDens=0.035577 usedTrk=3517.383205 availTrk=98867.028109 sigTrk=3517.383205
[07/19 01:25:26   1002s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:25:26   1002s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:25:26   1002s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:25:26   1002s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:25:26   1002s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.307458 uaWl=1.000000 uaWlH=0.119900 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:25:26   1002s] eee: NetCapCache creation started. (Current Mem: 7090.840M) 
[07/19 01:25:26   1002s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 7090.840M) 
[07/19 01:25:26   1002s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:25:26   1002s] eee: Metal Layers Info:
[07/19 01:25:26   1002s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:26   1002s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:25:26   1002s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:26   1002s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:25:26   1002s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:26   1002s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:26   1002s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:26   1002s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:26   1002s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:25:26   1002s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:25:26   1002s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:26   1002s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:25:26   1002s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:25:26   1002s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:25:26   1002s] eee: +----------------------------------------------------+
[07/19 01:25:26   1002s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:25:26   1002s] eee: +----------------------------------------------------+
[07/19 01:25:26   1002s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:25:26   1002s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:25:26   1002s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:25:26   1002s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:25:26   1002s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:25:26   1002s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:25:26   1002s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:25:26   1002s] Route type trimming info:
[07/19 01:25:26   1002s]   No route type modifications were made.
[07/19 01:25:26   1002s] End AAE Lib Interpolated Model. (MEM=3975.160156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:25:26   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_8
[07/19 01:25:26   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_4
[07/19 01:25:26   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_2
[07/19 01:25:26   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:26   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_1
[07/19 01:25:27   1002s] Library trimming buffers in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/19 01:25:27   1002s] Original list had 5 cells:
[07/19 01:25:27   1002s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/19 01:25:27   1002s] Library trimming was not able to trim any cells:
[07/19 01:25:27   1002s] sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1 
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_inv_8
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_inv_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_inv_2
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_inv_1
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_inv_4
[07/19 01:25:27   1002s] Library trimming inverters in power domain auto-default and half-corner MAX_DEALY:setup.late removed 0 of 5 cells
[07/19 01:25:27   1002s] Original list had 5 cells:
[07/19 01:25:27   1002s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/19 01:25:27   1002s] Library trimming was not able to trim any cells:
[07/19 01:25:27   1002s] sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1 
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd2_1
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_dlygate4sd1_1
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_slgcp_1
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_lgcp_1
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:27   1002s] (I)      Filtering out regions for small cell: sg13g2_buf_16
[07/19 01:25:28   1003s] Clock tree balancer configuration for clock_trees clk[0] prog_clk[0]:
[07/19 01:25:28   1003s] Non-default CCOpt properties:
[07/19 01:25:28   1003s]   Public non-default CCOpt properties:
[07/19 01:25:28   1003s]     cts_merge_clock_gates: true (default: false)
[07/19 01:25:28   1003s]     cts_merge_clock_logic: true (default: false)
[07/19 01:25:28   1003s]     route_type (leaf): default_route_type_leaf (default: default)
[07/19 01:25:28   1003s]     route_type (top): default_route_type_nonleaf (default: default)
[07/19 01:25:28   1003s]     route_type (trunk): default_route_type_nonleaf (default: default)
[07/19 01:25:28   1003s]   No private non-default CCOpt properties
[07/19 01:25:28   1003s] For power domain auto-default:
[07/19 01:25:28   1003s]   Buffers:     sg13g2_buf_16 sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 sg13g2_buf_1
[07/19 01:25:28   1003s]   Inverters:   sg13g2_inv_16 sg13g2_inv_8 sg13g2_inv_4 sg13g2_inv_2 sg13g2_inv_1
[07/19 01:25:28   1003s]   Delay buffers: sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd2_1
[07/19 01:25:28   1003s]   Clock gates (with test): sg13g2_slgcp_1
[07/19 01:25:28   1003s]   Clock gates   (no test): sg13g2_lgcp_1
[07/19 01:25:28   1003s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1108779.840um^2
[07/19 01:25:28   1003s] Top Routing info:
[07/19 01:25:28   1003s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1003s]   Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1003s] Trunk Routing info:
[07/19 01:25:28   1003s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1003s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1003s] Leaf Routing info:
[07/19 01:25:28   1003s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1003s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1003s] For timing_corner MAX_DEALY:setup, late and power domain auto-default:
[07/19 01:25:28   1003s]   Slew time target (leaf):    0.211ns
[07/19 01:25:28   1003s]   Slew time target (trunk):   0.211ns
[07/19 01:25:28   1003s]   Slew time target (top):     0.211ns (Note: no nets are considered top nets in this clock tree)
[07/19 01:25:28   1003s]   Buffer unit delay: 0.118ns
[07/19 01:25:28   1003s]   Buffer max distance: 1595.500um
[07/19 01:25:28   1003s] Fastest wire driving cells and distances:
[07/19 01:25:28   1003s]   Buffer    : {lib_cell:sg13g2_buf_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1595.500um, saturatedSlew=0.184ns, speed=6512.245um per ns, cellArea=28.430um^2 per 1000um}
[07/19 01:25:28   1003s]   Inverter  : {lib_cell:sg13g2_inv_16, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=1076.675um, saturatedSlew=0.138ns, speed=8150.454um per ns, cellArea=32.019um^2 per 1000um}
[07/19 01:25:28   1003s]   Clock gate (with test): {lib_cell:sg13g2_slgcp_1, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=232.076um, saturatedSlew=0.186ns, speed=958.200um per ns, cellArea=132.908um^2 per 1000um}
[07/19 01:25:28   1003s]   Clock gate   (no test): {lib_cell:sg13g2_lgcp_1, fastest_considered_half_corner=MAX_DEALY:setup.late, optimalDrivingDistance=232.844um, saturatedSlew=0.185ns, speed=967.764um per ns, cellArea=116.885um^2 per 1000um}
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Logic Sizing Table:
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] ----------------------------------------------------------
[07/19 01:25:28   1003s] Cell    Instance count    Source    Eligible library cells
[07/19 01:25:28   1003s] ----------------------------------------------------------
[07/19 01:25:28   1003s]   (empty table)
[07/19 01:25:28   1003s] ----------------------------------------------------------
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Clock tree balancer configuration for skew_group clk[0]/CONSTRAINTS:
[07/19 01:25:28   1003s]  Created from constraint modes: {[]}
[07/19 01:25:28   1003s]   Sources:                     pin clk[0]
[07/19 01:25:28   1003s]   Total number of sinks:       80
[07/19 01:25:28   1003s]   Delay constrained sinks:     80
[07/19 01:25:28   1003s]   Constrains:                  default
[07/19 01:25:28   1003s]   Non-leaf sinks:              0
[07/19 01:25:28   1003s]   Ignore pins:                 0
[07/19 01:25:28   1003s]  Timing corner MAX_DEALY:setup.late:
[07/19 01:25:28   1003s]   Skew target:                 0.118ns
[07/19 01:25:28   1003s] Clock tree balancer configuration for skew_group prog_clk[0]/CONSTRAINTS:
[07/19 01:25:28   1003s]  Created from constraint modes: {[]}
[07/19 01:25:28   1003s]   Sources:                     pin prog_clk[0]
[07/19 01:25:28   1003s]   Total number of sinks:       5317
[07/19 01:25:28   1003s]   Delay constrained sinks:     5317
[07/19 01:25:28   1003s]   Constrains:                  default
[07/19 01:25:28   1003s]   Non-leaf sinks:              0
[07/19 01:25:28   1003s]   Ignore pins:                 0
[07/19 01:25:28   1003s]  Timing corner MAX_DEALY:setup.late:
[07/19 01:25:28   1003s]   Skew target:                 0.118ns
[07/19 01:25:28   1003s] Primary reporting skew groups are:
[07/19 01:25:28   1003s] skew_group prog_clk[0]/CONSTRAINTS with 5317 clock sinks
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Constraint summary
[07/19 01:25:28   1003s] ==================
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Transition constraints are active in the following delay corners:
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] MAX_DEALY:setup.late
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Cap constraints are active in the following delay corners:
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] MAX_DEALY:setup.late
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Transition constraint summary:
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] -------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] Delay corner                      Target (ns)    Num pins    Target source    Clock tree(s)
[07/19 01:25:28   1003s] -------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] MAX_DEALY:setup.late (primary)         -            -              -                -
[07/19 01:25:28   1003s]               -                      0.211         5401      auto computed    all
[07/19 01:25:28   1003s] -------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Capacitance constraint summary:
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] ------------------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] Delay corner                      Limit (pF)    Num nets    Target source                Clock tree(s)
[07/19 01:25:28   1003s] ------------------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] MAX_DEALY:setup.late (primary)        -            -                    -                      -
[07/19 01:25:28   1003s]               -                     0.600          2        library_or_sdc_constraint    all
[07/19 01:25:28   1003s] ------------------------------------------------------------------------------------------------------
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] 
[07/19 01:25:28   1003s] Clock DAG hash initial state: de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:25:28   1003s] CTS services accumulated run-time stats initial state:
[07/19 01:25:28   1003s]   delay calculator: calls=12636, total_wall_time=0.388s, mean_wall_time=0.031ms
[07/19 01:25:28   1003s]   steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:28   1003s] Clock DAG stats initial state:
[07/19 01:25:28   1003s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:28   1003s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:28   1003s]   misc counts      : r=2, pp=0, mci=0
[07/19 01:25:28   1003s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:28   1003s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:28   1004s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:25:28   1004s] UM:*                                                                   InitialState
[07/19 01:25:28   1004s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1004s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Layer information for route type default_route_type_leaf:
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:25:28   1004s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Metal1       N            V          0.844         0.158         0.133
[07/19 01:25:28   1004s] Metal2       N            H          0.515         0.180         0.093
[07/19 01:25:28   1004s] Metal3       Y            V          0.515         0.172         0.089
[07/19 01:25:28   1004s] Metal4       Y            H          0.515         0.180         0.093
[07/19 01:25:28   1004s] Metal5       N            V          0.515         0.172         0.089
[07/19 01:25:28   1004s] TopMetal1    N            H          0.013         0.304         0.004
[07/19 01:25:28   1004s] TopMetal2    N            V          0.007         0.243         0.002
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1004s] Unshielded; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Layer information for route type default_route_type_nonleaf:
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:25:28   1004s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Metal1       N            V          0.844         0.235         0.198
[07/19 01:25:28   1004s] Metal2       N            H          0.515         0.266         0.137
[07/19 01:25:28   1004s] Metal3       Y            V          0.515         0.254         0.131
[07/19 01:25:28   1004s] Metal4       Y            H          0.515         0.266         0.137
[07/19 01:25:28   1004s] Metal5       N            V          0.515         0.254         0.131
[07/19 01:25:28   1004s] TopMetal1    N            H          0.013         0.320         0.004
[07/19 01:25:28   1004s] TopMetal2    N            V          0.007         0.307         0.002
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[07/19 01:25:28   1004s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Layer information for route type default_route_type_nonleaf:
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Layer        Preferred    Route    Res.          Cap.          RC
[07/19 01:25:28   1004s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] Metal1       N            V          0.844         0.158         0.133
[07/19 01:25:28   1004s] Metal2       N            H          0.515         0.180         0.093
[07/19 01:25:28   1004s] Metal3       Y            V          0.515         0.172         0.089
[07/19 01:25:28   1004s] Metal4       Y            H          0.515         0.180         0.093
[07/19 01:25:28   1004s] Metal5       N            V          0.515         0.172         0.089
[07/19 01:25:28   1004s] TopMetal1    N            H          0.013         0.304         0.004
[07/19 01:25:28   1004s] TopMetal2    N            V          0.007         0.243         0.002
[07/19 01:25:28   1004s] ------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Via selection for estimated routes (rule default):
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ------------------------------------------------------------------------------
[07/19 01:25:28   1004s] Layer                  Via Cell       Res.      Cap.     RC       Top of Stack
[07/19 01:25:28   1004s] Range                                 (Ohm)     (fF)     (fs)     Only
[07/19 01:25:28   1004s] ------------------------------------------------------------------------------
[07/19 01:25:28   1004s] Metal1-Metal2          Via1_YX_so     20.000    0.000    0.000    false
[07/19 01:25:28   1004s] Metal2-Metal3          Via2_YX_so     20.000    0.000    0.000    false
[07/19 01:25:28   1004s] Metal3-Metal4          Via3_YX_so     20.000    0.000    0.000    false
[07/19 01:25:28   1004s] Metal4-Metal5          Via4_YX_so     20.000    0.000    0.000    false
[07/19 01:25:28   1004s] Metal5-TopMetal1       TopVia1EWNS     4.000    0.000    0.000    false
[07/19 01:25:28   1004s] TopMetal1-TopMetal2    TopVia2EWNS     2.200    0.000    0.000    false
[07/19 01:25:28   1004s] ------------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
[07/19 01:25:28   1004s] **WARN: (IMPCCOPT-2314):	CCOpt found 2 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[07/19 01:25:28   1004s] Type 'man IMPCCOPT-2314' for more detail.
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Ideal and dont_touch net fanout counts:
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] -----------------------------------------------------------
[07/19 01:25:28   1004s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[07/19 01:25:28   1004s] -----------------------------------------------------------
[07/19 01:25:28   1004s]       1            10                      0
[07/19 01:25:28   1004s]      11           100                      1
[07/19 01:25:28   1004s]     101          1000                      0
[07/19 01:25:28   1004s]    1001         10000                      1
[07/19 01:25:28   1004s]   10001           +                        0
[07/19 01:25:28   1004s] -----------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Top ideal and dont_touch nets by fanout:
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ------------------------
[07/19 01:25:28   1004s] Net name       Fanout ()
[07/19 01:25:28   1004s] ------------------------
[07/19 01:25:28   1004s] prog_clk[0]      5317
[07/19 01:25:28   1004s] clk[0]             80
[07/19 01:25:28   1004s] ------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] No dont_touch hnets found in the clock tree
[07/19 01:25:28   1004s] No dont_touch hpins found in the clock network.
[07/19 01:25:28   1004s] Checking for illegal sizes of clock logic instances...
[07/19 01:25:28   1004s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Filtering reasons for cell type: clock gate cell
[07/19 01:25:28   1004s] ================================================
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] -----------------------------------------------------------------------------------------
[07/19 01:25:28   1004s] Clock trees    Power domain    Reason                    Library cells
[07/19 01:25:28   1004s] -----------------------------------------------------------------------------------------
[07/19 01:25:28   1004s] all            auto-default    Is a clockgate cell       { sg13g2_lgcp_1 sg13g2_slgcp_1 }
[07/19 01:25:28   1004s] all            auto-default    No test enable signal     { sg13g2_lgcp_1 }
[07/19 01:25:28   1004s] all            auto-default    Has test enable signal    { sg13g2_slgcp_1 }
[07/19 01:25:28   1004s] -----------------------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:01.9)
[07/19 01:25:28   1004s] CCOpt configuration status: all checks passed.
[07/19 01:25:28   1004s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[07/19 01:25:28   1004s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[07/19 01:25:28   1004s]   No exclusion drivers are needed.
[07/19 01:25:28   1004s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[07/19 01:25:28   1004s] Antenna diode management...
[07/19 01:25:28   1004s]   Found 0 antenna diodes in the clock trees.
[07/19 01:25:28   1004s]   
[07/19 01:25:28   1004s] Antenna diode management done.
[07/19 01:25:28   1004s] Adding driver cells for primary IOs...
[07/19 01:25:28   1004s] Adding driver cells for primary IOs done.
[07/19 01:25:28   1004s] Adding driver cells for primary IOs...
[07/19 01:25:28   1004s] Adding driver cells for primary IOs done.
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] ----------------------------------------------------------------------------------------------
[07/19 01:25:28   1004s] CCOpt reported the following when adding drivers below input ports and above output ports     
[07/19 01:25:28   1004s] ----------------------------------------------------------------------------------------------
[07/19 01:25:28   1004s]   (empty table)
[07/19 01:25:28   1004s] ----------------------------------------------------------------------------------------------
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Adding driver cell for primary IO roots...
[07/19 01:25:28   1004s] Adding driver cell for primary IO roots done.
[07/19 01:25:28   1004s] Maximizing clock DAG abstraction...
[07/19 01:25:28   1004s]   Removing clock DAG drivers
[07/19 01:25:28   1004s] Maximizing clock DAG abstraction done.
[07/19 01:25:28   1004s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.3 real=0:00:03.7)
[07/19 01:25:28   1004s] Synthesizing clock trees...
[07/19 01:25:28   1004s]   Preparing To Balance...
[07/19 01:25:28   1004s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:25:28   1004s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881128.460147
[07/19 01:25:28   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.082, REAL:0.020, MEM:9792.8M, EPOCH TIME: 1752881128.480432
[07/19 01:25:28   1004s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:25:28   1004s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 01:25:28   1004s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881128.480730
[07/19 01:25:28   1004s] Processing tracks to init pin-track alignment.
[07/19 01:25:28   1004s] z: 1, totalTracks: 1
[07/19 01:25:28   1004s] z: 3, totalTracks: 1
[07/19 01:25:28   1004s] z: 5, totalTracks: 1
[07/19 01:25:28   1004s] z: 7, totalTracks: 1
[07/19 01:25:28   1004s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:28   1004s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881128.494880
[07/19 01:25:28   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:28   1004s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:28   1004s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881128.504844
[07/19 01:25:28   1004s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881128.506612
[07/19 01:25:28   1004s] 
[07/19 01:25:28   1004s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:28   1004s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881128.508953
[07/19 01:25:28   1004s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881128.508995
[07/19 01:25:28   1004s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881128.509177
[07/19 01:25:28   1004s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:25:28   1004s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.032, MEM:9792.8M, EPOCH TIME: 1752881128.512650
[07/19 01:25:28   1004s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:28   1004s]   Merging duplicate siblings in DAG...
[07/19 01:25:28   1004s]     Clock DAG hash before merging: de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:25:28   1004s]     CTS services accumulated run-time stats before merging:
[07/19 01:25:28   1004s]       delay calculator: calls=12636, total_wall_time=0.388s, mean_wall_time=0.031ms
[07/19 01:25:28   1004s]       steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:28   1004s]     Clock DAG stats before merging:
[07/19 01:25:28   1004s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:28   1004s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:28   1004s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:28   1004s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:28   1004s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:28   1004s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:25:28   1004s] UM:*                                                                   before merging
[07/19 01:25:28   1004s]     Resynthesising clock tree into netlist...
[07/19 01:25:28   1004s]       Reset timing graph...
[07/19 01:25:28   1004s] Ignoring AAE DB Resetting ...
[07/19 01:25:28   1004s]       Reset timing graph done.
[07/19 01:25:28   1004s]     Resynthesising clock tree into netlist done.
[07/19 01:25:28   1004s]     Merging duplicate clock dag driver clones in DAG...
[07/19 01:25:28   1004s]     Merging duplicate clock dag driver clones in DAG done.
[07/19 01:25:28   1004s]     
[07/19 01:25:28   1004s]     Disconnecting clock tree from netlist...
[07/19 01:25:28   1004s]     Disconnecting clock tree from netlist done.
[07/19 01:25:28   1004s]   Merging duplicate siblings in DAG done.
[07/19 01:25:28   1004s]   Applying movement limits...
[07/19 01:25:28   1004s]   Applying movement limits done.
[07/19 01:25:28   1004s]   Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:25:28   1004s]   CCOpt::Phase::Construction...
[07/19 01:25:28   1004s]   Stage::Clustering...
[07/19 01:25:28   1004s]   Clustering...
[07/19 01:25:28   1004s]     Clock DAG hash before 'Clustering': de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:25:28   1004s]     CTS services accumulated run-time stats before 'Clustering':
[07/19 01:25:28   1004s]       delay calculator: calls=12636, total_wall_time=0.388s, mean_wall_time=0.031ms
[07/19 01:25:28   1004s]       steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:28   1004s]     Initialize for clustering...
[07/19 01:25:28   1004s]     Clock DAG hash before clustering: de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:25:28   1004s]     CTS services accumulated run-time stats before clustering:
[07/19 01:25:28   1004s]       delay calculator: calls=12636, total_wall_time=0.388s, mean_wall_time=0.031ms
[07/19 01:25:28   1004s]       steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:28   1004s]     Clock DAG stats before clustering:
[07/19 01:25:28   1004s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:28   1004s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:28   1004s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:28   1004s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:28   1004s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:28   1004s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:25:28   1004s] UM:*                                                                   before clustering
[07/19 01:25:28   1004s]     Computing max distances from locked parents...
[07/19 01:25:28   1004s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[07/19 01:25:28   1004s]     Computing max distances from locked parents done.
[07/19 01:25:28   1004s]     Preplacing multi-input logics...
[07/19 01:25:28   1004s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:28   1004s]     Computing optimal clock node locations...
[07/19 01:25:28   1004s]     : End AAE Lib Interpolated Model. (MEM=4074.371094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:25:28   1004s] ...20% ...40% ...60% ...80% ...100% 
[07/19 01:25:28   1004s]     Optimal path computation stats:
[07/19 01:25:28   1004s]       Successful          : 0
[07/19 01:25:28   1004s]       Unsuccessful        : 0
[07/19 01:25:28   1004s]       Immovable           : 2
[07/19 01:25:28   1004s]       lockedParentLocation: 0
[07/19 01:25:28   1004s]       Region hash         : 9b63d8a4eba3eebd
[07/19 01:25:28   1004s]     Unsuccessful details:
[07/19 01:25:28   1004s]     
[07/19 01:25:28   1004s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:28   1004s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:28   1004s]     Bottom-up phase...
[07/19 01:25:28   1004s]     Clustering bottom-up starting from leaves...
[07/19 01:25:28   1004s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:25:28   1004s]       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:28   1004s]       Clustering clock_tree prog_clk[0]...
[07/19 01:25:28   1004s] Clustering clock_tree clk[0]...
[07/19 01:25:28   1004s] Clustering clock_tree clk[0] done.
[07/19 01:25:28   1004s]       Clustering clock_tree prog_clk[0] done.
[07/19 01:25:28   1004s]     Clustering bottom-up starting from leaves done.
[07/19 01:25:28   1004s]     Rebuilding the clock tree after clustering...
[07/19 01:25:28   1004s]     Rebuilding the clock tree after clustering done.
[07/19 01:25:28   1004s]     Clock DAG hash after bottom-up phase: de5ba21b2ece0ab7 73715681d5bb0d1f
[07/19 01:25:28   1004s]     CTS services accumulated run-time stats after bottom-up phase:
[07/19 01:25:28   1004s]       delay calculator: calls=12638, total_wall_time=0.388s, mean_wall_time=0.031ms
[07/19 01:25:28   1004s]       steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:28   1004s]     Clock DAG stats after bottom-up phase:
[07/19 01:25:28   1004s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:28   1004s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:28   1004s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:28   1004s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:28   1004s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:28   1004s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:25:28   1004s] UM:*                                                                   after bottom-up phase
[07/19 01:25:28   1004s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:25:28   1004s]     Legalizing clock trees...
[07/19 01:25:28   1004s]     Resynthesising clock tree into netlist...
[07/19 01:25:28   1004s]       Reset timing graph...
[07/19 01:25:28   1004s] Ignoring AAE DB Resetting ...
[07/19 01:25:28   1004s]       Reset timing graph done.
[07/19 01:25:28   1004s]     Resynthesising clock tree into netlist done.
[07/19 01:25:28   1004s]     Commiting net attributes....
[07/19 01:25:28   1004s]     Commiting net attributes. done.
[07/19 01:25:28   1004s]     Leaving CCOpt scope - ClockRefiner...
[07/19 01:25:28   1004s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881128.984537
[07/19 01:25:28   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:28   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1004s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.092, REAL:0.022, MEM:9792.8M, EPOCH TIME: 1752881129.006354
[07/19 01:25:29   1004s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:29   1004s]     Assigned high priority to 0 instances.
[07/19 01:25:29   1004s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[07/19 01:25:29   1004s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[07/19 01:25:29   1004s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.026303
[07/19 01:25:29   1004s] OPERPROF:   Starting DPlace-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.026390
[07/19 01:25:29   1004s] Processing tracks to init pin-track alignment.
[07/19 01:25:29   1004s] z: 1, totalTracks: 1
[07/19 01:25:29   1004s] z: 3, totalTracks: 1
[07/19 01:25:29   1004s] z: 5, totalTracks: 1
[07/19 01:25:29   1004s] z: 7, totalTracks: 1
[07/19 01:25:29   1004s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:29   1004s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:9792.8M, EPOCH TIME: 1752881129.041719
[07/19 01:25:29   1004s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1004s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1004s] 
[07/19 01:25:29   1004s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:29   1004s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:29   1004s] OPERPROF:       Starting CMU at level 4, MEM:9792.8M, EPOCH TIME: 1752881129.051788
[07/19 01:25:29   1004s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881129.053527
[07/19 01:25:29   1004s] 
[07/19 01:25:29   1004s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:29   1004s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881129.055898
[07/19 01:25:29   1004s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:9792.8M, EPOCH TIME: 1752881129.055943
[07/19 01:25:29   1004s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881129.056140
[07/19 01:25:29   1004s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:25:29   1004s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.034, MEM:9792.8M, EPOCH TIME: 1752881129.059897
[07/19 01:25:29   1004s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.034, MEM:9792.8M, EPOCH TIME: 1752881129.059924
[07/19 01:25:29   1004s] TDRefine: refinePlace mode is spiral
[07/19 01:25:29   1004s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:25:29   1004s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.8
[07/19 01:25:29   1004s] OPERPROF: Starting Refine-Place at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.061905
[07/19 01:25:29   1004s] *** Starting refinePlace (0:16:46 mem=9792.8M) ***
[07/19 01:25:29   1004s] Total net bbox length = 1.127e+06 (5.527e+05 5.739e+05) (ext = 6.733e+04)
[07/19 01:25:29   1004s] 
[07/19 01:25:29   1004s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:29   1004s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:29   1004s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:29   1004s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1004s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1004s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1004s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1004s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.099821
[07/19 01:25:29   1004s] Starting refinePlace ...
[07/19 01:25:29   1004s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1004s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1004s] One DDP V2 for no tweak run.
[07/19 01:25:29   1004s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1004s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1004s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:25:29   1004s] DDP markSite nrRow 291 nrJob 291
[07/19 01:25:29   1004s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:25:29   1004s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=9792.8MB) @(0:16:46 - 0:16:46).
[07/19 01:25:29   1004s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:29   1005s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:25:29   1005s] 
[07/19 01:25:29   1005s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:25:29   1005s] 
[07/19 01:25:29   1005s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:25:29   1005s] 
[07/19 01:25:29   1005s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:25:29   1005s] 
[07/19 01:25:29   1005s]  Info: 0 filler has been deleted!
[07/19 01:25:29   1005s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:25:29   1005s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[07/19 01:25:29   1005s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:25:29   1005s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=9760.8MB) @(0:16:46 - 0:16:47).
[07/19 01:25:29   1005s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:29   1005s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:29   1005s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 9760.8MB
[07/19 01:25:29   1005s] Statistics of distance of Instance movement in refine placement:
[07/19 01:25:29   1005s]   maximum (X+Y) =         0.00 um
[07/19 01:25:29   1005s]   mean    (X+Y) =         0.00 um
[07/19 01:25:29   1005s] Summary Report:
[07/19 01:25:29   1005s] Instances move: 0 (out of 37963 movable)
[07/19 01:25:29   1005s] Instances flipped: 0
[07/19 01:25:29   1005s] Mean displacement: 0.00 um
[07/19 01:25:29   1005s] Max displacement: 0.00 um 
[07/19 01:25:29   1005s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:25:29   1005s] Total instances moved : 0
[07/19 01:25:29   1005s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.037, REAL:0.455, MEM:9760.8M, EPOCH TIME: 1752881129.555302
[07/19 01:25:29   1005s] Total net bbox length = 1.127e+06 (5.527e+05 5.739e+05) (ext = 6.733e+04)
[07/19 01:25:29   1005s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 9760.8MB
[07/19 01:25:29   1005s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=9760.8MB) @(0:16:46 - 0:16:47).
[07/19 01:25:29   1005s] *** Finished refinePlace (0:16:47 mem=9760.8M) ***
[07/19 01:25:29   1005s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.8
[07/19 01:25:29   1005s] OPERPROF: Finished Refine-Place at level 1, CPU:1.092, REAL:0.511, MEM:9760.8M, EPOCH TIME: 1752881129.572540
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:25:29   1005s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:25:29   1005s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9760.8M, EPOCH TIME: 1752881129.574636
[07/19 01:25:29   1005s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:25:29   1005s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.094, REAL:0.031, MEM:9792.8M, EPOCH TIME: 1752881129.605518
[07/19 01:25:29   1006s]     ClockRefiner summary
[07/19 01:25:29   1006s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:25:29   1006s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:25:29   1006s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:25:29   1006s]     Revert refine place priority changes on 0 instances.
[07/19 01:25:29   1006s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:29   1006s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.628964
[07/19 01:25:29   1006s] Processing tracks to init pin-track alignment.
[07/19 01:25:29   1006s] z: 1, totalTracks: 1
[07/19 01:25:29   1006s] z: 3, totalTracks: 1
[07/19 01:25:29   1006s] z: 5, totalTracks: 1
[07/19 01:25:29   1006s] z: 7, totalTracks: 1
[07/19 01:25:29   1006s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:29   1006s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.644027
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] 
[07/19 01:25:29   1006s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:29   1006s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:29   1006s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881129.654315
[07/19 01:25:29   1006s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881129.656127
[07/19 01:25:29   1006s] 
[07/19 01:25:29   1006s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:29   1006s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881129.658521
[07/19 01:25:29   1006s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.658563
[07/19 01:25:29   1006s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881129.658716
[07/19 01:25:29   1006s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:25:29   1006s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881129.662257
[07/19 01:25:29   1006s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:00.7)
[07/19 01:25:29   1006s]     Disconnecting clock tree from netlist...
[07/19 01:25:29   1006s]     Disconnecting clock tree from netlist done.
[07/19 01:25:29   1006s]     Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:25:29   1006s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.669583
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.079, REAL:0.019, MEM:9792.8M, EPOCH TIME: 1752881129.689071
[07/19 01:25:29   1006s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:25:29   1006s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 01:25:29   1006s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.689982
[07/19 01:25:29   1006s] Processing tracks to init pin-track alignment.
[07/19 01:25:29   1006s] z: 1, totalTracks: 1
[07/19 01:25:29   1006s] z: 3, totalTracks: 1
[07/19 01:25:29   1006s] z: 5, totalTracks: 1
[07/19 01:25:29   1006s] z: 7, totalTracks: 1
[07/19 01:25:29   1006s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:29   1006s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.704598
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] 
[07/19 01:25:29   1006s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:29   1006s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:29   1006s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881129.723815
[07/19 01:25:29   1006s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881129.725456
[07/19 01:25:29   1006s] 
[07/19 01:25:29   1006s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:29   1006s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.027, REAL:0.023, MEM:9792.8M, EPOCH TIME: 1752881129.727886
[07/19 01:25:29   1006s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881129.727929
[07/19 01:25:29   1006s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881129.728131
[07/19 01:25:29   1006s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:25:29   1006s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.045, REAL:0.042, MEM:9792.8M, EPOCH TIME: 1752881129.731673
[07/19 01:25:29   1006s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:29   1006s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:25:29   1006s] End AAE Lib Interpolated Model. (MEM=4094.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:25:29   1006s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     Clock tree legalization - Histogram:
[07/19 01:25:29   1006s]     ====================================
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     --------------------------------
[07/19 01:25:29   1006s]     Movement (um)    Number of cells
[07/19 01:25:29   1006s]     --------------------------------
[07/19 01:25:29   1006s]       (empty table)
[07/19 01:25:29   1006s]     --------------------------------
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     Clock tree legalization - There are no Movements:
[07/19 01:25:29   1006s]     =================================================
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     ---------------------------------------------
[07/19 01:25:29   1006s]     Movement (um)    Desired     Achieved    Node
[07/19 01:25:29   1006s]                      location    location    
[07/19 01:25:29   1006s]     ---------------------------------------------
[07/19 01:25:29   1006s]       (empty table)
[07/19 01:25:29   1006s]     ---------------------------------------------
[07/19 01:25:29   1006s]     
[07/19 01:25:29   1006s]     Legalizing clock trees done. (took cpu=0:00:01.6 real=0:00:00.8)
[07/19 01:25:29   1006s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:25:29   1006s]     Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:29   1006s]     Clock DAG hash after 'Clustering': de5ba21b2ece0ab7 73715681d5bb0d1f 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:29   1006s]     CTS services accumulated run-time stats after 'Clustering':
[07/19 01:25:29   1006s]       delay calculator: calls=12642, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:29   1006s]       steiner router: calls=12619, total_wall_time=0.098s, mean_wall_time=0.008ms
[07/19 01:25:29   1006s]     Clock DAG stats after 'Clustering':
[07/19 01:25:29   1006s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:29   1006s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:29   1006s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:29   1006s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:29   1006s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:29   1006s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:29   1006s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:29   1006s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:29   1006s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:29   1006s]     Clock DAG net violations after 'Clustering':
[07/19 01:25:29   1006s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:29   1006s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[07/19 01:25:29   1006s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:29   1006s]     Primary reporting skew groups after 'Clustering':
[07/19 01:25:29   1006s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:29   1006s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:29   1006s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:29   1006s]     Skew group summary after 'Clustering':
[07/19 01:25:29   1006s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:29   1006s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:29   1006s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:29   1006s]   Clustering done. (took cpu=0:00:02.0 real=0:00:01.2)
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Post-Clustering Statistics Report
[07/19 01:25:29   1006s]   =================================
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Fanout Statistics:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[07/19 01:25:29   1006s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   Trunk         1         2.000       2          2        0.000     {1 <= 2}
[07/19 01:25:29   1006s]   Leaf          2      2698.500      80       5317     3703.118     {1 <= 1127, 1 <= 5319}
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Clustering Failure Statistics:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   --------------------------------
[07/19 01:25:29   1006s]   Net Type    Clusters    Clusters
[07/19 01:25:29   1006s]               Tried       Failed
[07/19 01:25:29   1006s]   --------------------------------
[07/19 01:25:29   1006s]     (empty table)
[07/19 01:25:29   1006s]   --------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Clustering Partition Statistics:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[07/19 01:25:29   1006s]               Fraction    Fraction    Count        Size    Size    Size    Size
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]     (empty table)
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Longest 5 runtime clustering solutions:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   65366.409     5317        0                  1          prog_clk[0]    prog_clk[0]
[07/19 01:25:29   1006s]    2602.069      80         0                  1          clk[0]         clk[0]
[07/19 01:25:29   1006s]   ----------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Longest 10 runtime per clock tree:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   ------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   Wall Time    Mean         Min          Max          Std. Dev    Count    Clock Tree
[07/19 01:25:29   1006s]   ------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   65366.409    65366.409    65366.409    65366.409     0.000         1     prog_clk[0]
[07/19 01:25:29   1006s]    2602.069     2602.069     2602.069     2602.069     0.000         1     clk[0]
[07/19 01:25:29   1006s]   ------------------------------------------------------------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Bottom-up runtime statistics:
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   --------------------------------------------------------
[07/19 01:25:29   1006s]   Mean         Min         Max          Std. Dev     Count
[07/19 01:25:29   1006s]   --------------------------------------------------------
[07/19 01:25:29   1006s]   33984.239    2602.069    65366.409    44381.090       2
[07/19 01:25:29   1006s]   --------------------------------------------------------
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   
[07/19 01:25:29   1006s]   Looking for fanout violations...
[07/19 01:25:29   1006s]   Looking for fanout violations done.
[07/19 01:25:29   1006s]   Removing clustering added virtual delays...
[07/19 01:25:29   1006s]     Resynthesising clock tree into netlist...
[07/19 01:25:29   1006s]       Reset timing graph...
[07/19 01:25:29   1006s] Ignoring AAE DB Resetting ...
[07/19 01:25:29   1006s]       Reset timing graph done.
[07/19 01:25:29   1006s]     Resynthesising clock tree into netlist done.
[07/19 01:25:29   1006s]     Disconnecting clock tree from netlist...
[07/19 01:25:29   1006s]     Disconnecting clock tree from netlist done.
[07/19 01:25:29   1006s]   Removing clustering added virtual delays done.
[07/19 01:25:29   1006s]   CongRepair After Initial Clustering...
[07/19 01:25:29   1006s]   Reset timing graph...
[07/19 01:25:29   1006s] Ignoring AAE DB Resetting ...
[07/19 01:25:29   1006s]   Reset timing graph done.
[07/19 01:25:29   1006s]   Leaving CCOpt scope - Early Global Route...
[07/19 01:25:29   1006s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:9792.8M, EPOCH TIME: 1752881129.884794
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] Cell fpga_top LLGs are deleted
[07/19 01:25:29   1006s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:29   1006s] # Resetting pin-track-align track data.
[07/19 01:25:29   1006s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.087, REAL:0.022, MEM:9792.8M, EPOCH TIME: 1752881129.906354
[07/19 01:25:29   1006s]   Clock implementation routing...
[07/19 01:25:29   1006s] Net route status summary:
[07/19 01:25:29   1006s]   Clock:         2 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:29   1006s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:29   1006s]     Routing using eGR only...
[07/19 01:25:29   1006s]       Early Global Route - eGR only step...
[07/19 01:25:29   1006s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:25:29   1006s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:25:29   1006s] (ccopt eGR): Start to route 2 all nets
[07/19 01:25:29   1006s] (I)      Running eGR regular flow
[07/19 01:25:29   1006s] Running assign ptn pin
[07/19 01:25:29   1006s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:29   1006s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:29   1006s] Running config msv constraints
[07/19 01:25:29   1006s] Running pre-eGR process
[07/19 01:25:29   1006s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:29   1006s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:29   1006s] [PSP]    Started Early Global Route ( Curr Mem: 8.83 MB )
[07/19 01:25:29   1006s] (I)      Initializing eGR engine (clean)
[07/19 01:25:29   1006s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1006s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1006s] (I)      clean place blk overflow:
[07/19 01:25:29   1006s] (I)      H : enabled 1.00 0
[07/19 01:25:29   1006s] (I)      V : enabled 1.00 0
[07/19 01:25:29   1006s] (I)      Initializing eGR engine (clean)
[07/19 01:25:29   1006s] Set min layer with design mode ( 1 )
[07/19 01:25:29   1006s] Set max layer with design mode ( 7 )
[07/19 01:25:29   1006s] (I)      clean place blk overflow:
[07/19 01:25:29   1006s] (I)      H : enabled 1.00 0
[07/19 01:25:29   1006s] (I)      V : enabled 1.00 0
[07/19 01:25:29   1006s] [PSP]    Started Early Global Route kernel ( Curr Mem: 8.83 MB )
[07/19 01:25:29   1006s] (I)      Running eGR Cong Clean flow
[07/19 01:25:29   1006s] (I)      # wire layers (front) : 8
[07/19 01:25:29   1006s] (I)      # wire layers (back)  : 0
[07/19 01:25:29   1006s] (I)      min wire layer : 1
[07/19 01:25:29   1006s] (I)      max wire layer : 7
[07/19 01:25:29   1006s] (I)      # cut layers (front) : 7
[07/19 01:25:29   1006s] (I)      # cut layers (back)  : 0
[07/19 01:25:29   1006s] (I)      min cut layer : 1
[07/19 01:25:29   1006s] (I)      max cut layer : 6
[07/19 01:25:29   1006s] (I)      ================================= Layers =================================
[07/19 01:25:29   1006s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:29   1006s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:29   1006s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:29   1006s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:29   1006s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:29   1006s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:29   1006s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:29   1006s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:29   1006s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:29   1006s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:30   1006s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:30   1006s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:30   1006s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:30   1006s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:30   1006s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:30   1006s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:30   1006s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:30   1006s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:30   1006s] (I)      Started Import and model ( Curr Mem: 8.83 MB )
[07/19 01:25:30   1006s] (I)      == Non-default Options ==
[07/19 01:25:30   1006s] (I)      Clean congestion better                            : true
[07/19 01:25:30   1006s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:25:30   1006s] (I)      Rerouting rounds                                   : 10
[07/19 01:25:30   1006s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:25:30   1006s] (I)      Layer constraints as soft constraints              : true
[07/19 01:25:30   1006s] (I)      Soft top layer                                     : true
[07/19 01:25:30   1006s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:25:30   1006s] (I)      Better NDR handling                                : true
[07/19 01:25:30   1006s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:25:30   1006s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:25:30   1006s] (I)      Block tracks for preroutes                         : true
[07/19 01:25:30   1006s] (I)      Assign IRoute by net group key                     : true
[07/19 01:25:30   1006s] (I)      Block unroutable channels                          : true
[07/19 01:25:30   1006s] (I)      Block unroutable channels 3D                       : true
[07/19 01:25:30   1006s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:25:30   1006s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:25:30   1006s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:25:30   1006s] (I)      Skip must join for term with via pillar            : true
[07/19 01:25:30   1006s] (I)      Model find APA for IO pin                          : true
[07/19 01:25:30   1006s] (I)      On pin location for off pin term                   : true
[07/19 01:25:30   1006s] (I)      Handle EOL spacing                                 : true
[07/19 01:25:30   1006s] (I)      Merge PG vias by gap                               : true
[07/19 01:25:30   1006s] (I)      Maximum routing layer                              : 7
[07/19 01:25:30   1006s] (I)      Minimum routing layer                              : 1
[07/19 01:25:30   1006s] (I)      Top routing layer                                  : 7
[07/19 01:25:30   1006s] (I)      Bottom routing layer                               : 1
[07/19 01:25:30   1006s] (I)      Ignore routing layer                               : true
[07/19 01:25:30   1006s] (I)      Route selected nets only                           : true
[07/19 01:25:30   1006s] (I)      Refine MST                                         : true
[07/19 01:25:30   1006s] (I)      Honor PRL                                          : true
[07/19 01:25:30   1006s] (I)      Strong congestion aware                            : true
[07/19 01:25:30   1006s] (I)      Improved initial location for IRoutes              : true
[07/19 01:25:30   1006s] (I)      Multi panel TA                                     : true
[07/19 01:25:30   1006s] (I)      Penalize wire overlap                              : true
[07/19 01:25:30   1006s] (I)      Expand small instance blockage                     : true
[07/19 01:25:30   1006s] (I)      Reduce via in TA                                   : true
[07/19 01:25:30   1006s] (I)      SS-aware routing                                   : true
[07/19 01:25:30   1006s] (I)      Improve tree edge sharing                          : true
[07/19 01:25:30   1006s] (I)      Improve 2D via estimation                          : true
[07/19 01:25:30   1006s] (I)      Refine Steiner tree                                : true
[07/19 01:25:30   1006s] (I)      Build spine tree                                   : true
[07/19 01:25:30   1006s] (I)      Model pass through capacity                        : true
[07/19 01:25:30   1006s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:25:30   1006s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:25:30   1006s] (I)      Consider pin shapes                                : true
[07/19 01:25:30   1006s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:25:30   1006s] (I)      Consider NR APA                                    : true
[07/19 01:25:30   1006s] (I)      Consider IO pin shape                              : true
[07/19 01:25:30   1006s] (I)      Fix pin connection bug                             : true
[07/19 01:25:30   1006s] (I)      Consider layer RC for local wires                  : true
[07/19 01:25:30   1006s] (I)      Honor layer constraint                             : true
[07/19 01:25:30   1006s] (I)      Route to clock mesh pin                            : true
[07/19 01:25:30   1006s] (I)      LA-aware pin escape length                         : 2
[07/19 01:25:30   1006s] (I)      Connect multiple ports                             : true
[07/19 01:25:30   1006s] (I)      Split for must join                                : true
[07/19 01:25:30   1006s] (I)      Number of threads                                  : 8
[07/19 01:25:30   1006s] (I)      Routing effort level                               : 10000
[07/19 01:25:30   1006s] (I)      Prefer layer length threshold                      : 8
[07/19 01:25:30   1006s] (I)      Overflow penalty cost                              : 10
[07/19 01:25:30   1006s] (I)      A-star cost                                        : 0.300000
[07/19 01:25:30   1006s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:25:30   1006s] (I)      Threshold for short IRoute                         : 6
[07/19 01:25:30   1006s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:25:30   1006s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:25:30   1006s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:25:30   1006s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:25:30   1006s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:25:30   1006s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:25:30   1006s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:25:30   1006s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:25:30   1006s] (I)      PG-aware similar topology routing                  : true
[07/19 01:25:30   1006s] (I)      Maze routing via cost fix                          : true
[07/19 01:25:30   1006s] (I)      Apply PRL on PG terms                              : true
[07/19 01:25:30   1006s] (I)      Apply PRL on obs objects                           : true
[07/19 01:25:30   1006s] (I)      Handle range-type spacing rules                    : true
[07/19 01:25:30   1006s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:25:30   1006s] (I)      Parallel spacing query fix                         : true
[07/19 01:25:30   1006s] (I)      Force source to root IR                            : true
[07/19 01:25:30   1006s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:25:30   1006s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:25:30   1006s] (I)      Route tie net to shape                             : auto
[07/19 01:25:30   1006s] (I)      Do not relax to DPT layer                          : true
[07/19 01:25:30   1006s] (I)      No DPT in post routing                             : true
[07/19 01:25:30   1006s] (I)      Modeling PG via merging fix                        : true
[07/19 01:25:30   1006s] (I)      Shield aware TA                                    : true
[07/19 01:25:30   1006s] (I)      Strong shield aware TA                             : true
[07/19 01:25:30   1006s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:25:30   1006s] (I)      Post routing fix                                   : true
[07/19 01:25:30   1006s] (I)      Strong post routing                                : true
[07/19 01:25:30   1006s] (I)      Violation on path threshold                        : 1
[07/19 01:25:30   1006s] (I)      Pass through capacity modeling                     : true
[07/19 01:25:30   1006s] (I)      Read layer and via RC                              : true
[07/19 01:25:30   1006s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:25:30   1006s] (I)      Select term pin box for io pin                     : true
[07/19 01:25:30   1006s] (I)      Penalize NDR sharing                               : true
[07/19 01:25:30   1006s] (I)      Enable special modeling                            : false
[07/19 01:25:30   1006s] (I)      Keep fixed segments                                : true
[07/19 01:25:30   1006s] (I)      Reorder net groups by key                          : true
[07/19 01:25:30   1006s] (I)      Increase net scenic ratio                          : true
[07/19 01:25:30   1006s] (I)      Method to set GCell size                           : row
[07/19 01:25:30   1006s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:25:30   1006s] (I)      Avoid high resistance layers                       : true
[07/19 01:25:30   1006s] (I)      Segment length threshold                           : 1
[07/19 01:25:30   1006s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:25:30   1006s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:25:30   1006s] (I)      Use track pitch for NDR                            : true
[07/19 01:25:30   1006s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:25:30   1006s] (I)      Handle non-default track width                     : false
[07/19 01:25:30   1006s] (I)      Block unroutable channels fix                      : true
[07/19 01:25:30   1006s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:25:30   1006s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:25:30   1006s] (I)      ============== Pin Summary ==============
[07/19 01:25:30   1006s] (I)      +-------+--------+---------+------------+
[07/19 01:25:30   1006s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:25:30   1006s] (I)      +-------+--------+---------+------------+
[07/19 01:25:30   1006s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:25:30   1006s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:25:30   1006s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:25:30   1006s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:25:30   1006s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:25:30   1006s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:25:30   1006s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:25:30   1006s] (I)      +-------+--------+---------+------------+
[07/19 01:25:30   1006s] (I)      Custom ignore net properties:
[07/19 01:25:30   1006s] (I)      1 : NotLegal
[07/19 01:25:30   1006s] (I)      2 : NotSelected
[07/19 01:25:30   1006s] (I)      Default ignore net properties:
[07/19 01:25:30   1006s] (I)      1 : Special
[07/19 01:25:30   1006s] (I)      2 : Analog
[07/19 01:25:30   1006s] (I)      3 : Fixed
[07/19 01:25:30   1006s] (I)      4 : Skipped
[07/19 01:25:30   1006s] (I)      5 : MixedSignal
[07/19 01:25:30   1006s] (I)      Prerouted net properties:
[07/19 01:25:30   1006s] (I)      1 : NotLegal
[07/19 01:25:30   1006s] (I)      2 : Special
[07/19 01:25:30   1006s] (I)      3 : Analog
[07/19 01:25:30   1006s] (I)      4 : Fixed
[07/19 01:25:30   1006s] (I)      5 : Skipped
[07/19 01:25:30   1006s] (I)      6 : MixedSignal
[07/19 01:25:30   1006s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:25:30   1006s] (I)      Use row-based GCell size
[07/19 01:25:30   1006s] (I)      Use row-based GCell align
[07/19 01:25:30   1006s] (I)      layer 0 area = 90000
[07/19 01:25:30   1006s] (I)      layer 1 area = 144000
[07/19 01:25:30   1006s] (I)      layer 2 area = 144000
[07/19 01:25:30   1006s] (I)      layer 3 area = 144000
[07/19 01:25:30   1006s] (I)      layer 4 area = 144000
[07/19 01:25:30   1006s] (I)      layer 5 area = 0
[07/19 01:25:30   1006s] (I)      layer 6 area = 0
[07/19 01:25:30   1006s] (I)      GCell unit size   : 3780
[07/19 01:25:30   1006s] (I)      GCell multiplier  : 1
[07/19 01:25:30   1006s] (I)      GCell row height  : 3780
[07/19 01:25:30   1006s] (I)      Actual row height : 3780
[07/19 01:25:30   1006s] (I)      GCell align ref   : 425480 425420
[07/19 01:25:30   1006s] [NR-eGR] Track table information for default rule: 
[07/19 01:25:30   1006s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:25:30   1006s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:25:30   1006s] (I)      ================ Default via =================
[07/19 01:25:30   1006s] (I)      +---+-------------------+--------------------+
[07/19 01:25:30   1006s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:25:30   1006s] (I)      +---+-------------------+--------------------+
[07/19 01:25:30   1006s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:25:30   1006s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:25:30   1006s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:25:30   1006s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:25:30   1006s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:25:30   1006s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:25:30   1006s] (I)      +---+-------------------+--------------------+
[07/19 01:25:30   1006s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:25:30   1006s] [NR-eGR] Read 53381 PG shapes
[07/19 01:25:30   1006s] [NR-eGR] Read 0 clock shapes
[07/19 01:25:30   1006s] [NR-eGR] Read 0 other shapes
[07/19 01:25:30   1006s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:25:30   1006s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:25:30   1006s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:25:30   1006s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:25:30   1006s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:25:30   1006s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:25:30   1006s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:25:30   1006s] [NR-eGR] #Other Blockages    : 0
[07/19 01:25:30   1006s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:25:30   1006s] [NR-eGR] #prerouted nets         : 0
[07/19 01:25:30   1006s] [NR-eGR] #prerouted special nets : 0
[07/19 01:25:30   1006s] [NR-eGR] #prerouted wires        : 0
[07/19 01:25:30   1006s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:25:30   1006s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:25:30   1006s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:25:30   1006s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:25:30   1006s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:25:30   1006s] [NR-eGR] #via pillars        : 0
[07/19 01:25:30   1006s] [NR-eGR] #must join all port : 0
[07/19 01:25:30   1006s] [NR-eGR] #multiple ports     : 0
[07/19 01:25:30   1006s] [NR-eGR] #has must join      : 0
[07/19 01:25:30   1006s] (I)      handle routing halo
[07/19 01:25:30   1006s] (I)      Reading macro buffers
[07/19 01:25:30   1006s] (I)      Number of macro buffers: 0
[07/19 01:25:30   1006s] (I)      ============ RC Report:  =============
[07/19 01:25:30   1006s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:25:30   1006s] (I)      --------------------------------------
[07/19 01:25:30   1006s] (I)          Metal1         0.844        0.235 
[07/19 01:25:30   1006s] (I)          Metal2         0.515        0.266 
[07/19 01:25:30   1006s] (I)          Metal3         0.515        0.254 
[07/19 01:25:30   1006s] (I)          Metal4         0.515        0.266 
[07/19 01:25:30   1006s] (I)          Metal5         0.515        0.254 
[07/19 01:25:30   1006s] (I)       TopMetal1         0.013        0.320 
[07/19 01:25:30   1006s] (I)       TopMetal2         0.007        0.307 
[07/19 01:25:30   1006s] (I)      ============ RC Report:  =============
[07/19 01:25:30   1006s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:25:30   1006s] (I)      --------------------------------------
[07/19 01:25:30   1006s] (I)          Metal1         0.844        0.158 
[07/19 01:25:30   1006s] (I)          Metal2         0.515        0.180 
[07/19 01:25:30   1006s] (I)          Metal3         0.515        0.172 
[07/19 01:25:30   1006s] (I)          Metal4         0.515        0.180 
[07/19 01:25:30   1006s] (I)          Metal5         0.515        0.172 
[07/19 01:25:30   1006s] (I)       TopMetal1         0.013        0.304 
[07/19 01:25:30   1006s] (I)       TopMetal2         0.007        0.243 
[07/19 01:25:30   1006s] (I)      early_global_route_priority property id does not exist.
[07/19 01:25:30   1006s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:25:30   1007s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:25:30   1007s] (I)      Moved 1 terms for better access 
[07/19 01:25:30   1007s] (I)      Number of ignored nets                =  38095
[07/19 01:25:30   1007s] (I)      Number of connected nets              =      0
[07/19 01:25:30   1007s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:25:30   1007s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:25:30   1007s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:25:30   1007s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:25:30   1007s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:25:30   1007s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:25:30   1007s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:25:30   1007s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:25:30   1007s] (I)      Ndr track 0 does not exist
[07/19 01:25:30   1007s] (I)      Ndr track 0 does not exist
[07/19 01:25:30   1007s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:25:30   1007s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:25:30   1007s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:25:30   1007s] (I)      Site width          :   480  (dbu)
[07/19 01:25:30   1007s] (I)      Row height          :  3780  (dbu)
[07/19 01:25:30   1007s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:25:30   1007s] (I)      GCell width         :  3780  (dbu)
[07/19 01:25:30   1007s] (I)      GCell height        :  3780  (dbu)
[07/19 01:25:30   1007s] (I)      Grid                :   491   516     7
[07/19 01:25:30   1007s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:25:30   1007s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:25:30   1007s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:25:30   1007s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:25:30   1007s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:25:30   1007s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:25:30   1007s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:25:30   1007s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:25:30   1007s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:25:30   1007s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:25:30   1007s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:25:30   1007s] (I)      --------------------------------------------------------
[07/19 01:25:30   1007s] 
[07/19 01:25:30   1007s] [NR-eGR] ============ Routing rule table ============
[07/19 01:25:30   1007s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:25:30   1007s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:25:30   1007s] [NR-eGR] ========================================
[07/19 01:25:30   1007s] [NR-eGR] 
[07/19 01:25:30   1007s] (I)      ==== NDR : (Default) ====
[07/19 01:25:30   1007s] (I)      +--------------+--------+
[07/19 01:25:30   1007s] (I)      |           ID |      0 |
[07/19 01:25:30   1007s] (I)      |      Default |    yes |
[07/19 01:25:30   1007s] (I)      |  Clk Special |     no |
[07/19 01:25:30   1007s] (I)      | Hard spacing |     no |
[07/19 01:25:30   1007s] (I)      |    NDR track | (none) |
[07/19 01:25:30   1007s] (I)      |      NDR via | (none) |
[07/19 01:25:30   1007s] (I)      |  Extra space |      0 |
[07/19 01:25:30   1007s] (I)      |      Shields |      0 |
[07/19 01:25:30   1007s] (I)      |   Demand (H) |      1 |
[07/19 01:25:30   1007s] (I)      |   Demand (V) |      1 |
[07/19 01:25:30   1007s] (I)      |        #Nets |      1 |
[07/19 01:25:30   1007s] (I)      +--------------+--------+
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      ======== NDR :  =========
[07/19 01:25:30   1007s] (I)      +--------------+--------+
[07/19 01:25:30   1007s] (I)      |           ID |      1 |
[07/19 01:25:30   1007s] (I)      |      Default |     no |
[07/19 01:25:30   1007s] (I)      |  Clk Special |     no |
[07/19 01:25:30   1007s] (I)      | Hard spacing |     no |
[07/19 01:25:30   1007s] (I)      |    NDR track | (none) |
[07/19 01:25:30   1007s] (I)      |      NDR via | (none) |
[07/19 01:25:30   1007s] (I)      |  Extra space |      1 |
[07/19 01:25:30   1007s] (I)      |      Shields |      0 |
[07/19 01:25:30   1007s] (I)      |   Demand (H) |      2 |
[07/19 01:25:30   1007s] (I)      |   Demand (V) |      2 |
[07/19 01:25:30   1007s] (I)      |        #Nets |      1 |
[07/19 01:25:30   1007s] (I)      +--------------+--------+
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:25:30   1007s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:30   1007s] (I)      =============== Blocked Tracks ===============
[07/19 01:25:30   1007s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:30   1007s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:25:30   1007s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:30   1007s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:25:30   1007s] (I)      |     2 | 2280204 |   958277 |        42.03% |
[07/19 01:25:30   1007s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:25:30   1007s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:25:30   1007s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:25:30   1007s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:25:30   1007s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:25:30   1007s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:30   1007s] (I)      Finished Import and model ( CPU: 0.57 sec, Real: 0.58 sec, Curr Mem: 8.86 MB )
[07/19 01:25:30   1007s] (I)      Delete wires for 2 nets (async)
[07/19 01:25:30   1007s] (I)      Reset routing kernel
[07/19 01:25:30   1007s] (I)      Started Global Routing ( Curr Mem: 8.86 MB )
[07/19 01:25:30   1007s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:25:30   1007s] (I)      ================== Net Group Info ===================
[07/19 01:25:30   1007s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:30   1007s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:25:30   1007s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:30   1007s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:25:30   1007s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:25:30   1007s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:30   1007s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:25:30   1007s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:25:30   1007s] (I)      init route region map
[07/19 01:25:30   1007s] (I)      #blocked GCells = 119629
[07/19 01:25:30   1007s] (I)      #regions = 864
[07/19 01:25:30   1007s] (I)      init safety region map
[07/19 01:25:30   1007s] (I)      #blocked GCells = 119629
[07/19 01:25:30   1007s] (I)      #regions = 864
[07/19 01:25:30   1007s] (I)      Adjusted 0 GCells for pin access
[07/19 01:25:30   1007s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1a Route ============
[07/19 01:25:30   1007s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1b Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1c Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1d Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1e Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.451140e+03um
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1f Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1g Route ============
[07/19 01:25:30   1007s] (I)      Usage: 913 = (431 H, 482 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.822e+03um V)
[07/19 01:25:30   1007s] (I)      #Nets         : 1
[07/19 01:25:30   1007s] (I)      #Relaxed nets : 0
[07/19 01:25:30   1007s] (I)      Wire length   : 913
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1h Route ============
[07/19 01:25:30   1007s] (I)      Usage: 916 = (435 H, 481 V) = (0.04% H, 0.06% V) = (1.644e+03um H, 1.818e+03um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1l Route ============
[07/19 01:25:30   1007s] (I)      total 2D Cap : 4986996 = (2495080 H, 2491916 V)
[07/19 01:25:30   1007s] (I)      total 2D Demand : 1913 = (937 H, 976 V)
[07/19 01:25:30   1007s] (I)      init route region map
[07/19 01:25:30   1007s] (I)      #blocked GCells = 72177
[07/19 01:25:30   1007s] (I)      #regions = 145
[07/19 01:25:30   1007s] (I)      init safety region map
[07/19 01:25:30   1007s] (I)      #blocked GCells = 72177
[07/19 01:25:30   1007s] (I)      #regions = 145
[07/19 01:25:30   1007s] (I)      Adjusted 29 GCells for pin access
[07/19 01:25:30   1007s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1a Route ============
[07/19 01:25:30   1007s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 101
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1b Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:25:30   1007s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:25:30   1007s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1c Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1d Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1e Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.079376e+04um
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1f Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10792 = (4311 H, 6481 V) = (0.17% H, 0.26% V) = (1.630e+04um H, 2.450e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1g Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10778 = (4285 H, 6493 V) = (0.17% H, 0.26% V) = (1.620e+04um H, 2.454e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1h Route ============
[07/19 01:25:30   1007s] (I)      Usage: 10786 = (4310 H, 6476 V) = (0.17% H, 0.26% V) = (1.629e+04um H, 2.448e+04um V)
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] (I)      ============  Phase 1l Route ============
[07/19 01:25:30   1007s] (I)      
[07/19 01:25:30   1007s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:25:30   1007s] [NR-eGR]                        OverCon            
[07/19 01:25:30   1007s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:25:30   1007s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:25:30   1007s] [NR-eGR] ----------------------------------------------
[07/19 01:25:30   1007s] [NR-eGR]  Metal1 ( 1)         9( 0.01%)   ( 0.01%) 
[07/19 01:25:30   1007s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR] ----------------------------------------------
[07/19 01:25:30   1007s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[07/19 01:25:30   1007s] [NR-eGR] 
[07/19 01:25:30   1007s] (I)      Finished Global Routing ( CPU: 0.24 sec, Real: 0.22 sec, Curr Mem: 8.87 MB )
[07/19 01:25:30   1007s] (I)      Updating congestion map
[07/19 01:25:30   1007s] (I)      total 2D Cap : 5041750 = (2523049 H, 2518701 V)
[07/19 01:25:30   1007s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:25:30   1007s] (I)      Running track assignment and export wires
[07/19 01:25:30   1007s] (I)      ============= Track Assignment ============
[07/19 01:25:30   1007s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.85 MB )
[07/19 01:25:30   1007s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:25:30   1007s] (I)      Run Multi-thread track assignment
[07/19 01:25:30   1007s] (I)      Finished Track Assignment (8T) ( CPU: 0.11 sec, Real: 0.06 sec, Curr Mem: 8.91 MB )
[07/19 01:25:30   1007s] (I)      Started Export ( Curr Mem: 8.91 MB )
[07/19 01:25:30   1007s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:25:30   1007s] [NR-eGR] Total eGR-routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:30   1007s] [NR-eGR] Report for selected net(s) only.
[07/19 01:25:30   1007s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------
[07/19 01:25:30   1007s] [NR-eGR]  Metal1     (1V)          6594   5843 
[07/19 01:25:30   1007s] [NR-eGR]  Metal2     (2H)         15273   4615 
[07/19 01:25:30   1007s] [NR-eGR]  Metal3     (3V)         19417    110 
[07/19 01:25:30   1007s] [NR-eGR]  Metal4     (4H)          1872      0 
[07/19 01:25:30   1007s] [NR-eGR]  Metal5     (5V)             0      0 
[07/19 01:25:30   1007s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:25:30   1007s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------
[07/19 01:25:30   1007s] [NR-eGR]             Total        43155  10568 
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:30   1007s] [NR-eGR] Total half perimeter of net bounding box: 4365um
[07/19 01:25:30   1007s] [NR-eGR] Total length: 43155um, number of vias: 10568
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:30   1007s] [NR-eGR] Total routed clock nets wire length: 43155um, number of vias: 10568
[07/19 01:25:30   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:31   1007s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:25:31   1007s] [NR-eGR] ---------------------------------------
[07/19 01:25:31   1007s] [NR-eGR]  Metal1     (1V)        115146  122977 
[07/19 01:25:31   1007s] [NR-eGR]  Metal2     (2H)        531086   81302 
[07/19 01:25:31   1007s] [NR-eGR]  Metal3     (3V)        510056    5319 
[07/19 01:25:31   1007s] [NR-eGR]  Metal4     (4H)         99896    1866 
[07/19 01:25:31   1007s] [NR-eGR]  Metal5     (5V)         53948       0 
[07/19 01:25:31   1007s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:25:31   1007s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:25:31   1007s] [NR-eGR] ---------------------------------------
[07/19 01:25:31   1007s] [NR-eGR]             Total      1310131  211464 
[07/19 01:25:31   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:31   1007s] [NR-eGR] Total half perimeter of net bounding box: 1126584um
[07/19 01:25:31   1007s] [NR-eGR] Total length: 1310131um, number of vias: 211464
[07/19 01:25:31   1007s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:31   1007s] (I)      == Layer wire length by net rule ==
[07/19 01:25:31   1007s] (I)                           Default 
[07/19 01:25:31   1007s] (I)      -----------------------------
[07/19 01:25:31   1007s] (I)       Metal1     (1V)    115146um 
[07/19 01:25:31   1007s] (I)       Metal2     (2H)    531086um 
[07/19 01:25:31   1007s] (I)       Metal3     (3V)    510056um 
[07/19 01:25:31   1007s] (I)       Metal4     (4H)     99896um 
[07/19 01:25:31   1007s] (I)       Metal5     (5V)     53948um 
[07/19 01:25:31   1007s] (I)       TopMetal1  (6H)         0um 
[07/19 01:25:31   1007s] (I)       TopMetal2  (7V)         0um 
[07/19 01:25:31   1007s] (I)      -----------------------------
[07/19 01:25:31   1007s] (I)                  Total  1310131um 
[07/19 01:25:31   1007s] (I)      == Layer via count by net rule ==
[07/19 01:25:31   1007s] (I)                         Default 
[07/19 01:25:31   1007s] (I)      ---------------------------
[07/19 01:25:31   1007s] (I)       Metal1     (1V)    122977 
[07/19 01:25:31   1007s] (I)       Metal2     (2H)     81302 
[07/19 01:25:31   1007s] (I)       Metal3     (3V)      5319 
[07/19 01:25:31   1007s] (I)       Metal4     (4H)      1866 
[07/19 01:25:31   1007s] (I)       Metal5     (5V)         0 
[07/19 01:25:31   1007s] (I)       TopMetal1  (6H)         0 
[07/19 01:25:31   1007s] (I)       TopMetal2  (7V)         0 
[07/19 01:25:31   1007s] (I)      ---------------------------
[07/19 01:25:31   1007s] (I)                  Total   211464 
[07/19 01:25:31   1007s] (I)      Finished Export ( CPU: 0.23 sec, Real: 0.17 sec, Curr Mem: 8.90 MB )
[07/19 01:25:31   1007s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:31   1007s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.20 sec, Real: 1.07 sec, Curr Mem: 8.90 MB )
[07/19 01:25:31   1007s] [NR-eGR] Finished Early Global Route ( CPU: 1.21 sec, Real: 1.07 sec, Curr Mem: 8.83 MB )
[07/19 01:25:31   1007s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:25:31   1007s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:25:31   1007s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:25:31   1007s] (I)       Early Global Route                             100.00%  2382.38 sec  2383.45 sec  1.07 sec  1.21 sec 
[07/19 01:25:31   1007s] (I)       +-Early Global Route kernel                     99.37%  2382.38 sec  2383.45 sec  1.07 sec  1.20 sec 
[07/19 01:25:31   1007s] (I)       | +-Import and model                            53.60%  2382.38 sec  2382.96 sec  0.58 sec  0.57 sec 
[07/19 01:25:31   1007s] (I)       | | +-Create place DB                           11.35%  2382.38 sec  2382.50 sec  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Import place data                       11.34%  2382.38 sec  2382.50 sec  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read instances and placement           2.72%  2382.38 sec  2382.41 sec  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read nets                              8.46%  2382.41 sec  2382.50 sec  0.09 sec  0.09 sec 
[07/19 01:25:31   1007s] (I)       | | +-Create route DB                           40.73%  2382.50 sec  2382.94 sec  0.44 sec  0.43 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Import route data (8T)                  40.65%  2382.51 sec  2382.94 sec  0.44 sec  0.43 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read blockages ( Layer 1-7 )          13.71%  2382.56 sec  2382.71 sec  0.15 sec  0.15 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read routing blockages               0.00%  2382.56 sec  2382.56 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read bump blockages                  0.00%  2382.56 sec  2382.56 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read instance blockages             12.76%  2382.56 sec  2382.70 sec  0.14 sec  0.14 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read PG blockages                    0.61%  2382.70 sec  2382.71 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  2382.70 sec  2382.70 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read clock blockages                 0.00%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read other blockages                 0.00%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read halo blockages                  0.06%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read blackboxes                        0.00%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read prerouted                         0.02%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Read nets                              0.06%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Set up via pillars                     0.04%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Set up RC info                         0.06%  2382.71 sec  2382.71 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Initialize 3D grid graph               0.89%  2382.71 sec  2382.72 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Model blockage capacity               19.00%  2382.72 sec  2382.93 sec  0.20 sec  0.20 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Initialize 3D capacity              18.18%  2382.72 sec  2382.92 sec  0.20 sec  0.19 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Move terms for access (8T)             0.34%  2382.94 sec  2382.94 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Read aux data                              0.00%  2382.94 sec  2382.94 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Others data preparation                    0.01%  2382.94 sec  2382.94 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Create route kernel                        0.89%  2382.94 sec  2382.95 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | +-Global Routing                              20.43%  2382.96 sec  2383.18 sec  0.22 sec  0.24 sec 
[07/19 01:25:31   1007s] (I)       | | +-Initialization                             0.45%  2382.96 sec  2382.96 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Net group 1                                6.46%  2382.96 sec  2383.03 sec  0.07 sec  0.08 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Generate topology (8T)                   0.06%  2382.96 sec  2382.97 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1a                                 0.45%  2383.01 sec  2383.02 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Pattern routing (8T)                   0.18%  2383.01 sec  2383.01 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  2383.01 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1b                                 0.42%  2383.02 sec  2383.02 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Monotonic routing (8T)                 0.33%  2383.02 sec  2383.02 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1c                                 0.00%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1d                                 0.00%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1e                                 0.08%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Route legalization                     0.01%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1f                                 0.00%  2383.02 sec  2383.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1g                                 0.59%  2383.02 sec  2383.03 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Post Routing                           0.58%  2383.02 sec  2383.03 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1h                                 0.35%  2383.03 sec  2383.03 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Post Routing                           0.35%  2383.03 sec  2383.03 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1l                                 0.20%  2383.03 sec  2383.03 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Layer assignment (8T)                  0.09%  2383.03 sec  2383.03 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Net group 2                               12.28%  2383.03 sec  2383.17 sec  0.13 sec  0.14 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Generate topology (8T)                   1.10%  2383.03 sec  2383.05 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1a                                 1.13%  2383.10 sec  2383.11 sec  0.01 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Pattern routing (8T)                   0.24%  2383.10 sec  2383.11 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  2383.11 sec  2383.11 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Add via demand to 2D                   0.44%  2383.11 sec  2383.11 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1b                                 0.41%  2383.11 sec  2383.12 sec  0.00 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Monotonic routing (8T)                 0.18%  2383.11 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1c                                 0.00%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1d                                 0.00%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1e                                 0.10%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Route legalization                     0.02%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1f                                 0.00%  2383.12 sec  2383.12 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1g                                 0.87%  2383.12 sec  2383.13 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Post Routing                           0.86%  2383.12 sec  2383.13 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1h                                 0.48%  2383.13 sec  2383.13 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Post Routing                           0.47%  2383.13 sec  2383.13 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Phase 1l                                 2.85%  2383.14 sec  2383.17 sec  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)       | | | | +-Layer assignment (8T)                  0.73%  2383.15 sec  2383.15 sec  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)       | +-Export cong map                              4.12%  2383.18 sec  2383.22 sec  0.04 sec  0.04 sec 
[07/19 01:25:31   1007s] (I)       | | +-Export 2D cong map                         1.50%  2383.21 sec  2383.22 sec  0.02 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)       | +-Extract Global 3D Wires                      0.03%  2383.22 sec  2383.22 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | +-Track Assignment (8T)                        5.15%  2383.22 sec  2383.28 sec  0.06 sec  0.11 sec 
[07/19 01:25:31   1007s] (I)       | | +-Initialization                             0.00%  2383.22 sec  2383.22 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Track Assignment Kernel                    4.99%  2383.22 sec  2383.28 sec  0.05 sec  0.11 sec 
[07/19 01:25:31   1007s] (I)       | | +-Free Memory                                0.00%  2383.28 sec  2383.28 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | +-Export                                      15.41%  2383.28 sec  2383.45 sec  0.17 sec  0.23 sec 
[07/19 01:25:31   1007s] (I)       | | +-Export DB wires                            2.70%  2383.28 sec  2383.31 sec  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Export all nets (8T)                     2.54%  2383.28 sec  2383.31 sec  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)       | | | +-Set wire vias (8T)                       0.14%  2383.31 sec  2383.31 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | | +-Report wirelength                         11.07%  2383.31 sec  2383.43 sec  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)       | | +-Update net boxes                           1.60%  2383.43 sec  2383.45 sec  0.02 sec  0.08 sec 
[07/19 01:25:31   1007s] (I)       | | +-Update timing                              0.00%  2383.45 sec  2383.45 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)       | +-Postprocess design                           0.05%  2383.45 sec  2383.45 sec  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)      ======================= Summary by functions ========================
[07/19 01:25:31   1007s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:25:31   1007s] (I)      ---------------------------------------------------------------------
[07/19 01:25:31   1007s] (I)        0  Early Global Route                  100.00%  1.07 sec  1.21 sec 
[07/19 01:25:31   1007s] (I)        1  Early Global Route kernel            99.37%  1.07 sec  1.20 sec 
[07/19 01:25:31   1007s] (I)        2  Import and model                     53.60%  0.58 sec  0.57 sec 
[07/19 01:25:31   1007s] (I)        2  Global Routing                       20.43%  0.22 sec  0.24 sec 
[07/19 01:25:31   1007s] (I)        2  Export                               15.41%  0.17 sec  0.23 sec 
[07/19 01:25:31   1007s] (I)        2  Track Assignment (8T)                 5.15%  0.06 sec  0.11 sec 
[07/19 01:25:31   1007s] (I)        2  Export cong map                       4.12%  0.04 sec  0.04 sec 
[07/19 01:25:31   1007s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        3  Create route DB                      40.73%  0.44 sec  0.43 sec 
[07/19 01:25:31   1007s] (I)        3  Net group 2                          12.28%  0.13 sec  0.14 sec 
[07/19 01:25:31   1007s] (I)        3  Create place DB                      11.35%  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)        3  Report wirelength                    11.07%  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)        3  Net group 1                           6.46%  0.07 sec  0.08 sec 
[07/19 01:25:31   1007s] (I)        3  Track Assignment Kernel               4.99%  0.05 sec  0.11 sec 
[07/19 01:25:31   1007s] (I)        3  Export DB wires                       2.70%  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)        3  Update net boxes                      1.60%  0.02 sec  0.08 sec 
[07/19 01:25:31   1007s] (I)        3  Export 2D cong map                    1.50%  0.02 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)        3  Create route kernel                   0.89%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        3  Initialization                        0.45%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        4  Import route data (8T)               40.65%  0.44 sec  0.43 sec 
[07/19 01:25:31   1007s] (I)        4  Import place data                    11.34%  0.12 sec  0.12 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1l                              3.05%  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)        4  Export all nets (8T)                  2.54%  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1a                              1.58%  0.02 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1g                              1.46%  0.02 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)        4  Generate topology (8T)                1.16%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1h                              0.83%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1b                              0.83%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        4  Set wire vias (8T)                    0.14%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1d                              0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        4  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Model blockage capacity              19.00%  0.20 sec  0.20 sec 
[07/19 01:25:31   1007s] (I)        5  Read blockages ( Layer 1-7 )         13.71%  0.15 sec  0.15 sec 
[07/19 01:25:31   1007s] (I)        5  Read nets                             8.52%  0.09 sec  0.09 sec 
[07/19 01:25:31   1007s] (I)        5  Read instances and placement          2.72%  0.03 sec  0.03 sec 
[07/19 01:25:31   1007s] (I)        5  Post Routing                          2.25%  0.02 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)        5  Initialize 3D grid graph              0.89%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        5  Layer assignment (8T)                 0.82%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        5  Monotonic routing (8T)                0.52%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        5  Pattern Routing Avoiding Blockages    0.48%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        5  Add via demand to 2D                  0.44%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Pattern routing (8T)                  0.42%  0.00 sec  0.02 sec 
[07/19 01:25:31   1007s] (I)        5  Move terms for access (8T)            0.34%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Initialize 3D capacity               18.18%  0.20 sec  0.19 sec 
[07/19 01:25:31   1007s] (I)        6  Read instance blockages              12.76%  0.14 sec  0.14 sec 
[07/19 01:25:31   1007s] (I)        6  Read PG blockages                     0.61%  0.01 sec  0.01 sec 
[07/19 01:25:31   1007s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[07/19 01:25:31   1007s] Running post-eGR process
[07/19 01:25:31   1007s]       Early Global Route - eGR only step done. (took cpu=0:00:01.3 real=0:00:01.2)
[07/19 01:25:31   1007s]     Routing using eGR only done.
[07/19 01:25:31   1007s] Net route status summary:
[07/19 01:25:31   1007s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:31   1007s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:31   1007s] 
[07/19 01:25:31   1007s] CCOPT: Done with clock implementation routing.
[07/19 01:25:31   1007s] 
[07/19 01:25:31   1007s]   Clock implementation routing done.
[07/19 01:25:31   1007s]   Fixed 2 wires.
[07/19 01:25:31   1007s]   CCOpt: Starting congestion repair using flow wrapper...
[07/19 01:25:31   1007s]     Congestion Repair...
[07/19 01:25:31   1007s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #2) : totSession cpu/real = 0:16:48.9/0:42:53.8 (0.4), mem = 9792.8M
[07/19 01:25:31   1007s] Info: Enable timing driven in postCTS congRepair.
[07/19 01:25:31   1007s] 
[07/19 01:25:31   1007s] *** Start incrementalPlace ***
[07/19 01:25:31   1007s] User Input Parameters:
[07/19 01:25:31   1007s] - Congestion Driven    : On
[07/19 01:25:31   1007s] - Timing Driven        : On
[07/19 01:25:31   1007s] - Area-Violation Based : On
[07/19 01:25:31   1007s] - Start Rollback Level : -5
[07/19 01:25:31   1007s] - Legalized            : On
[07/19 01:25:31   1007s] - Window Based         : Off
[07/19 01:25:31   1007s] - eDen incr mode       : Off
[07/19 01:25:31   1007s] - Small incr mode      : Off
[07/19 01:25:31   1007s] 
[07/19 01:25:31   1007s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881131.172667
[07/19 01:25:31   1007s] Enable eGR PG blockage caching
[07/19 01:25:31   1007s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881131.172713
[07/19 01:25:31   1007s] no activity file in design. spp won't run.
[07/19 01:25:31   1007s] Effort level <high> specified for reg2reg path_group
[07/19 01:25:31   1008s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/19 01:25:31   1008s] No Views given, use default active views for adaptive view pruning
[07/19 01:25:31   1008s] Active views:
[07/19 01:25:31   1008s]   WORST_CASE
[07/19 01:25:31   1008s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881131.554305
[07/19 01:25:31   1008s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:31   1008s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:31   1008s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.009, REAL:0.009, MEM:9792.8M, EPOCH TIME: 1752881131.563204
[07/19 01:25:31   1008s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:9792.8M, EPOCH TIME: 1752881131.563261
[07/19 01:25:31   1008s] Starting Early Global Route congestion estimation: mem = 9792.8M
[07/19 01:25:31   1008s] (I)      Initializing eGR engine (regular)
[07/19 01:25:31   1008s] Set min layer with design mode ( 1 )
[07/19 01:25:31   1008s] Set max layer with design mode ( 7 )
[07/19 01:25:31   1008s] (I)      clean place blk overflow:
[07/19 01:25:31   1008s] (I)      H : enabled 1.00 0
[07/19 01:25:31   1008s] (I)      V : enabled 1.00 0
[07/19 01:25:31   1008s] (I)      Initializing eGR engine (regular)
[07/19 01:25:31   1008s] Set min layer with design mode ( 1 )
[07/19 01:25:31   1008s] Set max layer with design mode ( 7 )
[07/19 01:25:31   1008s] (I)      clean place blk overflow:
[07/19 01:25:31   1008s] (I)      H : enabled 1.00 0
[07/19 01:25:31   1008s] (I)      V : enabled 1.00 0
[07/19 01:25:31   1008s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 8.93 MB )
[07/19 01:25:31   1008s] (I)      Running eGR Regular flow
[07/19 01:25:31   1008s] (I)      # wire layers (front) : 8
[07/19 01:25:31   1008s] (I)      # wire layers (back)  : 0
[07/19 01:25:31   1008s] (I)      min wire layer : 1
[07/19 01:25:31   1008s] (I)      max wire layer : 7
[07/19 01:25:31   1008s] (I)      # cut layers (front) : 7
[07/19 01:25:31   1008s] (I)      # cut layers (back)  : 0
[07/19 01:25:31   1008s] (I)      min cut layer : 1
[07/19 01:25:31   1008s] (I)      max cut layer : 6
[07/19 01:25:31   1008s] (I)      ================================= Layers =================================
[07/19 01:25:31   1008s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:31   1008s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:31   1008s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:31   1008s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:31   1008s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:31   1008s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:31   1008s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:31   1008s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:31   1008s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:31   1008s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:31   1008s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:31   1008s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:31   1008s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:31   1008s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:31   1008s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:31   1008s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:31   1008s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:31   1008s] (I)      Started Import and model ( Curr Mem: 8.93 MB )
[07/19 01:25:31   1009s] (I)      == Non-default Options ==
[07/19 01:25:31   1009s] (I)      Maximum routing layer                              : 7
[07/19 01:25:31   1009s] (I)      Minimum routing layer                              : 1
[07/19 01:25:31   1009s] (I)      Top routing layer                                  : 7
[07/19 01:25:31   1009s] (I)      Bottom routing layer                               : 1
[07/19 01:25:31   1009s] (I)      Number of threads                                  : 8
[07/19 01:25:31   1009s] (I)      Route tie net to shape                             : auto
[07/19 01:25:31   1009s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 01:25:31   1009s] (I)      Method to set GCell size                           : row
[07/19 01:25:31   1009s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:25:31   1009s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:25:31   1009s] (I)      ============== Pin Summary ==============
[07/19 01:25:31   1009s] (I)      +-------+--------+---------+------------+
[07/19 01:25:31   1009s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:25:31   1009s] (I)      +-------+--------+---------+------------+
[07/19 01:25:31   1009s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:25:31   1009s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:25:31   1009s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:25:31   1009s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:25:31   1009s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:25:31   1009s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:25:31   1009s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:25:31   1009s] (I)      +-------+--------+---------+------------+
[07/19 01:25:31   1009s] (I)      Custom ignore net properties:
[07/19 01:25:31   1009s] (I)      1 : NotLegal
[07/19 01:25:31   1009s] (I)      Default ignore net properties:
[07/19 01:25:31   1009s] (I)      1 : Special
[07/19 01:25:31   1009s] (I)      2 : Analog
[07/19 01:25:31   1009s] (I)      3 : Fixed
[07/19 01:25:31   1009s] (I)      4 : Skipped
[07/19 01:25:31   1009s] (I)      5 : MixedSignal
[07/19 01:25:31   1009s] (I)      Prerouted net properties:
[07/19 01:25:31   1009s] (I)      1 : NotLegal
[07/19 01:25:31   1009s] (I)      2 : Special
[07/19 01:25:31   1009s] (I)      3 : Analog
[07/19 01:25:31   1009s] (I)      4 : Fixed
[07/19 01:25:31   1009s] (I)      5 : Skipped
[07/19 01:25:31   1009s] (I)      6 : MixedSignal
[07/19 01:25:31   1009s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:25:31   1009s] (I)      Use row-based GCell size
[07/19 01:25:31   1009s] (I)      Use row-based GCell align
[07/19 01:25:31   1009s] (I)      layer 0 area = 90000
[07/19 01:25:31   1009s] (I)      layer 1 area = 144000
[07/19 01:25:31   1009s] (I)      layer 2 area = 144000
[07/19 01:25:31   1009s] (I)      layer 3 area = 144000
[07/19 01:25:31   1009s] (I)      layer 4 area = 144000
[07/19 01:25:31   1009s] (I)      layer 5 area = 0
[07/19 01:25:31   1009s] (I)      layer 6 area = 0
[07/19 01:25:31   1009s] (I)      GCell unit size   : 3780
[07/19 01:25:31   1009s] (I)      GCell multiplier  : 1
[07/19 01:25:31   1009s] (I)      GCell row height  : 3780
[07/19 01:25:31   1009s] (I)      Actual row height : 3780
[07/19 01:25:31   1009s] (I)      GCell align ref   : 425480 425420
[07/19 01:25:31   1009s] [NR-eGR] Track table information for default rule: 
[07/19 01:25:31   1009s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:25:31   1009s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:25:31   1009s] (I)      ================ Default via =================
[07/19 01:25:31   1009s] (I)      +---+-------------------+--------------------+
[07/19 01:25:31   1009s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:25:31   1009s] (I)      +---+-------------------+--------------------+
[07/19 01:25:31   1009s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:25:31   1009s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:25:31   1009s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:25:31   1009s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:25:31   1009s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:25:31   1009s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:25:31   1009s] (I)      +---+-------------------+--------------------+
[07/19 01:25:31   1009s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:25:31   1009s] [NR-eGR] Read 33388 PG shapes
[07/19 01:25:31   1009s] [NR-eGR] Read 0 clock shapes
[07/19 01:25:31   1009s] [NR-eGR] Read 0 other shapes
[07/19 01:25:31   1009s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:25:31   1009s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:25:31   1009s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:25:31   1009s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:25:31   1009s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:25:31   1009s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:25:31   1009s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:25:31   1009s] [NR-eGR] #Other Blockages    : 0
[07/19 01:25:31   1009s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:25:31   1009s] [NR-eGR] #prerouted nets         : 2
[07/19 01:25:31   1009s] [NR-eGR] #prerouted special nets : 0
[07/19 01:25:31   1009s] [NR-eGR] #prerouted wires        : 16920
[07/19 01:25:31   1009s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:25:31   1009s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:25:31   1009s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:25:31   1009s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:25:31   1009s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[07/19 01:25:31   1009s] To increase the message display limit, refer to the product command reference manual.
[07/19 01:25:31   1009s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:25:31   1009s] (I)      handle routing halo
[07/19 01:25:31   1009s] (I)      Reading macro buffers
[07/19 01:25:31   1009s] (I)      Number of macro buffers: 0
[07/19 01:25:31   1009s] (I)      early_global_route_priority property id does not exist.
[07/19 01:25:31   1009s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=16920  Num CS=0
[07/19 01:25:31   1009s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 7813
[07/19 01:25:31   1009s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 7609
[07/19 01:25:31   1009s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1461
[07/19 01:25:31   1009s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 37
[07/19 01:25:32   1009s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 01:25:32   1009s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:25:32   1009s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:25:32   1009s] (I)      Number of ignored nets                =      2
[07/19 01:25:32   1009s] (I)      Number of connected nets              =      0
[07/19 01:25:32   1009s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:25:32   1009s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:25:32   1009s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:25:32   1009s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:25:32   1009s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:25:32   1009s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:25:32   1009s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:25:32   1009s] (I)      Ndr track 0 does not exist
[07/19 01:25:32   1009s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:25:32   1009s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:25:32   1009s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:25:32   1009s] (I)      Site width          :   480  (dbu)
[07/19 01:25:32   1009s] (I)      Row height          :  3780  (dbu)
[07/19 01:25:32   1009s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:25:32   1009s] (I)      GCell width         :  3780  (dbu)
[07/19 01:25:32   1009s] (I)      GCell height        :  3780  (dbu)
[07/19 01:25:32   1009s] (I)      Grid                :   491   516     7
[07/19 01:25:32   1009s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:25:32   1009s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:25:32   1009s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:25:32   1009s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:25:32   1009s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:25:32   1009s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:25:32   1009s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:25:32   1009s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:25:32   1009s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:25:32   1009s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:25:32   1009s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:25:32   1009s] (I)      --------------------------------------------------------
[07/19 01:25:32   1009s] 
[07/19 01:25:32   1009s] [NR-eGR] ============ Routing rule table ============
[07/19 01:25:32   1009s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:25:32   1009s] [NR-eGR] ========================================
[07/19 01:25:32   1009s] [NR-eGR] 
[07/19 01:25:32   1009s] (I)      ==== NDR : (Default) ====
[07/19 01:25:32   1009s] (I)      +--------------+--------+
[07/19 01:25:32   1009s] (I)      |           ID |      0 |
[07/19 01:25:32   1009s] (I)      |      Default |    yes |
[07/19 01:25:32   1009s] (I)      |  Clk Special |     no |
[07/19 01:25:32   1009s] (I)      | Hard spacing |     no |
[07/19 01:25:32   1009s] (I)      |    NDR track | (none) |
[07/19 01:25:32   1009s] (I)      |      NDR via | (none) |
[07/19 01:25:32   1009s] (I)      |  Extra space |      0 |
[07/19 01:25:32   1009s] (I)      |      Shields |      0 |
[07/19 01:25:32   1009s] (I)      |   Demand (H) |      1 |
[07/19 01:25:32   1009s] (I)      |   Demand (V) |      1 |
[07/19 01:25:32   1009s] (I)      |        #Nets |  38031 |
[07/19 01:25:32   1009s] (I)      +--------------+--------+
[07/19 01:25:32   1009s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:32   1009s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:32   1009s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:32   1009s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:25:32   1009s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:32   1009s] (I)      =============== Blocked Tracks ===============
[07/19 01:25:32   1009s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:32   1009s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:25:32   1009s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:32   1009s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:25:32   1009s] (I)      |     2 | 2280204 |   979396 |        42.95% |
[07/19 01:25:32   1009s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:25:32   1009s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:25:32   1009s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:25:32   1009s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:25:32   1009s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:25:32   1009s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:32   1009s] (I)      Finished Import and model ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 9.02 MB )
[07/19 01:25:32   1009s] (I)      Reset routing kernel
[07/19 01:25:32   1009s] (I)      Started Global Routing ( Curr Mem: 9.02 MB )
[07/19 01:25:32   1009s] (I)      totalPins=118054  totalGlobalPin=114779 (97.23%)
[07/19 01:25:32   1009s] (I)      ================== Net Group Info ===================
[07/19 01:25:32   1009s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:32   1009s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:25:32   1009s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:32   1009s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:25:32   1009s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:32   1009s] (I)      total 2D Cap : 5025597 = (2476212 H, 2549385 V)
[07/19 01:25:32   1009s] (I)      total 2D Demand : 25005 = (8907 H, 16098 V)
[07/19 01:25:32   1009s] (I)      init route region map
[07/19 01:25:32   1009s] (I)      #blocked GCells = 73008
[07/19 01:25:32   1009s] (I)      #regions = 1
[07/19 01:25:32   1009s] (I)      init safety region map
[07/19 01:25:32   1009s] (I)      #blocked GCells = 73008
[07/19 01:25:32   1009s] (I)      #regions = 1
[07/19 01:25:32   1009s] (I)      Adjusted 0 GCells for pin access
[07/19 01:25:32   1009s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:25:32   1009s] (I)      
[07/19 01:25:32   1009s] (I)      ============  Phase 1a Route ============
[07/19 01:25:32   1009s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 23
[07/19 01:25:32   1009s] (I)      Usage: 322766 = (158834 H, 163932 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:32   1009s] (I)      
[07/19 01:25:32   1009s] (I)      ============  Phase 1b Route ============
[07/19 01:25:32   1009s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:32   1009s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:25:32   1009s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:25:32   1009s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:25:32   1010s] (I)      
[07/19 01:25:32   1010s] (I)      ============  Phase 1c Route ============
[07/19 01:25:32   1010s] (I)      Level2 Grid: 99 x 104
[07/19 01:25:32   1010s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:32   1010s] (I)      
[07/19 01:25:32   1010s] (I)      ============  Phase 1d Route ============
[07/19 01:25:32   1010s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:32   1010s] (I)      
[07/19 01:25:32   1010s] (I)      ============  Phase 1e Route ============
[07/19 01:25:32   1010s] (I)      Usage: 322775 = (158834 H, 163941 V) = (6.41% H, 6.43% V) = (6.004e+05um H, 6.197e+05um V)
[07/19 01:25:32   1010s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.220090e+06um
[07/19 01:25:32   1010s] (I)      
[07/19 01:25:32   1010s] (I)      ============  Phase 1l Route ============
[07/19 01:25:32   1010s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:25:32   1010s] (I)      Layer  1:     692006      2999       120     1192377      798934    (59.88%) 
[07/19 01:25:32   1010s] (I)      Layer  2:    1332584    164139         2      832788     1442772    (36.60%) 
[07/19 01:25:32   1010s] (I)      Layer  3:     881689    136361         4     1018726      972586    (51.16%) 
[07/19 01:25:32   1010s] (I)      Layer  4:    1018568     27389         0     1152315     1123245    (50.64%) 
[07/19 01:25:32   1010s] (I)      Layer  5:     877345     14314         0     1019056      972255    (51.18%) 
[07/19 01:25:32   1010s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:25:32   1010s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:25:32   1010s] (I)      Total:       5059051    345202       126     5518152     5537239    (49.91%) 
[07/19 01:25:32   1010s] (I)      
[07/19 01:25:32   1010s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:25:32   1010s] [NR-eGR]                        OverCon            
[07/19 01:25:32   1010s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:25:32   1010s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:25:32   1010s] [NR-eGR] ----------------------------------------------
[07/19 01:25:32   1010s] [NR-eGR]  Metal1 ( 1)       118( 0.12%)   ( 0.12%) 
[07/19 01:25:32   1010s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:32   1010s] [NR-eGR] ----------------------------------------------
[07/19 01:25:32   1010s] [NR-eGR]        Total       124( 0.01%)   ( 0.01%) 
[07/19 01:25:32   1010s] [NR-eGR] 
[07/19 01:25:32   1010s] (I)      Finished Global Routing ( CPU: 1.52 sec, Real: 0.51 sec, Curr Mem: 9.04 MB )
[07/19 01:25:32   1010s] (I)      Updating congestion map
[07/19 01:25:32   1010s] (I)      total 2D Cap : 5069667 = (2493610 H, 2576057 V)
[07/19 01:25:32   1010s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:25:32   1010s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.04 sec, Real: 1.03 sec, Curr Mem: 9.02 MB )
[07/19 01:25:32   1010s] Early Global Route congestion estimation runtime: 1.03 seconds, mem = 9792.8M
[07/19 01:25:32   1010s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.045, REAL:1.033, MEM:9792.8M, EPOCH TIME: 1752881132.596501
[07/19 01:25:32   1010s] OPERPROF: Starting HotSpotCal at level 1, MEM:9792.8M, EPOCH TIME: 1752881132.596541
[07/19 01:25:32   1010s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:32   1010s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 01:25:32   1010s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:32   1010s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 01:25:32   1010s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:32   1010s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 01:25:32   1010s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 01:25:32   1010s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.017, REAL:0.008, MEM:9792.8M, EPOCH TIME: 1752881132.604380
[07/19 01:25:32   1010s] 
[07/19 01:25:32   1010s] === incrementalPlace Internal Loop 1 ===
[07/19 01:25:32   1011s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:25:32   1011s] UM:*                                                                   incrNP_iter_start
[07/19 01:25:32   1011s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[07/19 01:25:32   1011s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:9792.8M, EPOCH TIME: 1752881132.716030
[07/19 01:25:32   1011s] Processing tracks to init pin-track alignment.
[07/19 01:25:32   1011s] z: 1, totalTracks: 1
[07/19 01:25:32   1011s] z: 3, totalTracks: 1
[07/19 01:25:32   1011s] z: 5, totalTracks: 1
[07/19 01:25:32   1011s] z: 7, totalTracks: 1
[07/19 01:25:32   1011s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:32   1011s] Cell fpga_top LLGs are deleted
[07/19 01:25:32   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:32   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:32   1011s] # Building fpga_top llgBox search-tree.
[07/19 01:25:32   1011s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881132.733254
[07/19 01:25:32   1011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:32   1011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:32   1011s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:9792.8M, EPOCH TIME: 1752881132.733539
[07/19 01:25:32   1011s] Max number of tech site patterns supported in site array is 256.
[07/19 01:25:32   1011s] Core basic site is CoreSite
[07/19 01:25:32   1011s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:25:32   1011s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:25:32   1011s] Fast DP-INIT is on for default
[07/19 01:25:32   1011s] Keep-away cache is enable on metals: 1-7
[07/19 01:25:32   1011s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:25:32   1011s] Atter site array init, number of instance map data is 0.
[07/19 01:25:32   1011s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.028, REAL:0.017, MEM:9792.8M, EPOCH TIME: 1752881132.750889
[07/19 01:25:32   1011s] 
[07/19 01:25:32   1011s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:32   1011s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:32   1011s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.033, REAL:0.022, MEM:9792.8M, EPOCH TIME: 1752881132.755645
[07/19 01:25:32   1011s] OPERPROF:   Starting post-place ADS at level 2, MEM:9792.8M, EPOCH TIME: 1752881132.755701
[07/19 01:25:32   1011s] 
[07/19 01:25:32   1011s] ADSU 0.606 -> 0.606. site 611100.000 -> 611100.000. GS 30.240
[07/19 01:25:32   1011s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.069, REAL:0.067, MEM:9792.8M, EPOCH TIME: 1752881132.822548
[07/19 01:25:32   1011s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:9792.8M, EPOCH TIME: 1752881132.826554
[07/19 01:25:32   1011s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:9792.8M, EPOCH TIME: 1752881132.827728
[07/19 01:25:32   1011s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881132.827767
[07/19 01:25:32   1011s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.010, REAL:0.008, MEM:9792.8M, EPOCH TIME: 1752881132.834713
[07/19 01:25:32   1011s] 
[07/19 01:25:32   1011s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:9792.8M, EPOCH TIME: 1752881132.843553
[07/19 01:25:32   1011s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:9792.8M, EPOCH TIME: 1752881132.844675
[07/19 01:25:32   1011s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:9792.8M, EPOCH TIME: 1752881132.846603
[07/19 01:25:32   1011s] no activity file in design. spp won't run.
[07/19 01:25:32   1011s] [spp] 0
[07/19 01:25:32   1011s] [adp] 0:1:1:3
[07/19 01:25:32   1011s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.006, REAL:0.006, MEM:9792.8M, EPOCH TIME: 1752881132.852485
[07/19 01:25:32   1011s] SP #FI/SF FL/PI 0/0 32566/5397
[07/19 01:25:32   1011s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.156, REAL:0.140, MEM:9792.8M, EPOCH TIME: 1752881132.855712
[07/19 01:25:32   1011s] PP off. flexM 0
[07/19 01:25:32   1011s] OPERPROF: Starting CDPad at level 1, MEM:9792.8M, EPOCH TIME: 1752881132.874791
[07/19 01:25:32   1011s] 3DP is on.
[07/19 01:25:32   1011s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/19 01:25:32   1011s] design sh 0.069. rd 0.200
[07/19 01:25:32   1011s] design sh 0.069. rd 0.200
[07/19 01:25:32   1011s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/19 01:25:32   1011s] design sh 0.054. rd 0.200
[07/19 01:25:33   1011s] CDPadU 0.712 -> 0.662. R=0.606, N=37963, GS=3.780
[07/19 01:25:33   1011s] OPERPROF: Finished CDPad at level 1, CPU:0.651, REAL:0.139, MEM:9792.8M, EPOCH TIME: 1752881133.014274
[07/19 01:25:33   1011s] OPERPROF: Starting InitSKP at level 1, MEM:9792.8M, EPOCH TIME: 1752881133.014377
[07/19 01:25:33   1011s] no activity file in design. spp won't run.
[07/19 01:25:33   1012s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:25:33   1012s] #################################################################################
[07/19 01:25:33   1012s] # Design Stage: PreRoute
[07/19 01:25:33   1012s] # Design Name: fpga_top
[07/19 01:25:33   1012s] # Design Mode: 130nm
[07/19 01:25:33   1012s] # Analysis Mode: MMMC OCV 
[07/19 01:25:33   1012s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:25:33   1012s] # Signoff Settings: SI Off 
[07/19 01:25:33   1012s] #################################################################################
[07/19 01:25:33   1012s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:25:33   1012s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:25:33   1012s] RC Extraction called in multi-corner(2) mode.
[07/19 01:25:33   1012s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:25:33   1012s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:25:33   1012s] RCMode: PreRoute
[07/19 01:25:33   1012s]       RC Corner Indexes            0       1   
[07/19 01:25:33   1012s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:25:33   1012s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:33   1012s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:33   1012s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:33   1012s] Shrink Factor                : 1.00000
[07/19 01:25:33   1012s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:33   1012s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:25:33   1012s] eee: pegSigSF=1.070000
[07/19 01:25:33   1012s] Initializing multi-corner resistance tables ...
[07/19 01:25:33   1012s] eee: Grid unit RC data computation started
[07/19 01:25:33   1012s] eee: Grid unit RC data computation completed
[07/19 01:25:33   1012s] eee: l=1 avDens=0.043771 usedTrk=3144.751588 availTrk=71845.750989 sigTrk=3144.751588
[07/19 01:25:33   1012s] eee: l=2 avDens=0.146690 usedTrk=14272.830158 availTrk=97299.519289 sigTrk=14272.830158
[07/19 01:25:33   1012s] eee: l=3 avDens=0.128572 usedTrk=15582.262309 availTrk=121194.580542 sigTrk=15582.262309
[07/19 01:25:33   1012s] eee: l=4 avDens=0.034985 usedTrk=4533.976216 availTrk=129598.875575 sigTrk=4533.976216
[07/19 01:25:33   1012s] eee: l=5 avDens=0.035577 usedTrk=3517.383205 availTrk=98867.028109 sigTrk=3517.383205
[07/19 01:25:33   1012s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:25:33   1012s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:25:33   1012s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:25:33   1012s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:25:33   1012s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.307458 uaWl=1.000000 uaWlH=0.119900 aWlH=0.000000 lMod=0 pMax=0.820400 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:25:33   1012s] eee: NetCapCache creation started. (Current Mem: 9790.840M) 
[07/19 01:25:33   1012s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 9790.840M) 
[07/19 01:25:33   1012s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:25:33   1012s] eee: Metal Layers Info:
[07/19 01:25:33   1012s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:33   1012s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:25:33   1012s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:33   1012s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:25:33   1012s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:33   1012s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:33   1012s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:33   1012s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:33   1012s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:25:33   1012s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:25:33   1012s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:33   1012s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:25:33   1012s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:25:33   1012s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:25:33   1012s] eee: +----------------------------------------------------+
[07/19 01:25:33   1012s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:25:33   1012s] eee: +----------------------------------------------------+
[07/19 01:25:33   1012s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:25:33   1012s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:25:33   1012s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:25:33   1012s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:25:33   1012s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:25:33   1012s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:25:33   1012s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:25:33   1012s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 9790.840M)
[07/19 01:25:33   1013s] Calculate early delays in OCV mode...
[07/19 01:25:33   1013s] Calculate late delays in OCV mode...
[07/19 01:25:33   1013s] Topological Sorting (REAL = 0:00:00.0, MEM = 9790.8M, InitMEM = 9790.8M)
[07/19 01:25:33   1013s] Start delay calculation (fullDC) (8 T). (MEM=4283.71)
[07/19 01:25:33   1013s] End AAE Lib Interpolated Model. (MEM=4301.355469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:25:35   1022s] Total number of fetched objects 44468
[07/19 01:25:35   1022s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:25:35   1022s] End delay calculation. (MEM=4383.69 CPU=0:00:08.4 REAL=0:00:01.0)
[07/19 01:25:35   1022s] End delay calculation (fullDC). (MEM=4383.69 CPU=0:00:09.4 REAL=0:00:02.0)
[07/19 01:25:35   1022s] *** CDM Built up (cpu=0:00:10.9  real=0:00:02.0  mem= 9778.6M) ***
[07/19 01:25:35   1024s] no activity file in design. spp won't run.
[07/19 01:25:36   1026s] *** Finished SKP initialization (cpu=0:00:14.4, real=0:00:03.0)***
[07/19 01:25:36   1026s] OPERPROF: Finished InitSKP at level 1, CPU:14.406, REAL:3.603, MEM:9986.6M, EPOCH TIME: 1752881136.617269
[07/19 01:25:36   1026s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:25:36   1026s] no activity file in design. spp won't run.
[07/19 01:25:36   1026s] 
[07/19 01:25:36   1026s] AB Est...
[07/19 01:25:36   1026s] OPERPROF: Starting NP-Place at level 1, MEM:9986.6M, EPOCH TIME: 1752881136.674702
[07/19 01:25:36   1026s] OPERPROF: Finished NP-Place at level 1, CPU:0.100, REAL:0.058, MEM:9986.6M, EPOCH TIME: 1752881136.732831
[07/19 01:25:36   1026s] Iteration  4: Skipped, with CDP Off
[07/19 01:25:36   1026s] 
[07/19 01:25:36   1026s] AB Est...
[07/19 01:25:36   1026s] OPERPROF: Starting NP-Place at level 1, MEM:10018.6M, EPOCH TIME: 1752881136.768897
[07/19 01:25:36   1026s] OPERPROF: Finished NP-Place at level 1, CPU:0.074, REAL:0.032, MEM:9986.6M, EPOCH TIME: 1752881136.800419
[07/19 01:25:36   1026s] Iteration  5: Skipped, with CDP Off
[07/19 01:25:36   1026s] 
[07/19 01:25:36   1026s] AB Est...
[07/19 01:25:36   1026s] OPERPROF: Starting NP-Place at level 1, MEM:10018.6M, EPOCH TIME: 1752881136.830336
[07/19 01:25:36   1026s] OPERPROF: Finished NP-Place at level 1, CPU:0.083, REAL:0.032, MEM:9986.6M, EPOCH TIME: 1752881136.862629
[07/19 01:25:36   1027s] Iteration  6: Skipped, with CDP Off
[07/19 01:25:36   1027s] 
[07/19 01:25:36   1027s] AB Est...
[07/19 01:25:36   1027s] OPERPROF: Starting NP-Place at level 1, MEM:10018.6M, EPOCH TIME: 1752881136.892549
[07/19 01:25:36   1027s] OPERPROF: Finished NP-Place at level 1, CPU:0.069, REAL:0.031, MEM:9986.6M, EPOCH TIME: 1752881136.923312
[07/19 01:25:36   1027s] Iteration  7: Skipped, with CDP Off
[07/19 01:25:36   1027s] 
[07/19 01:25:36   1027s] AB Est...
[07/19 01:25:36   1027s] OPERPROF: Starting NP-Place at level 1, MEM:10018.6M, EPOCH TIME: 1752881136.959300
[07/19 01:25:36   1027s] OPERPROF: Finished NP-Place at level 1, CPU:0.059, REAL:0.029, MEM:9986.6M, EPOCH TIME: 1752881136.988311
[07/19 01:25:37   1027s] Iteration  8: Skipped, with CDP Off
[07/19 01:25:37   1027s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[07/19 01:25:37   1027s] MH legal: No MH instances from GP
[07/19 01:25:37   1027s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:25:37   1027s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10018.6M, DRC: 0)
[07/19 01:25:37   1027s] OPERPROF: Starting NP-Place at level 1, MEM:10114.6M, EPOCH TIME: 1752881137.090991
[07/19 01:25:37   1027s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4828e26020.
[07/19 01:25:37   1027s] SKP will use view:
[07/19 01:25:37   1027s]   WORST_CASE
[07/19 01:25:37   1031s] Iteration  9: Total net bbox = 1.037e+06 (5.04e+05 5.33e+05)
[07/19 01:25:37   1031s]               Est.  stn bbox = 1.201e+06 (5.84e+05 6.17e+05)
[07/19 01:25:37   1031s]               cpu = 0:00:04.4 real = 0:00:00.0 mem = 10242.6M
[07/19 01:25:37   1031s] OPERPROF: Finished NP-Place at level 1, CPU:4.424, REAL:0.889, MEM:10146.6M, EPOCH TIME: 1752881137.980286
[07/19 01:25:38   1032s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[07/19 01:25:38   1032s] MH legal: No MH instances from GP
[07/19 01:25:38   1032s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:25:38   1032s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10018.6M, DRC: 0)
[07/19 01:25:38   1032s] no activity file in design. spp won't run.
[07/19 01:25:38   1032s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:25:38   1032s] no activity file in design. spp won't run.
[07/19 01:25:38   1032s] OPERPROF: Starting NP-Place at level 1, MEM:10114.6M, EPOCH TIME: 1752881138.134846
[07/19 01:25:38   1032s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7f48bbafe020.
[07/19 01:25:38   1032s] Starting Early Global Route supply map. mem = 10114.6M
[07/19 01:25:38   1032s] (I)      Initializing eGR engine (regular)
[07/19 01:25:38   1032s] Set min layer with design mode ( 1 )
[07/19 01:25:38   1032s] Set max layer with design mode ( 7 )
[07/19 01:25:38   1032s] (I)      clean place blk overflow:
[07/19 01:25:38   1032s] (I)      H : enabled 1.00 0
[07/19 01:25:38   1032s] (I)      V : enabled 1.00 0
[07/19 01:25:38   1032s] (I)      Initializing eGR engine (regular)
[07/19 01:25:38   1032s] Set min layer with design mode ( 1 )
[07/19 01:25:38   1032s] Set max layer with design mode ( 7 )
[07/19 01:25:38   1032s] (I)      clean place blk overflow:
[07/19 01:25:38   1032s] (I)      H : enabled 1.00 0
[07/19 01:25:38   1032s] (I)      V : enabled 1.00 0
[07/19 01:25:38   1032s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 9.59 MB )
[07/19 01:25:38   1032s] (I)      Running eGR Regular flow
[07/19 01:25:38   1032s] (I)      # wire layers (front) : 8
[07/19 01:25:38   1032s] (I)      # wire layers (back)  : 0
[07/19 01:25:38   1032s] (I)      min wire layer : 1
[07/19 01:25:38   1032s] (I)      max wire layer : 7
[07/19 01:25:38   1032s] (I)      # cut layers (front) : 7
[07/19 01:25:38   1032s] (I)      # cut layers (back)  : 0
[07/19 01:25:38   1032s] (I)      min cut layer : 1
[07/19 01:25:38   1032s] (I)      max cut layer : 6
[07/19 01:25:38   1032s] (I)      ================================= Layers =================================
[07/19 01:25:38   1032s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:38   1032s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:38   1032s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:38   1032s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:38   1032s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:38   1032s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:38   1032s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:38   1032s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:38   1032s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:38   1032s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:38   1032s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:38   1032s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:38   1032s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:38   1032s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:38   1032s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:38   1032s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:38   1032s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:38   1032s] Finished Early Global Route supply map. mem = 10114.6M
[07/19 01:25:50   1104s] Iteration 10: Total net bbox = 1.098e+06 (5.36e+05 5.61e+05)
[07/19 01:25:50   1104s]               Est.  stn bbox = 1.261e+06 (6.16e+05 6.45e+05)
[07/19 01:25:50   1104s]               cpu = 0:01:12 real = 0:00:12.0 mem = 10242.6M
[07/19 01:25:50   1104s] OPERPROF: Finished NP-Place at level 1, CPU:72.087, REAL:12.110, MEM:10146.6M, EPOCH TIME: 1752881150.245301
[07/19 01:25:50   1104s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[07/19 01:25:50   1104s] MH legal: No MH instances from GP
[07/19 01:25:50   1104s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:25:50   1104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10018.6M, DRC: 0)
[07/19 01:25:50   1104s] no activity file in design. spp won't run.
[07/19 01:25:50   1104s] NP #FI/FS/SF FL/PI: 0/84/0 37963/5397
[07/19 01:25:50   1104s] no activity file in design. spp won't run.
[07/19 01:25:50   1104s] OPERPROF: Starting NP-Place at level 1, MEM:10114.6M, EPOCH TIME: 1752881150.410301
[07/19 01:25:50   1104s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f4872c0a020.
[07/19 01:25:50   1104s] GP RA stats: MHOnly 0 nrInst 37963 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/19 01:25:51   1113s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:10370.6M, EPOCH TIME: 1752881151.910452
[07/19 01:25:51   1113s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:10370.6M, EPOCH TIME: 1752881151.910578
[07/19 01:25:51   1113s] Iteration 11: Total net bbox = 1.110e+06 (5.42e+05 5.68e+05)
[07/19 01:25:51   1113s]               Est.  stn bbox = 1.273e+06 (6.21e+05 6.52e+05)
[07/19 01:25:51   1113s]               cpu = 0:00:08.4 real = 0:00:01.0 mem = 10274.6M
[07/19 01:25:51   1113s] OPERPROF: Finished NP-Place at level 1, CPU:8.427, REAL:1.508, MEM:10146.6M, EPOCH TIME: 1752881151.918238
[07/19 01:25:51   1113s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[07/19 01:25:51   1113s] MH legal: No MH instances from GP
[07/19 01:25:51   1113s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[07/19 01:25:51   1113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=10018.6M, DRC: 0)
[07/19 01:25:51   1113s] Move report: Timing Driven Placement moves 37963 insts, mean move: 6.74 um, max move: 221.89 um 
[07/19 01:25:51   1113s] 	Max move on inst (grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1419.08, 425.42) --> (1197.35, 425.58)
[07/19 01:25:51   1113s] no activity file in design. spp won't run.
[07/19 01:25:51   1113s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:10018.6M, EPOCH TIME: 1752881151.960241
[07/19 01:25:51   1113s] Saved padding area to DB
[07/19 01:25:51   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.006, REAL:0.005, MEM:10018.6M, EPOCH TIME: 1752881151.965115
[07/19 01:25:51   1113s] 
[07/19 01:25:51   1113s] Finished Incremental Placement (cpu=0:01:42, real=0:00:19.0, mem=10018.6M)
[07/19 01:25:51   1113s] CongRepair sets shifter mode to gplace
[07/19 01:25:51   1113s] TDRefine: refinePlace mode is spiral
[07/19 01:25:51   1113s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:10018.6M, EPOCH TIME: 1752881151.965301
[07/19 01:25:51   1113s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:10018.6M, EPOCH TIME: 1752881151.965339
[07/19 01:25:51   1113s] OPERPROF:     Starting DPlace-Init at level 3, MEM:10018.6M, EPOCH TIME: 1752881151.965399
[07/19 01:25:51   1113s] Processing tracks to init pin-track alignment.
[07/19 01:25:51   1113s] z: 1, totalTracks: 1
[07/19 01:25:51   1113s] z: 3, totalTracks: 1
[07/19 01:25:51   1113s] z: 5, totalTracks: 1
[07/19 01:25:51   1113s] z: 7, totalTracks: 1
[07/19 01:25:51   1113s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:51   1113s] Cell fpga_top LLGs are deleted
[07/19 01:25:51   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] # Building fpga_top llgBox search-tree.
[07/19 01:25:51   1113s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:10018.6M, EPOCH TIME: 1752881151.980368
[07/19 01:25:51   1113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:51   1113s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:10018.6M, EPOCH TIME: 1752881151.981099
[07/19 01:25:51   1113s] Max number of tech site patterns supported in site array is 256.
[07/19 01:25:51   1113s] Core basic site is CoreSite
[07/19 01:25:51   1113s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:25:51   1113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:25:51   1113s] Fast DP-INIT is on for default
[07/19 01:25:51   1113s] Keep-away cache is enable on metals: 1-7
[07/19 01:25:51   1113s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:25:51   1113s] Atter site array init, number of instance map data is 0.
[07/19 01:25:51   1113s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.028, REAL:0.015, MEM:10018.6M, EPOCH TIME: 1752881151.995670
[07/19 01:25:51   1113s] 
[07/19 01:25:51   1113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:51   1113s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:51   1113s] 
[07/19 01:25:51   1113s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:25:52   1113s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.035, REAL:0.022, MEM:10018.6M, EPOCH TIME: 1752881152.002330
[07/19 01:25:52   1113s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:10018.6M, EPOCH TIME: 1752881152.002387
[07/19 01:25:52   1113s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:10018.6M, EPOCH TIME: 1752881152.002564
[07/19 01:25:52   1113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=10018.6MB).
[07/19 01:25:52   1113s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.054, REAL:0.041, MEM:10018.6M, EPOCH TIME: 1752881152.006084
[07/19 01:25:52   1113s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.054, REAL:0.041, MEM:10018.6M, EPOCH TIME: 1752881152.006110
[07/19 01:25:52   1113s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:25:52   1113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.9
[07/19 01:25:52   1113s] OPERPROF:   Starting Refine-Place at level 2, MEM:10018.6M, EPOCH TIME: 1752881152.008052
[07/19 01:25:52   1113s] *** Starting refinePlace (0:18:35 mem=10018.6M) ***
[07/19 01:25:52   1113s] Total net bbox length = 1.154e+06 (5.814e+05 5.723e+05) (ext = 6.837e+04)
[07/19 01:25:52   1113s] 
[07/19 01:25:52   1113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:52   1113s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:52   1113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:52   1113s] Set min layer with design mode ( 1 )
[07/19 01:25:52   1113s] Set max layer with design mode ( 7 )
[07/19 01:25:52   1113s] Set min layer with design mode ( 1 )
[07/19 01:25:52   1113s] Set max layer with design mode ( 7 )
[07/19 01:25:52   1113s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:10018.6M, EPOCH TIME: 1752881152.049319
[07/19 01:25:52   1113s] Starting refinePlace ...
[07/19 01:25:52   1113s] Set min layer with design mode ( 1 )
[07/19 01:25:52   1113s] Set max layer with design mode ( 7 )
[07/19 01:25:52   1113s] Set min layer with design mode ( 1 )
[07/19 01:25:52   1113s] Set max layer with design mode ( 7 )
[07/19 01:25:52   1113s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:25:52   1113s] DDP markSite nrRow 291 nrJob 291
[07/19 01:25:52   1113s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/19 01:25:52   1113s] ** Cut row section cpu time 0:00:00.0.
[07/19 01:25:52   1113s]  ** Cut row section real time 0:00:00.0.
[07/19 01:25:52   1113s]    Spread Effort: high, pre-route mode, useDDP on.
[07/19 01:25:52   1114s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:00.0, mem=9986.6MB) @(0:18:35 - 0:18:35).
[07/19 01:25:52   1114s] Move report: preRPlace moves 37963 insts, mean move: 0.56 um, max move: 7.27 um 
[07/19 01:25:52   1114s] 	Max move on inst (grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_5_in_4/DFFR_1_/g6): (695.57, 680.08) --> (696.68, 686.24)
[07/19 01:25:52   1114s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[07/19 01:25:52   1114s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:9986.6M, EPOCH TIME: 1752881152.262136
[07/19 01:25:52   1114s] Tweakage: fix icg 1, fix clk 0.
[07/19 01:25:52   1114s] Tweakage: density cost 0, scale 0.4.
[07/19 01:25:52   1114s] Tweakage: activity cost 0, scale 1.0.
[07/19 01:25:52   1114s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:10114.6M, EPOCH TIME: 1752881152.318036
[07/19 01:25:52   1114s] Cut to 3 partitions.
[07/19 01:25:52   1114s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:10114.6M, EPOCH TIME: 1752881152.335277
[07/19 01:25:52   1114s] Tweakage perm 2049 insts, flip 14331 insts.
[07/19 01:25:52   1114s] Tweakage perm 364 insts, flip 752 insts.
[07/19 01:25:52   1114s] Tweakage perm 227 insts, flip 154 insts.
[07/19 01:25:52   1114s] Tweakage perm 22 insts, flip 15 insts.
[07/19 01:25:52   1115s] Tweakage perm 728 insts, flip 2394 insts.
[07/19 01:25:52   1115s] Tweakage perm 89 insts, flip 144 insts.
[07/19 01:25:52   1115s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:1.106, REAL:0.529, MEM:10114.6M, EPOCH TIME: 1752881152.864479
[07/19 01:25:52   1115s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.127, REAL:0.551, MEM:10114.6M, EPOCH TIME: 1752881152.868792
[07/19 01:25:52   1115s] Cleanup congestion map
[07/19 01:25:52   1115s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.194, REAL:0.617, MEM:10018.6M, EPOCH TIME: 1752881152.878816
[07/19 01:25:52   1115s] Move report: Congestion aware Tweak moves 4473 insts, mean move: 4.61 um, max move: 46.56 um 
[07/19 01:25:52   1115s] 	Max move on inst (grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1197.32, 425.42) --> (1243.88, 425.42)
[07/19 01:25:52   1115s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.2, real=0:00:00.0, mem=10018.6mb) @(0:18:35 - 0:18:36).
[07/19 01:25:52   1115s] Cleanup congestion map
[07/19 01:25:52   1115s] 
[07/19 01:25:52   1115s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:25:52   1115s] 
[07/19 01:25:52   1115s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:25:53   1116s] 
[07/19 01:25:53   1116s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:25:53   1116s] 
[07/19 01:25:53   1116s]  Info: 0 filler has been deleted!
[07/19 01:25:53   1116s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:25:53   1116s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:25:53   1116s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:25:53   1116s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=9986.6MB) @(0:18:36 - 0:18:37).
[07/19 01:25:53   1116s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:53   1116s] Move report: Detail placement moves 37963 insts, mean move: 1.08 um, max move: 46.85 um 
[07/19 01:25:53   1116s] 	Max move on inst (grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1244.06, 425.53) --> (1197.32, 425.42)
[07/19 01:25:53   1116s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 9986.6MB
[07/19 01:25:53   1116s] Statistics of distance of Instance movement in refine placement:
[07/19 01:25:53   1116s]   maximum (X+Y) =        46.85 um
[07/19 01:25:53   1116s]   inst (grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) with max move: (1244.06, 425.528) -> (1197.32, 425.42)
[07/19 01:25:53   1116s]   mean    (X+Y) =         1.08 um
[07/19 01:25:53   1116s] Summary Report:
[07/19 01:25:53   1116s] Instances move: 37963 (out of 37963 movable)
[07/19 01:25:53   1116s] Instances flipped: 0
[07/19 01:25:53   1116s] Mean displacement: 1.08 um
[07/19 01:25:53   1116s] Max displacement: 46.85 um (Instance: grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1244.06, 425.528) -> (1197.32, 425.42)
[07/19 01:25:53   1116s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
[07/19 01:25:53   1116s] 	Violation at original loc: Overlapping with other instance
[07/19 01:25:53   1116s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:25:53   1116s] Total instances moved : 37963
[07/19 01:25:53   1116s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.846, REAL:1.196, MEM:9986.6M, EPOCH TIME: 1752881153.244883
[07/19 01:25:53   1116s] Total net bbox length = 1.124e+06 (5.521e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:25:53   1116s] Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 9986.6MB
[07/19 01:25:53   1116s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:01.0, mem=9986.6MB) @(0:18:35 - 0:18:37).
[07/19 01:25:53   1116s] *** Finished refinePlace (0:18:37 mem=9986.6M) ***
[07/19 01:25:53   1116s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.9
[07/19 01:25:53   1116s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.902, REAL:1.252, MEM:9986.6M, EPOCH TIME: 1752881153.259679
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 46.85 um
RPlace-Summary:     Max move: inst grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107 cell sg13g2_ebufn_2 loc (1244.06, 425.53) -> (1197.32, 425.42)
RPlace-Summary:     Average move dist: 1.08
RPlace-Summary:     Number of inst moved: 37963
RPlace-Summary:     Number of movable inst: 37963
[07/19 01:25:53   1116s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:25:53   1116s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:9986.6M, EPOCH TIME: 1752881153.261554
[07/19 01:25:53   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:25:53   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:53   1116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:53   1116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:53   1116s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.098, REAL:0.032, MEM:10018.6M, EPOCH TIME: 1752881153.294012
[07/19 01:25:53   1116s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:3.057, REAL:1.329, MEM:10018.6M, EPOCH TIME: 1752881153.294099
[07/19 01:25:53   1116s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:10018.6M, EPOCH TIME: 1752881153.294861
[07/19 01:25:53   1116s] Starting Early Global Route congestion estimation: mem = 10018.6M
[07/19 01:25:53   1116s] (I)      Initializing eGR engine (regular)
[07/19 01:25:53   1116s] Set min layer with design mode ( 1 )
[07/19 01:25:53   1116s] Set max layer with design mode ( 7 )
[07/19 01:25:53   1116s] (I)      clean place blk overflow:
[07/19 01:25:53   1116s] (I)      H : enabled 1.00 0
[07/19 01:25:53   1116s] (I)      V : enabled 1.00 0
[07/19 01:25:53   1116s] (I)      Initializing eGR engine (regular)
[07/19 01:25:53   1116s] Set min layer with design mode ( 1 )
[07/19 01:25:53   1116s] Set max layer with design mode ( 7 )
[07/19 01:25:53   1116s] (I)      clean place blk overflow:
[07/19 01:25:53   1116s] (I)      H : enabled 1.00 0
[07/19 01:25:53   1116s] (I)      V : enabled 1.00 0
[07/19 01:25:53   1116s] (I)      Started Early Global Route kernel ( Curr Mem: 9.33 MB )
[07/19 01:25:53   1116s] (I)      Running eGR Regular flow
[07/19 01:25:53   1116s] (I)      # wire layers (front) : 8
[07/19 01:25:53   1116s] (I)      # wire layers (back)  : 0
[07/19 01:25:53   1116s] (I)      min wire layer : 1
[07/19 01:25:53   1116s] (I)      max wire layer : 7
[07/19 01:25:53   1116s] (I)      # cut layers (front) : 7
[07/19 01:25:53   1116s] (I)      # cut layers (back)  : 0
[07/19 01:25:53   1116s] (I)      min cut layer : 1
[07/19 01:25:53   1116s] (I)      max cut layer : 6
[07/19 01:25:53   1116s] (I)      ================================= Layers =================================
[07/19 01:25:53   1116s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:53   1116s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:53   1116s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:53   1116s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:53   1116s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:53   1116s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:53   1116s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:53   1116s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:53   1116s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:53   1116s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:53   1116s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:53   1116s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:53   1116s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:53   1116s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:53   1116s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:53   1116s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:53   1116s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:53   1116s] (I)      Started Import and model ( Curr Mem: 9.33 MB )
[07/19 01:25:53   1116s] (I)      == Non-default Options ==
[07/19 01:25:53   1116s] (I)      Maximum routing layer                              : 7
[07/19 01:25:53   1116s] (I)      Minimum routing layer                              : 1
[07/19 01:25:53   1116s] (I)      Top routing layer                                  : 7
[07/19 01:25:53   1116s] (I)      Bottom routing layer                               : 1
[07/19 01:25:53   1116s] (I)      Number of threads                                  : 8
[07/19 01:25:53   1116s] (I)      Route tie net to shape                             : auto
[07/19 01:25:53   1116s] (I)      Use non-blocking free Dbs wires                    : false
[07/19 01:25:53   1116s] (I)      Method to set GCell size                           : row
[07/19 01:25:53   1116s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:25:53   1116s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:25:53   1116s] (I)      ============== Pin Summary ==============
[07/19 01:25:53   1116s] (I)      +-------+--------+---------+------------+
[07/19 01:25:53   1116s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:25:53   1116s] (I)      +-------+--------+---------+------------+
[07/19 01:25:53   1116s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:25:53   1116s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:25:53   1116s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:25:53   1116s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:25:53   1116s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:25:53   1116s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:25:53   1116s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:25:53   1116s] (I)      +-------+--------+---------+------------+
[07/19 01:25:53   1116s] (I)      Custom ignore net properties:
[07/19 01:25:53   1116s] (I)      1 : NotLegal
[07/19 01:25:53   1116s] (I)      Default ignore net properties:
[07/19 01:25:53   1116s] (I)      1 : Special
[07/19 01:25:53   1116s] (I)      2 : Analog
[07/19 01:25:53   1116s] (I)      3 : Fixed
[07/19 01:25:53   1116s] (I)      4 : Skipped
[07/19 01:25:53   1116s] (I)      5 : MixedSignal
[07/19 01:25:53   1116s] (I)      Prerouted net properties:
[07/19 01:25:53   1116s] (I)      1 : NotLegal
[07/19 01:25:53   1116s] (I)      2 : Special
[07/19 01:25:53   1116s] (I)      3 : Analog
[07/19 01:25:53   1116s] (I)      4 : Fixed
[07/19 01:25:53   1116s] (I)      5 : Skipped
[07/19 01:25:53   1116s] (I)      6 : MixedSignal
[07/19 01:25:53   1116s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:25:53   1116s] (I)      Use row-based GCell size
[07/19 01:25:53   1116s] (I)      Use row-based GCell align
[07/19 01:25:53   1116s] (I)      layer 0 area = 90000
[07/19 01:25:53   1116s] (I)      layer 1 area = 144000
[07/19 01:25:53   1116s] (I)      layer 2 area = 144000
[07/19 01:25:53   1116s] (I)      layer 3 area = 144000
[07/19 01:25:53   1116s] (I)      layer 4 area = 144000
[07/19 01:25:53   1116s] (I)      layer 5 area = 0
[07/19 01:25:53   1116s] (I)      layer 6 area = 0
[07/19 01:25:53   1116s] (I)      GCell unit size   : 3780
[07/19 01:25:53   1116s] (I)      GCell multiplier  : 1
[07/19 01:25:53   1116s] (I)      GCell row height  : 3780
[07/19 01:25:53   1116s] (I)      Actual row height : 3780
[07/19 01:25:53   1116s] (I)      GCell align ref   : 425480 425420
[07/19 01:25:53   1116s] [NR-eGR] Track table information for default rule: 
[07/19 01:25:53   1116s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:25:53   1116s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:25:53   1116s] (I)      ================ Default via =================
[07/19 01:25:53   1116s] (I)      +---+-------------------+--------------------+
[07/19 01:25:53   1116s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:25:53   1116s] (I)      +---+-------------------+--------------------+
[07/19 01:25:53   1116s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:25:53   1116s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:25:53   1116s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:25:53   1116s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:25:53   1116s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:25:53   1116s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:25:53   1116s] (I)      +---+-------------------+--------------------+
[07/19 01:25:53   1116s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:25:53   1116s] (I)      Read 33388 PG shapes from cache
[07/19 01:25:53   1116s] [NR-eGR] Read 0 clock shapes
[07/19 01:25:53   1116s] [NR-eGR] Read 0 other shapes
[07/19 01:25:53   1116s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:25:53   1116s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:25:53   1116s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:25:53   1116s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:25:53   1116s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:25:53   1116s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:25:53   1116s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:25:53   1116s] [NR-eGR] #Other Blockages    : 0
[07/19 01:25:53   1116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:25:53   1116s] [NR-eGR] #prerouted nets         : 2
[07/19 01:25:53   1116s] [NR-eGR] #prerouted special nets : 0
[07/19 01:25:53   1116s] [NR-eGR] #prerouted wires        : 16920
[07/19 01:25:53   1116s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:25:53   1116s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:25:53   1116s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:25:53   1116s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:25:53   1116s] (I)      handle routing halo
[07/19 01:25:53   1116s] (I)      Reading macro buffers
[07/19 01:25:53   1116s] (I)      Number of macro buffers: 0
[07/19 01:25:53   1116s] (I)      early_global_route_priority property id does not exist.
[07/19 01:25:53   1116s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=16920  Num CS=0
[07/19 01:25:53   1116s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 7813
[07/19 01:25:53   1116s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 7609
[07/19 01:25:53   1116s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1461
[07/19 01:25:53   1116s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 37
[07/19 01:25:53   1116s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 0
[07/19 01:25:53   1116s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:25:53   1116s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:25:53   1116s] (I)      Number of ignored nets                =      2
[07/19 01:25:53   1116s] (I)      Number of connected nets              =      0
[07/19 01:25:53   1116s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:25:53   1116s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:25:53   1116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:25:53   1116s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:25:53   1116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:25:53   1116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:25:53   1116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:25:53   1116s] (I)      Ndr track 0 does not exist
[07/19 01:25:53   1116s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:25:53   1116s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:25:53   1116s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:25:53   1116s] (I)      Site width          :   480  (dbu)
[07/19 01:25:53   1116s] (I)      Row height          :  3780  (dbu)
[07/19 01:25:53   1116s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:25:53   1116s] (I)      GCell width         :  3780  (dbu)
[07/19 01:25:53   1116s] (I)      GCell height        :  3780  (dbu)
[07/19 01:25:53   1116s] (I)      Grid                :   491   516     7
[07/19 01:25:53   1116s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:25:53   1116s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:25:53   1116s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:25:53   1116s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:25:53   1116s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:25:53   1116s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:25:53   1116s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:25:53   1116s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:25:53   1116s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:25:53   1116s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:25:53   1116s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:25:53   1116s] (I)      --------------------------------------------------------
[07/19 01:25:53   1116s] 
[07/19 01:25:53   1116s] [NR-eGR] ============ Routing rule table ============
[07/19 01:25:53   1116s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:25:53   1116s] [NR-eGR] ========================================
[07/19 01:25:53   1116s] [NR-eGR] 
[07/19 01:25:53   1116s] (I)      ==== NDR : (Default) ====
[07/19 01:25:53   1116s] (I)      +--------------+--------+
[07/19 01:25:53   1116s] (I)      |           ID |      0 |
[07/19 01:25:53   1116s] (I)      |      Default |    yes |
[07/19 01:25:53   1116s] (I)      |  Clk Special |     no |
[07/19 01:25:53   1116s] (I)      | Hard spacing |     no |
[07/19 01:25:53   1116s] (I)      |    NDR track | (none) |
[07/19 01:25:53   1116s] (I)      |      NDR via | (none) |
[07/19 01:25:53   1116s] (I)      |  Extra space |      0 |
[07/19 01:25:53   1116s] (I)      |      Shields |      0 |
[07/19 01:25:53   1116s] (I)      |   Demand (H) |      1 |
[07/19 01:25:53   1116s] (I)      |   Demand (V) |      1 |
[07/19 01:25:53   1116s] (I)      |        #Nets |  38031 |
[07/19 01:25:53   1116s] (I)      +--------------+--------+
[07/19 01:25:53   1116s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:53   1116s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:53   1116s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:53   1116s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:25:53   1116s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:53   1116s] (I)      =============== Blocked Tracks ===============
[07/19 01:25:53   1116s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:53   1116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:25:53   1116s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:53   1116s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:25:53   1116s] (I)      |     2 | 2280204 |   979479 |        42.96% |
[07/19 01:25:53   1116s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:25:53   1116s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:25:53   1116s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:25:53   1116s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:25:53   1116s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:25:53   1116s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:53   1116s] (I)      Finished Import and model ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 9.41 MB )
[07/19 01:25:53   1116s] (I)      Reset routing kernel
[07/19 01:25:53   1116s] (I)      Started Global Routing ( Curr Mem: 9.41 MB )
[07/19 01:25:53   1117s] (I)      totalPins=118054  totalGlobalPin=114821 (97.26%)
[07/19 01:25:53   1117s] (I)      ================== Net Group Info ===================
[07/19 01:25:53   1117s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:53   1117s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:25:53   1117s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:53   1117s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:25:53   1117s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:53   1117s] (I)      total 2D Cap : 5027910 = (2476230 H, 2551680 V)
[07/19 01:25:53   1117s] (I)      total 2D Demand : 25138 = (9328 H, 15810 V)
[07/19 01:25:53   1117s] (I)      init route region map
[07/19 01:25:53   1117s] (I)      #blocked GCells = 73008
[07/19 01:25:53   1117s] (I)      #regions = 1
[07/19 01:25:53   1117s] (I)      init safety region map
[07/19 01:25:53   1117s] (I)      #blocked GCells = 73008
[07/19 01:25:53   1117s] (I)      #regions = 1
[07/19 01:25:53   1117s] (I)      Adjusted 0 GCells for pin access
[07/19 01:25:53   1117s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:25:53   1117s] (I)      
[07/19 01:25:53   1117s] (I)      ============  Phase 1a Route ============
[07/19 01:25:53   1117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 25
[07/19 01:25:53   1117s] (I)      Usage: 321910 = (158688 H, 163222 V) = (6.41% H, 6.40% V) = (5.998e+05um H, 6.170e+05um V)
[07/19 01:25:53   1117s] (I)      
[07/19 01:25:53   1117s] (I)      ============  Phase 1b Route ============
[07/19 01:25:53   1117s] (I)      Usage: 321921 = (158688 H, 163233 V) = (6.41% H, 6.40% V) = (5.998e+05um H, 6.170e+05um V)
[07/19 01:25:53   1117s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.216861e+06um
[07/19 01:25:53   1117s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:25:53   1117s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:25:54   1117s] (I)      
[07/19 01:25:54   1117s] (I)      ============  Phase 1c Route ============
[07/19 01:25:54   1117s] (I)      Level2 Grid: 99 x 104
[07/19 01:25:54   1117s] (I)      Usage: 321921 = (158688 H, 163233 V) = (6.41% H, 6.40% V) = (5.998e+05um H, 6.170e+05um V)
[07/19 01:25:54   1117s] (I)      
[07/19 01:25:54   1117s] (I)      ============  Phase 1d Route ============
[07/19 01:25:54   1117s] (I)      Usage: 321921 = (158688 H, 163233 V) = (6.41% H, 6.40% V) = (5.998e+05um H, 6.170e+05um V)
[07/19 01:25:54   1117s] (I)      
[07/19 01:25:54   1117s] (I)      ============  Phase 1e Route ============
[07/19 01:25:54   1117s] (I)      Usage: 321921 = (158688 H, 163233 V) = (6.41% H, 6.40% V) = (5.998e+05um H, 6.170e+05um V)
[07/19 01:25:54   1117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.216861e+06um
[07/19 01:25:54   1117s] (I)      
[07/19 01:25:54   1117s] (I)      ============  Phase 1l Route ============
[07/19 01:25:54   1118s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:25:54   1118s] (I)      Layer  1:     694446      3166       104     1190542      800769    (59.79%) 
[07/19 01:25:54   1118s] (I)      Layer  2:    1332571    164598         0      832788     1442772    (36.60%) 
[07/19 01:25:54   1118s] (I)      Layer  3:     881689    135984         1     1018726      972586    (51.16%) 
[07/19 01:25:54   1118s] (I)      Layer  4:    1018568     26761         0     1152315     1123245    (50.64%) 
[07/19 01:25:54   1118s] (I)      Layer  5:     877345     14013         0     1019056      972255    (51.18%) 
[07/19 01:25:54   1118s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:25:54   1118s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:25:54   1118s] (I)      Total:       5061478    344522       105     5516317     5539074    (49.90%) 
[07/19 01:25:54   1118s] (I)      
[07/19 01:25:54   1118s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:25:54   1118s] [NR-eGR]                        OverCon            
[07/19 01:25:54   1118s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:25:54   1118s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:25:54   1118s] [NR-eGR] ----------------------------------------------
[07/19 01:25:54   1118s] [NR-eGR]  Metal1 ( 1)       103( 0.10%)   ( 0.10%) 
[07/19 01:25:54   1118s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:54   1118s] [NR-eGR] ----------------------------------------------
[07/19 01:25:54   1118s] [NR-eGR]        Total       104( 0.01%)   ( 0.01%) 
[07/19 01:25:54   1118s] [NR-eGR] 
[07/19 01:25:54   1118s] (I)      Finished Global Routing ( CPU: 1.42 sec, Real: 0.49 sec, Curr Mem: 9.43 MB )
[07/19 01:25:54   1118s] (I)      Updating congestion map
[07/19 01:25:54   1118s] (I)      total 2D Cap : 5072027 = (2493496 H, 2578531 V)
[07/19 01:25:54   1118s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:25:54   1118s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.92 sec, Real: 0.98 sec, Curr Mem: 9.42 MB )
[07/19 01:25:54   1118s] Early Global Route congestion estimation runtime: 1.00 seconds, mem = 10018.6M
[07/19 01:25:54   1118s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.935, REAL:1.000, MEM:10018.6M, EPOCH TIME: 1752881154.295160
[07/19 01:25:54   1118s] OPERPROF: Starting HotSpotCal at level 1, MEM:10018.6M, EPOCH TIME: 1752881154.295199
[07/19 01:25:54   1118s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:54   1118s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 01:25:54   1118s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:54   1118s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 01:25:54   1118s] [hotspot] +------------+---------------+---------------+
[07/19 01:25:54   1118s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 01:25:54   1118s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 01:25:54   1118s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.018, REAL:0.008, MEM:10018.6M, EPOCH TIME: 1752881154.302703
[07/19 01:25:54   1118s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:10018.6M, EPOCH TIME: 1752881154.302805
[07/19 01:25:54   1118s] Starting Early Global Route wiring: mem = 10018.6M
[07/19 01:25:54   1118s] (I)      Running track assignment and export wires
[07/19 01:25:54   1118s] (I)      Delete wires for 38031 nets 
[07/19 01:25:54   1118s] (I)      ============= Track Assignment ============
[07/19 01:25:54   1118s] (I)      Started Track Assignment (8T) ( Curr Mem: 9.41 MB )
[07/19 01:25:54   1118s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:25:54   1118s] (I)      Run Multi-thread track assignment
[07/19 01:25:54   1119s] (I)      Finished Track Assignment (8T) ( CPU: 0.50 sec, Real: 0.09 sec, Curr Mem: 9.48 MB )
[07/19 01:25:54   1119s] (I)      Started Export ( Curr Mem: 9.48 MB )
[07/19 01:25:54   1119s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:25:54   1119s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:25:54   1119s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:54   1119s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:25:54   1119s] [NR-eGR] ---------------------------------------
[07/19 01:25:54   1119s] [NR-eGR]  Metal1     (1V)        115683  122723 
[07/19 01:25:54   1119s] [NR-eGR]  Metal2     (2H)        533472   81061 
[07/19 01:25:54   1119s] [NR-eGR]  Metal3     (3V)        508146    5207 
[07/19 01:25:54   1119s] [NR-eGR]  Metal4     (4H)         96005    1821 
[07/19 01:25:54   1119s] [NR-eGR]  Metal5     (5V)         53341       4 
[07/19 01:25:54   1119s] [NR-eGR]  TopMetal1  (6H)             1       0 
[07/19 01:25:54   1119s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:25:54   1119s] [NR-eGR] ---------------------------------------
[07/19 01:25:54   1119s] [NR-eGR]             Total      1306649  210816 
[07/19 01:25:54   1119s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:54   1119s] [NR-eGR] Total half perimeter of net bounding box: 1123633um
[07/19 01:25:54   1119s] [NR-eGR] Total length: 1306649um, number of vias: 210816
[07/19 01:25:54   1119s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:54   1119s] (I)      == Layer wire length by net rule ==
[07/19 01:25:54   1119s] (I)                           Default 
[07/19 01:25:54   1119s] (I)      -----------------------------
[07/19 01:25:54   1119s] (I)       Metal1     (1V)    115683um 
[07/19 01:25:54   1119s] (I)       Metal2     (2H)    533472um 
[07/19 01:25:54   1119s] (I)       Metal3     (3V)    508146um 
[07/19 01:25:54   1119s] (I)       Metal4     (4H)     96005um 
[07/19 01:25:54   1119s] (I)       Metal5     (5V)     53341um 
[07/19 01:25:54   1119s] (I)       TopMetal1  (6H)         1um 
[07/19 01:25:54   1119s] (I)       TopMetal2  (7V)         0um 
[07/19 01:25:54   1119s] (I)      -----------------------------
[07/19 01:25:54   1119s] (I)                  Total  1306649um 
[07/19 01:25:54   1119s] (I)      == Layer via count by net rule ==
[07/19 01:25:54   1119s] (I)                         Default 
[07/19 01:25:54   1119s] (I)      ---------------------------
[07/19 01:25:54   1119s] (I)       Metal1     (1V)    122723 
[07/19 01:25:54   1119s] (I)       Metal2     (2H)     81061 
[07/19 01:25:54   1119s] (I)       Metal3     (3V)      5207 
[07/19 01:25:54   1119s] (I)       Metal4     (4H)      1821 
[07/19 01:25:54   1119s] (I)       Metal5     (5V)         4 
[07/19 01:25:54   1119s] (I)       TopMetal1  (6H)         0 
[07/19 01:25:54   1119s] (I)       TopMetal2  (7V)         0 
[07/19 01:25:54   1119s] (I)      ---------------------------
[07/19 01:25:54   1119s] (I)                  Total   210816 
[07/19 01:25:54   1119s] (I)      Finished Export ( CPU: 0.65 sec, Real: 0.44 sec, Curr Mem: 9.35 MB )
[07/19 01:25:54   1119s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:54   1119s] (I)      Global routing data unavailable, rerun eGR
[07/19 01:25:54   1119s] (I)      Initializing eGR engine (regular)
[07/19 01:25:54   1119s] Set min layer with design mode ( 1 )
[07/19 01:25:54   1119s] Set max layer with design mode ( 7 )
[07/19 01:25:54   1119s] (I)      clean place blk overflow:
[07/19 01:25:54   1119s] (I)      H : enabled 1.00 0
[07/19 01:25:54   1119s] (I)      V : enabled 1.00 0
[07/19 01:25:54   1119s] Early Global Route wiring runtime: 0.59 seconds, mem = 10000.8M
[07/19 01:25:54   1119s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.209, REAL:0.593, MEM:10000.8M, EPOCH TIME: 1752881154.896199
[07/19 01:25:54   1119s] SKP cleared!
[07/19 01:25:54   1119s] 
[07/19 01:25:54   1119s] *** Finished incrementalPlace (cpu=0:01:52, real=0:00:23.0)***
[07/19 01:25:54   1119s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:9792.8M, EPOCH TIME: 1752881154.930685
[07/19 01:25:54   1119s] Deleting eGR PG blockage cache
[07/19 01:25:54   1119s] Disable eGR PG blockage caching
[07/19 01:25:54   1119s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881154.930823
[07/19 01:25:54   1119s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #2) : cpu/real = 0:01:51.8/0:00:23.8 (4.7), totSession cpu/real = 0:18:40.7/0:43:17.5 (0.4), mem = 9792.8M
[07/19 01:25:54   1119s] 
[07/19 01:25:54   1119s] =============================================================================================
[07/19 01:25:54   1119s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #2                23.14-s088_1
[07/19 01:25:54   1119s] =============================================================================================
[07/19 01:25:54   1119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:25:54   1119s] ---------------------------------------------------------------------------------------------
[07/19 01:25:54   1119s] [ RefinePlace            ]      1   0:00:01.3  (   5.3 % )     0:00:01.3 /  0:00:02.9    2.3
[07/19 01:25:54   1119s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.5
[07/19 01:25:54   1119s] [ ExtractRC              ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 01:25:54   1119s] [ FullDelayCalc          ]      1   0:00:01.9  (   7.9 % )     0:00:02.2 /  0:00:10.9    5.1
[07/19 01:25:54   1119s] [ TimingUpdate           ]      3   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:01.4    3.6
[07/19 01:25:54   1119s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 01:25:54   1119s] [ MISC                   ]          0:00:19.9  (  83.8 % )     0:00:19.9 /  0:01:36.5    4.8
[07/19 01:25:54   1119s] ---------------------------------------------------------------------------------------------
[07/19 01:25:54   1119s]  IncrReplace #1 TOTAL               0:00:23.8  ( 100.0 % )     0:00:23.8 /  0:01:51.8    4.7
[07/19 01:25:54   1119s] ---------------------------------------------------------------------------------------------
[07/19 01:25:54   1119s]     Congestion Repair done. (took cpu=0:01:52 real=0:00:23.8)
[07/19 01:25:54   1119s]   CCOpt: Starting congestion repair using flow wrapper done.
[07/19 01:25:54   1119s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:54   1119s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:54   1119s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881154.992283
[07/19 01:25:54   1119s] Processing tracks to init pin-track alignment.
[07/19 01:25:54   1119s] z: 1, totalTracks: 1
[07/19 01:25:54   1119s] z: 3, totalTracks: 1
[07/19 01:25:54   1119s] z: 5, totalTracks: 1
[07/19 01:25:54   1119s] z: 7, totalTracks: 1
[07/19 01:25:54   1119s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:55   1119s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881155.007237
[07/19 01:25:55   1119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:55   1119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:55   1119s] 
[07/19 01:25:55   1119s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:55   1119s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:55   1119s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881155.026811
[07/19 01:25:55   1119s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881155.028545
[07/19 01:25:55   1119s] 
[07/19 01:25:55   1119s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:55   1119s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.028, REAL:0.024, MEM:9792.8M, EPOCH TIME: 1752881155.030930
[07/19 01:25:55   1119s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881155.030972
[07/19 01:25:55   1119s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881155.031181
[07/19 01:25:55   1119s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=9792.8MB).
[07/19 01:25:55   1119s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.047, REAL:0.042, MEM:9792.8M, EPOCH TIME: 1752881155.034648
[07/19 01:25:55   1119s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:01:53 real=0:00:25.2)
[07/19 01:25:55   1119s]   Leaving CCOpt scope - extractRC...
[07/19 01:25:55   1119s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:25:55   1119s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:25:55   1119s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:25:55   1119s] RC Extraction called in multi-corner(2) mode.
[07/19 01:25:55   1119s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:25:55   1119s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:25:55   1119s] RCMode: PreRoute
[07/19 01:25:55   1119s]       RC Corner Indexes            0       1   
[07/19 01:25:55   1119s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:25:55   1119s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:55   1119s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:55   1119s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:55   1119s] Shrink Factor                : 1.00000
[07/19 01:25:55   1119s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:25:55   1119s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:55   1119s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:25:55   1119s] eee: pegSigSF=1.070000
[07/19 01:25:55   1119s] Initializing multi-corner resistance tables ...
[07/19 01:25:55   1119s] eee: Grid unit RC data computation started
[07/19 01:25:55   1119s] eee: Grid unit RC data computation completed
[07/19 01:25:55   1119s] eee: l=1 avDens=0.043726 usedTrk=3158.974996 availTrk=72245.201060 sigTrk=3158.974996
[07/19 01:25:55   1119s] eee: l=2 avDens=0.144940 usedTrk=14335.965076 availTrk=98909.377990 sigTrk=14335.965076
[07/19 01:25:55   1119s] eee: l=3 avDens=0.127909 usedTrk=15531.736376 availTrk=121427.737144 sigTrk=15531.736376
[07/19 01:25:55   1119s] eee: l=4 avDens=0.034603 usedTrk=4431.052412 availTrk=128054.876858 sigTrk=4431.052412
[07/19 01:25:55   1119s] eee: l=5 avDens=0.035556 usedTrk=3501.335853 availTrk=98473.278109 sigTrk=3501.335853
[07/19 01:25:55   1119s] eee: l=6 avDens=0.182839 usedTrk=2065.067757 availTrk=11294.472984 sigTrk=2065.067757
[07/19 01:25:55   1119s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:25:55   1119s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:25:55   1119s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:25:55   1119s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311960 uaWl=1.000000 uaWlH=0.116700 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:25:55   1119s] eee: NetCapCache creation started. (Current Mem: 9792.840M) 
[07/19 01:25:55   1120s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 9792.840M) 
[07/19 01:25:55   1120s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:25:55   1120s] eee: Metal Layers Info:
[07/19 01:25:55   1120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:55   1120s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:25:55   1120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:55   1120s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:25:55   1120s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:55   1120s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:55   1120s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:25:55   1120s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:25:55   1120s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:25:55   1120s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:25:55   1120s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:25:55   1120s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:25:55   1120s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:25:55   1120s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:25:55   1120s] eee: +----------------------------------------------------+
[07/19 01:25:55   1120s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:25:55   1120s] eee: +----------------------------------------------------+
[07/19 01:25:55   1120s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:25:55   1120s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:25:55   1120s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:25:55   1120s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:25:55   1120s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:25:55   1120s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:25:55   1120s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:25:55   1120s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 9792.840M)
[07/19 01:25:55   1120s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:25:55   1120s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:25:55   1120s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:25:55   1120s] End AAE Lib Interpolated Model. (MEM=4318.128906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:25:55   1120s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:55   1120s]   Clock DAG hash after clustering cong repair call: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]   CTS services accumulated run-time stats after clustering cong repair call:
[07/19 01:25:55   1120s]     delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]     steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]   Clock DAG stats after clustering cong repair call:
[07/19 01:25:55   1120s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]   Clock DAG net violations after clustering cong repair call:
[07/19 01:25:55   1120s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[07/19 01:25:55   1120s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]   Primary reporting skew groups after clustering cong repair call:
[07/19 01:25:55   1120s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]   Skew group summary after clustering cong repair call:
[07/19 01:25:55   1120s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]   CongRepair After Initial Clustering done. (took cpu=0:01:54 real=0:00:25.6)
[07/19 01:25:55   1120s]   Stage::Clustering done. (took cpu=0:01:56 real=0:00:26.9)
[07/19 01:25:55   1120s]   Stage::DRV Fixing...
[07/19 01:25:55   1120s]   Fixing clock tree slew time and max cap violations...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:25:55   1120s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Fixing clock tree slew time and max cap violations - detailed pass...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:25:55   1120s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:25:55   1120s]   Stage::Insertion Delay Reduction...
[07/19 01:25:55   1120s]   Removing unnecessary root buffering...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Removing unnecessary root buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG hash after 'Removing unnecessary root buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Removing unnecessary root buffering':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Removing unconstrained drivers...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Removing unconstrained drivers': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG hash after 'Removing unconstrained drivers': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Removing unconstrained drivers':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Reducing insertion delay 1...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Reducing insertion delay 1': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG hash after 'Reducing insertion delay 1': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Reducing insertion delay 1':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Removing longest path buffering...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Removing longest path buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG hash after 'Removing longest path buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Removing longest path buffering':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Reducing delay of long paths...
[07/19 01:25:55   1120s]     Clock DAG hash before 'Reducing delay of long paths': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG hash after 'Reducing delay of long paths': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:55   1120s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:55   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:55   1120s]     Clock DAG stats after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:55   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:55   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:55   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:55   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:55   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:55   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:55   1120s]     Clock DAG net violations after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:55   1120s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:55   1120s]     Primary reporting skew groups after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:55   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:55   1120s]     Skew group summary after 'Reducing delay of long paths':
[07/19 01:25:55   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:55   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:55   1120s]   Reducing delay of long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:55   1120s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:25:55   1120s]   CCOpt::Phase::Construction done. (took cpu=0:01:56 real=0:00:27.4)
[07/19 01:25:55   1120s]   
[07/19 01:25:55   1120s]   
[07/19 01:25:55   1120s]   CCOpt::Phase::Implementation...
[07/19 01:25:55   1120s]   Stage::Reducing Power...
[07/19 01:25:55   1120s]   Improving clock tree routing...
[07/19 01:25:56   1120s]     Clock DAG hash before 'Improving clock tree routing': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Iteration 1...
[07/19 01:25:56   1120s]     Iteration 1 done.
[07/19 01:25:56   1120s]     Clock DAG hash after 'Improving clock tree routing': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Clock DAG stats after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]     Clock DAG net violations after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1120s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1120s]     Primary reporting skew groups after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1120s]     Skew group summary after 'Improving clock tree routing':
[07/19 01:25:56   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1120s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1120s]   Reducing clock tree power 1...
[07/19 01:25:56   1120s]     Clock DAG hash before 'Reducing clock tree power 1': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Resizing gates: 
[07/19 01:25:56   1120s]     Legalizer releasing space for clock trees
[07/19 01:25:56   1120s]     ...20% ..Legalizing clock trees...
[07/19 01:25:56   1120s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1120s]     .40% ...60% ...80% ...100% 
[07/19 01:25:56   1120s]     Clock DAG hash after 'Reducing clock tree power 1': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Clock DAG stats after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]     Clock DAG net violations after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1120s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1120s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1120s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1120s]     Skew group summary after 'Reducing clock tree power 1':
[07/19 01:25:56   1120s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1120s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1120s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1120s]   Reducing clock tree power 2...
[07/19 01:25:56   1120s]     Clock DAG hash before 'Reducing clock tree power 2': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Path optimization required 0 stage delay updates 
[07/19 01:25:56   1120s]     Clock DAG hash after 'Reducing clock tree power 2': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1120s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1120s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1120s]     Clock DAG stats after 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1120s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1120s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1120s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1120s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1120s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1120s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1120s]     Clock DAG net violations after 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1120s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1120s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[07/19 01:25:56   1120s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after 'Reducing clock tree power 2':
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:25:56   1121s]   Stage::Balancing...
[07/19 01:25:56   1121s]   Improving subtree skew...
[07/19 01:25:56   1121s]     Clock DAG hash before 'Improving subtree skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[07/19 01:25:56   1121s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG hash after 'Improving subtree skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[07/19 01:25:56   1121s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG stats after 'Improving subtree skew':
[07/19 01:25:56   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]     Clock DAG net violations after 'Improving subtree skew':
[07/19 01:25:56   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[07/19 01:25:56   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]     Primary reporting skew groups after 'Improving subtree skew':
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after 'Improving subtree skew':
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]   Improving subtree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]   Offloading subtrees by buffering...
[07/19 01:25:56   1121s]     Clock DAG hash before 'Offloading subtrees by buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG hash after 'Offloading subtrees by buffering': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG stats after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after 'Offloading subtrees by buffering':
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]   Offloading subtrees by buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]   AdjustingMinPinPIDs for balancing...
[07/19 01:25:56   1121s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[07/19 01:25:56   1121s]       delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Approximately balancing fragments step...
[07/19 01:25:56   1121s]       Clock DAG hash before 'Approximately balancing fragments step': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[07/19 01:25:56   1121s]         delay calculator: calls=12644, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]         steiner router: calls=12620, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]       Resolve constraints - Approximately balancing fragments...
[07/19 01:25:56   1121s]       Resolving skew group constraints...
[07/19 01:25:56   1121s]         Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:25:56   1121s]       Resolving skew group constraints done.
[07/19 01:25:56   1121s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[07/19 01:25:56   1121s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[07/19 01:25:56   1121s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]       Approximately balancing fragments...
[07/19 01:25:56   1121s]         Moving gates to improve sub-tree skew...
[07/19 01:25:56   1121s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[07/19 01:25:56   1121s]             delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]             steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]           Tried: 3 Succeeded: 0
[07/19 01:25:56   1121s]           Topology Tried: 0 Succeeded: 0
[07/19 01:25:56   1121s]           0 Succeeded with SS ratio
[07/19 01:25:56   1121s]           0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[07/19 01:25:56   1121s]           Total reducing skew: 0 Average reducing skew for 0 nets : 0
[07/19 01:25:56   1121s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[07/19 01:25:56   1121s]             delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]             steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[07/19 01:25:56   1121s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[07/19 01:25:56   1121s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[07/19 01:25:56   1121s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]         Approximately balancing fragments bottom up...
[07/19 01:25:56   1121s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[07/19 01:25:56   1121s]             delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]             steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[07/19 01:25:56   1121s]             delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]             steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[07/19 01:25:56   1121s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[07/19 01:25:56   1121s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[07/19 01:25:56   1121s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         Virtual Delay Histogram:
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         ---------
[07/19 01:25:56   1121s]         Histogram
[07/19 01:25:56   1121s]         ---------
[07/19 01:25:56   1121s]         {}
[07/19 01:25:56   1121s]         ---------
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         Virtual delay statistics:
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         --------------------------------------------------
[07/19 01:25:56   1121s]         Mean     Min    Max     Std. Dev    Count    Total
[07/19 01:25:56   1121s]         --------------------------------------------------
[07/19 01:25:56   1121s]         0.000    inf    -inf     0.000      0.000    0.000
[07/19 01:25:56   1121s]         --------------------------------------------------
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         Biggest Virtual delays:
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         ---------------------------------------
[07/19 01:25:56   1121s]         Virtual    Clock Tree    Pin    Pre-CTS
[07/19 01:25:56   1121s]         Delay                           net
[07/19 01:25:56   1121s]         ---------------------------------------
[07/19 01:25:56   1121s]           (empty table)
[07/19 01:25:56   1121s]         ---------------------------------------
[07/19 01:25:56   1121s]         
[07/19 01:25:56   1121s]         Approximately balancing fragments, wire and cell delays...
[07/19 01:25:56   1121s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[07/19 01:25:56   1121s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]             delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]             steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[07/19 01:25:56   1121s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]       Approximately balancing fragments done.
[07/19 01:25:56   1121s]       Clock DAG hash after 'Approximately balancing fragments step': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[07/19 01:25:56   1121s]         delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]       Clock DAG stats after 'Approximately balancing fragments step':
[07/19 01:25:56   1121s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       Clock DAG net violations after 'Approximately balancing fragments step':
[07/19 01:25:56   1121s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[07/19 01:25:56   1121s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]     Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:25:56   1121s]     Clock DAG hash after Approximately balancing fragments: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[07/19 01:25:56   1121s]       delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG stats after Approximately balancing fragments:
[07/19 01:25:56   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]     Clock DAG net violations after Approximately balancing fragments:
[07/19 01:25:56   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[07/19 01:25:56   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]     Primary reporting skew groups after Approximately balancing fragments:
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after Approximately balancing fragments:
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]     Improving fragments clock skew...
[07/19 01:25:56   1121s]       Clock DAG hash before 'Improving fragments clock skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]       Clock DAG hash after 'Improving fragments clock skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]       Clock DAG stats after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       Clock DAG net violations after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]       Primary reporting skew groups after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]       Skew group summary after 'Improving fragments clock skew':
[07/19 01:25:56   1121s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]     Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/19 01:25:56   1121s]   Approximately balancing step...
[07/19 01:25:56   1121s]     Clock DAG hash before 'Approximately balancing step': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[07/19 01:25:56   1121s]       delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Resolve constraints - Approximately balancing...
[07/19 01:25:56   1121s]     Resolving skew group constraints...
[07/19 01:25:56   1121s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:25:56   1121s]     Resolving skew group constraints done.
[07/19 01:25:56   1121s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]     Approximately balancing...
[07/19 01:25:56   1121s]       Approximately balancing, wire and cell delays...
[07/19 01:25:56   1121s]       Approximately balancing, wire and cell delays, iteration 1...
[07/19 01:25:56   1121s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]           delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[07/19 01:25:56   1121s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]       Approximately balancing, wire and cell delays, iteration 1 done.
[07/19 01:25:56   1121s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:56   1121s]     Approximately balancing done.
[07/19 01:25:56   1121s]     Clock DAG hash after 'Approximately balancing step': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[07/19 01:25:56   1121s]       delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG stats after 'Approximately balancing step':
[07/19 01:25:56   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]     Clock DAG net violations after 'Approximately balancing step':
[07/19 01:25:56   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[07/19 01:25:56   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]     Primary reporting skew groups after 'Approximately balancing step':
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after 'Approximately balancing step':
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:56   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:56   1121s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:56   1121s]   Approximately balancing paths...
[07/19 01:25:56   1121s]     Clock DAG hash before 'Approximately balancing paths': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[07/19 01:25:56   1121s]       delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Added 0 buffers.
[07/19 01:25:56   1121s]     Clock DAG hash after 'Approximately balancing paths': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:56   1121s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       delay calculator: calls=12652, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:56   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:56   1121s]     Clock DAG stats after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:56   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:56   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:56   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:56   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:56   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:56   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:56   1121s]     Clock DAG net violations after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:56   1121s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:56   1121s]     Primary reporting skew groups after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:56   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:56   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:56   1121s]     Skew group summary after 'Approximately balancing paths':
[07/19 01:25:56   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1121s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1121s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[07/19 01:25:57   1121s]   Stage::Polishing...
[07/19 01:25:57   1121s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:25:57   1121s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1121s]   Clock DAG hash before polishing: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1121s]   CTS services accumulated run-time stats before polishing:
[07/19 01:25:57   1121s]     delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1121s]     steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1121s]   Clock DAG stats before polishing:
[07/19 01:25:57   1121s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1121s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1121s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1121s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1121s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1121s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1121s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1121s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1121s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1121s]   Clock DAG net violations before polishing:
[07/19 01:25:57   1121s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1121s]   Clock DAG primary half-corner transition distribution before polishing:
[07/19 01:25:57   1121s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1121s]   Primary reporting skew groups before polishing:
[07/19 01:25:57   1121s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1121s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1121s]   Skew group summary before polishing:
[07/19 01:25:57   1121s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]   
[07/19 01:25:57   1121s]   
[07/19 01:25:57   1121s]   Merging balancing drivers for power...
[07/19 01:25:57   1121s]     Clock DAG hash before 'Merging balancing drivers for power': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1121s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1121s]     Tried: 3 Succeeded: 0
[07/19 01:25:57   1121s]     Clock DAG hash after 'Merging balancing drivers for power': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1121s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1121s]     Clock DAG stats after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1121s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1121s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1121s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1121s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1121s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1121s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1121s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1121s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1121s]     Clock DAG net violations after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1121s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1121s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1121s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1121s]     Skew group summary after 'Merging balancing drivers for power':
[07/19 01:25:57   1121s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:25:57   1121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1121s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1121s]   Improving clock skew...
[07/19 01:25:57   1121s]     Clock DAG hash before 'Improving clock skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1121s]     CTS services accumulated run-time stats before 'Improving clock skew':
[07/19 01:25:57   1121s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1121s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG hash after 'Improving clock skew': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats after 'Improving clock skew':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG stats after 'Improving clock skew':
[07/19 01:25:57   1122s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]     Clock DAG net violations after 'Improving clock skew':
[07/19 01:25:57   1122s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[07/19 01:25:57   1122s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]     Primary reporting skew groups after 'Improving clock skew':
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]     Skew group summary after 'Improving clock skew':
[07/19 01:25:57   1122s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1122s]   Moving gates to reduce wire capacitance...
[07/19 01:25:57   1122s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[07/19 01:25:57   1122s]     Iteration 1...
[07/19 01:25:57   1122s]       Artificially removing short and long paths...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Artificially removing short and long paths': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Legalizer releasing space for clock trees
[07/19 01:25:57   1122s]         Legalizing clock trees...
[07/19 01:25:57   1122s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Moving gates: 
[07/19 01:25:57   1122s]         Legalizer releasing space for clock trees
[07/19 01:25:57   1122s]         ...20% ..Legalizing clock trees...
[07/19 01:25:57   1122s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]         .40% ...60% ...80% ...100% 
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]     Iteration 1 done.
[07/19 01:25:57   1122s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[07/19 01:25:57   1122s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[07/19 01:25:57   1122s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.2 real=0:00:00.1)
[07/19 01:25:57   1122s]   Reducing clock tree power 3...
[07/19 01:25:57   1122s]     Clock DAG hash before 'Reducing clock tree power 3': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Artificially removing short and long paths...
[07/19 01:25:57   1122s]       Clock DAG hash before 'Artificially removing short and long paths': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:25:57   1122s]         delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]       For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]       For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[07/19 01:25:57   1122s]     Resizing gates: 
[07/19 01:25:57   1122s]     Legalizer releasing space for clock trees
[07/19 01:25:57   1122s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[07/19 01:25:57   1122s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]     100% 
[07/19 01:25:57   1122s]     Clock DAG hash after 'Reducing clock tree power 3': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG stats after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]     Clock DAG net violations after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]     Skew group summary after 'Reducing clock tree power 3':
[07/19 01:25:57   1122s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1122s]   Improving insertion delay...
[07/19 01:25:57   1122s]     Clock DAG hash before 'Improving insertion delay': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG hash after 'Improving insertion delay': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG stats after 'Improving insertion delay':
[07/19 01:25:57   1122s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]     Clock DAG net violations after 'Improving insertion delay':
[07/19 01:25:57   1122s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[07/19 01:25:57   1122s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]     Primary reporting skew groups after 'Improving insertion delay':
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]     Skew group summary after 'Improving insertion delay':
[07/19 01:25:57   1122s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1122s]   Wire Opt OverFix...
[07/19 01:25:57   1122s]     Clock DAG hash before 'Wire Opt OverFix': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Wire Reduction extra effort...
[07/19 01:25:57   1122s]       Clock DAG hash before 'Wire Reduction extra effort': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[07/19 01:25:57   1122s]       Artificially removing short and long paths...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Artificially removing short and long paths': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]         For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Global shorten wires A0...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Global shorten wires A0': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Move For Wirelength - core...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Move For Wirelength - core': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:25:57   1122s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Global shorten wires A1...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Global shorten wires A1': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Move For Wirelength - core...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Move For Wirelength - core': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:25:57   1122s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Global shorten wires B...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Global shorten wires B': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Move For Wirelength - branch...
[07/19 01:25:57   1122s]         Clock DAG hash before 'Move For Wirelength - branch': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:25:57   1122s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[07/19 01:25:57   1122s]           delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]           steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]         Move for wirelength. considered=2, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[07/19 01:25:57   1122s]         Max accepted move=0.000um, total accepted move=0.000um
[07/19 01:25:57   1122s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:25:57   1122s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[07/19 01:25:57   1122s]       Clock DAG hash after 'Wire Reduction extra effort': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]         steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]       Clock DAG stats after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       Clock DAG net violations after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]       Skew group summary after 'Wire Reduction extra effort':
[07/19 01:25:57   1122s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[07/19 01:25:57   1122s]     Optimizing orientation...
[07/19 01:25:57   1122s]     FlipOpt...
[07/19 01:25:57   1122s]     Disconnecting clock tree from netlist...
[07/19 01:25:57   1122s]     Disconnecting clock tree from netlist done.
[07/19 01:25:57   1122s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[07/19 01:25:57   1122s]     Resynthesising clock tree into netlist...
[07/19 01:25:57   1122s]       Reset timing graph...
[07/19 01:25:57   1122s] Ignoring AAE DB Resetting ...
[07/19 01:25:57   1122s]       Reset timing graph done.
[07/19 01:25:57   1122s]     Resynthesising clock tree into netlist done.
[07/19 01:25:57   1122s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1122s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:25:57   1122s]     Clock DAG hash after 'Wire Opt OverFix': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:25:57   1122s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       delay calculator: calls=12654, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:25:57   1122s]       steiner router: calls=12628, total_wall_time=0.100s, mean_wall_time=0.008ms
[07/19 01:25:57   1122s]     Clock DAG stats after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:25:57   1122s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:25:57   1122s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:25:57   1122s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:25:57   1122s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:25:57   1122s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:25:57   1122s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:25:57   1122s]     Clock DAG net violations after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:25:57   1122s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:25:57   1122s]     Primary reporting skew groups after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:25:57   1122s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:25:57   1122s]     Skew group summary after 'Wire Opt OverFix':
[07/19 01:25:57   1122s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:25:57   1122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:25:57   1122s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[07/19 01:25:57   1122s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[07/19 01:25:57   1122s]   Stage::Polishing done. (took cpu=0:00:01.0 real=0:00:00.9)
[07/19 01:25:57   1122s]   Stage::Updating netlist...
[07/19 01:25:57   1122s]   Reset timing graph...
[07/19 01:25:57   1122s] Ignoring AAE DB Resetting ...
[07/19 01:25:57   1122s]   Reset timing graph done.
[07/19 01:25:57   1122s]   Setting non-default rules before calling refine place.
[07/19 01:25:57   1122s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:25:57   1122s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881157.973979
[07/19 01:25:57   1122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:25:57   1122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:57   1122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:57   1122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:57   1122s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.091, REAL:0.024, MEM:9792.8M, EPOCH TIME: 1752881157.998197
[07/19 01:25:57   1122s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:25:58   1122s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:25:58   1122s]   Leaving CCOpt scope - ClockRefiner...
[07/19 01:25:58   1122s]   Assigned high priority to 0 instances.
[07/19 01:25:58   1122s]   Soft fixed 0 clock instances.
[07/19 01:25:58   1122s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[07/19 01:25:58   1122s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[07/19 01:25:58   1122s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881158.018979
[07/19 01:25:58   1122s] OPERPROF:   Starting DPlace-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881158.019053
[07/19 01:25:58   1122s] Processing tracks to init pin-track alignment.
[07/19 01:25:58   1122s] z: 1, totalTracks: 1
[07/19 01:25:58   1122s] z: 3, totalTracks: 1
[07/19 01:25:58   1122s] z: 5, totalTracks: 1
[07/19 01:25:58   1122s] z: 7, totalTracks: 1
[07/19 01:25:58   1122s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:25:58   1122s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:9792.8M, EPOCH TIME: 1752881158.033799
[07/19 01:25:58   1122s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:58   1122s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:58   1122s] 
[07/19 01:25:58   1122s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:58   1122s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:58   1122s] OPERPROF:       Starting CMU at level 4, MEM:9792.8M, EPOCH TIME: 1752881158.043808
[07/19 01:25:58   1122s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881158.045658
[07/19 01:25:58   1122s] 
[07/19 01:25:58   1122s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:25:58   1122s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881158.048010
[07/19 01:25:58   1122s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:9792.8M, EPOCH TIME: 1752881158.048052
[07/19 01:25:58   1122s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881158.048219
[07/19 01:25:58   1122s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:25:58   1122s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881158.051805
[07/19 01:25:58   1122s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881158.051832
[07/19 01:25:58   1122s] TDRefine: refinePlace mode is spiral
[07/19 01:25:58   1122s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:25:58   1122s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.10
[07/19 01:25:58   1122s] OPERPROF: Starting Refine-Place at level 1, MEM:9792.8M, EPOCH TIME: 1752881158.054016
[07/19 01:25:58   1122s] *** Starting refinePlace (0:18:44 mem=9792.8M) ***
[07/19 01:25:58   1122s] Total net bbox length = 1.124e+06 (5.521e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:25:58   1122s] 
[07/19 01:25:58   1122s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:25:58   1122s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:25:58   1123s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:58   1123s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1123s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1123s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1123s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1123s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:9792.8M, EPOCH TIME: 1752881158.090718
[07/19 01:25:58   1123s] Starting refinePlace ...
[07/19 01:25:58   1123s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1123s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1123s] One DDP V2 for no tweak run.
[07/19 01:25:58   1123s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1123s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1123s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:25:58   1123s] DDP markSite nrRow 291 nrJob 291
[07/19 01:25:58   1123s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:25:58   1123s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=9792.8MB) @(0:18:44 - 0:18:44).
[07/19 01:25:58   1123s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:58   1123s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:25:58   1123s] 
[07/19 01:25:58   1123s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:25:58   1123s] 
[07/19 01:25:58   1123s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:25:58   1124s] 
[07/19 01:25:58   1124s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:25:58   1124s] 
[07/19 01:25:58   1124s]  Info: 0 filler has been deleted!
[07/19 01:25:58   1124s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:25:58   1124s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:25:58   1124s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:25:58   1124s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=9760.8MB) @(0:18:44 - 0:18:45).
[07/19 01:25:58   1124s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:58   1124s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:25:58   1124s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 9760.8MB
[07/19 01:25:58   1124s] Statistics of distance of Instance movement in refine placement:
[07/19 01:25:58   1124s]   maximum (X+Y) =         0.00 um
[07/19 01:25:58   1124s]   mean    (X+Y) =         0.00 um
[07/19 01:25:58   1124s] Summary Report:
[07/19 01:25:58   1124s] Instances move: 0 (out of 37963 movable)
[07/19 01:25:58   1124s] Instances flipped: 0
[07/19 01:25:58   1124s] Mean displacement: 0.00 um
[07/19 01:25:58   1124s] Max displacement: 0.00 um 
[07/19 01:25:58   1124s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:25:58   1124s] Total instances moved : 0
[07/19 01:25:58   1124s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.087, REAL:0.458, MEM:9760.8M, EPOCH TIME: 1752881158.548293
[07/19 01:25:58   1124s] Total net bbox length = 1.124e+06 (5.521e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:25:58   1124s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 9760.8MB
[07/19 01:25:58   1124s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=9760.8MB) @(0:18:44 - 0:18:45).
[07/19 01:25:58   1124s] *** Finished refinePlace (0:18:45 mem=9760.8M) ***
[07/19 01:25:58   1124s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.10
[07/19 01:25:58   1124s] OPERPROF: Finished Refine-Place at level 1, CPU:1.139, REAL:0.509, MEM:9760.8M, EPOCH TIME: 1752881158.562827
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:25:58   1124s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:25:58   1124s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9760.8M, EPOCH TIME: 1752881158.564593
[07/19 01:25:58   1124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:25:58   1124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:58   1124s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:58   1124s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:25:58   1124s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.102, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881158.597408
[07/19 01:25:58   1124s]   ClockRefiner summary
[07/19 01:25:58   1124s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:25:58   1124s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:25:58   1124s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:25:58   1124s]   Restoring pStatusCts on 0 clock instances.
[07/19 01:25:58   1124s]   Revert refine place priority changes on 0 instances.
[07/19 01:25:58   1124s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
[07/19 01:25:58   1124s]   Stage::Updating netlist done. (took cpu=0:00:01.4 real=0:00:00.7)
[07/19 01:25:58   1124s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.4 real=0:00:02.6)
[07/19 01:25:58   1124s]   CCOpt::Phase::eGRPC...
[07/19 01:25:58   1124s]   eGR Post Conditioning...
[07/19 01:25:58   1124s]     Clock implementation routing...
[07/19 01:25:58   1124s]       Leaving CCOpt scope - Routing Tools...
[07/19 01:25:58   1124s] Net route status summary:
[07/19 01:25:58   1124s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:58   1124s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:58   1124s]       Routing using eGR only...
[07/19 01:25:58   1124s]         Early Global Route - eGR only step...
[07/19 01:25:58   1124s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:25:58   1124s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:25:58   1124s] (ccopt eGR): Start to route 2 all nets
[07/19 01:25:58   1124s] (I)      Running eGR regular flow
[07/19 01:25:58   1124s] Running assign ptn pin
[07/19 01:25:58   1124s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:58   1124s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:58   1124s] Running config msv constraints
[07/19 01:25:58   1124s] Running pre-eGR process
[07/19 01:25:58   1124s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:25:58   1124s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:25:58   1124s] [PSP]    Started Early Global Route ( Curr Mem: 8.88 MB )
[07/19 01:25:58   1124s] (I)      Initializing eGR engine (clean)
[07/19 01:25:58   1124s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1124s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1124s] (I)      clean place blk overflow:
[07/19 01:25:58   1124s] (I)      H : enabled 1.00 0
[07/19 01:25:58   1124s] (I)      V : enabled 1.00 0
[07/19 01:25:58   1124s] (I)      Initializing eGR engine (clean)
[07/19 01:25:58   1124s] Set min layer with design mode ( 1 )
[07/19 01:25:58   1124s] Set max layer with design mode ( 7 )
[07/19 01:25:58   1124s] (I)      clean place blk overflow:
[07/19 01:25:58   1124s] (I)      H : enabled 1.00 0
[07/19 01:25:58   1124s] (I)      V : enabled 1.00 0
[07/19 01:25:58   1124s] [PSP]    Started Early Global Route kernel ( Curr Mem: 8.88 MB )
[07/19 01:25:58   1124s] (I)      Running eGR Cong Clean flow
[07/19 01:25:58   1124s] (I)      # wire layers (front) : 8
[07/19 01:25:58   1124s] (I)      # wire layers (back)  : 0
[07/19 01:25:58   1124s] (I)      min wire layer : 1
[07/19 01:25:58   1124s] (I)      max wire layer : 7
[07/19 01:25:58   1124s] (I)      # cut layers (front) : 7
[07/19 01:25:58   1124s] (I)      # cut layers (back)  : 0
[07/19 01:25:58   1124s] (I)      min cut layer : 1
[07/19 01:25:58   1124s] (I)      max cut layer : 6
[07/19 01:25:58   1124s] (I)      ================================= Layers =================================
[07/19 01:25:58   1124s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:58   1124s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:25:58   1124s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:58   1124s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:25:58   1124s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:58   1124s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:58   1124s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:25:58   1124s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:25:58   1124s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:25:58   1124s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:25:58   1124s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:25:58   1124s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:58   1124s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:25:58   1124s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:25:58   1124s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:25:58   1124s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:25:58   1124s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:25:58   1124s] (I)      Started Import and model ( Curr Mem: 8.88 MB )
[07/19 01:25:58   1124s] (I)      == Non-default Options ==
[07/19 01:25:58   1124s] (I)      Clean congestion better                            : true
[07/19 01:25:58   1124s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:25:58   1124s] (I)      Rerouting rounds                                   : 10
[07/19 01:25:58   1124s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:25:58   1124s] (I)      Layer constraints as soft constraints              : true
[07/19 01:25:58   1124s] (I)      Soft top layer                                     : true
[07/19 01:25:58   1124s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:25:58   1124s] (I)      Better NDR handling                                : true
[07/19 01:25:58   1124s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:25:58   1124s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:25:58   1124s] (I)      Block tracks for preroutes                         : true
[07/19 01:25:58   1124s] (I)      Assign IRoute by net group key                     : true
[07/19 01:25:58   1124s] (I)      Block unroutable channels                          : true
[07/19 01:25:58   1124s] (I)      Block unroutable channels 3D                       : true
[07/19 01:25:58   1124s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:25:58   1124s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:25:58   1124s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:25:58   1124s] (I)      Skip must join for term with via pillar            : true
[07/19 01:25:58   1124s] (I)      Model find APA for IO pin                          : true
[07/19 01:25:58   1124s] (I)      On pin location for off pin term                   : true
[07/19 01:25:58   1124s] (I)      Handle EOL spacing                                 : true
[07/19 01:25:58   1124s] (I)      Merge PG vias by gap                               : true
[07/19 01:25:58   1124s] (I)      Maximum routing layer                              : 7
[07/19 01:25:58   1124s] (I)      Minimum routing layer                              : 1
[07/19 01:25:58   1124s] (I)      Top routing layer                                  : 7
[07/19 01:25:58   1124s] (I)      Bottom routing layer                               : 1
[07/19 01:25:58   1124s] (I)      Ignore routing layer                               : true
[07/19 01:25:58   1124s] (I)      Route selected nets only                           : true
[07/19 01:25:58   1124s] (I)      Refine MST                                         : true
[07/19 01:25:58   1124s] (I)      Honor PRL                                          : true
[07/19 01:25:58   1124s] (I)      Strong congestion aware                            : true
[07/19 01:25:58   1124s] (I)      Improved initial location for IRoutes              : true
[07/19 01:25:58   1124s] (I)      Multi panel TA                                     : true
[07/19 01:25:58   1124s] (I)      Penalize wire overlap                              : true
[07/19 01:25:58   1124s] (I)      Expand small instance blockage                     : true
[07/19 01:25:58   1124s] (I)      Reduce via in TA                                   : true
[07/19 01:25:58   1124s] (I)      SS-aware routing                                   : true
[07/19 01:25:58   1124s] (I)      Improve tree edge sharing                          : true
[07/19 01:25:58   1124s] (I)      Improve 2D via estimation                          : true
[07/19 01:25:58   1124s] (I)      Refine Steiner tree                                : true
[07/19 01:25:58   1124s] (I)      Build spine tree                                   : true
[07/19 01:25:58   1124s] (I)      Model pass through capacity                        : true
[07/19 01:25:58   1124s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:25:58   1124s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:25:58   1124s] (I)      Consider pin shapes                                : true
[07/19 01:25:58   1124s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:25:58   1124s] (I)      Consider NR APA                                    : true
[07/19 01:25:58   1124s] (I)      Consider IO pin shape                              : true
[07/19 01:25:58   1124s] (I)      Fix pin connection bug                             : true
[07/19 01:25:58   1124s] (I)      Consider layer RC for local wires                  : true
[07/19 01:25:58   1124s] (I)      Honor layer constraint                             : true
[07/19 01:25:58   1124s] (I)      Route to clock mesh pin                            : true
[07/19 01:25:58   1124s] (I)      LA-aware pin escape length                         : 2
[07/19 01:25:58   1124s] (I)      Connect multiple ports                             : true
[07/19 01:25:58   1124s] (I)      Split for must join                                : true
[07/19 01:25:58   1124s] (I)      Number of threads                                  : 8
[07/19 01:25:58   1124s] (I)      Routing effort level                               : 10000
[07/19 01:25:58   1124s] (I)      Prefer layer length threshold                      : 8
[07/19 01:25:58   1124s] (I)      Overflow penalty cost                              : 10
[07/19 01:25:58   1124s] (I)      A-star cost                                        : 0.300000
[07/19 01:25:58   1124s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:25:58   1124s] (I)      Threshold for short IRoute                         : 6
[07/19 01:25:58   1124s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:25:58   1124s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:25:58   1124s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:25:58   1124s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:25:58   1124s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:25:58   1124s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:25:58   1124s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:25:58   1124s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:25:58   1124s] (I)      PG-aware similar topology routing                  : true
[07/19 01:25:58   1124s] (I)      Maze routing via cost fix                          : true
[07/19 01:25:58   1124s] (I)      Apply PRL on PG terms                              : true
[07/19 01:25:58   1124s] (I)      Apply PRL on obs objects                           : true
[07/19 01:25:58   1124s] (I)      Handle range-type spacing rules                    : true
[07/19 01:25:58   1124s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:25:58   1124s] (I)      Parallel spacing query fix                         : true
[07/19 01:25:58   1124s] (I)      Force source to root IR                            : true
[07/19 01:25:58   1124s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:25:58   1124s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:25:58   1124s] (I)      Route tie net to shape                             : auto
[07/19 01:25:58   1124s] (I)      Do not relax to DPT layer                          : true
[07/19 01:25:58   1124s] (I)      No DPT in post routing                             : true
[07/19 01:25:58   1124s] (I)      Modeling PG via merging fix                        : true
[07/19 01:25:58   1124s] (I)      Shield aware TA                                    : true
[07/19 01:25:58   1124s] (I)      Strong shield aware TA                             : true
[07/19 01:25:58   1124s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:25:58   1124s] (I)      Post routing fix                                   : true
[07/19 01:25:58   1124s] (I)      Strong post routing                                : true
[07/19 01:25:58   1124s] (I)      Violation on path threshold                        : 1
[07/19 01:25:58   1124s] (I)      Pass through capacity modeling                     : true
[07/19 01:25:58   1124s] (I)      Read layer and via RC                              : true
[07/19 01:25:58   1124s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:25:58   1124s] (I)      Select term pin box for io pin                     : true
[07/19 01:25:58   1124s] (I)      Penalize NDR sharing                               : true
[07/19 01:25:58   1124s] (I)      Enable special modeling                            : false
[07/19 01:25:58   1124s] (I)      Keep fixed segments                                : true
[07/19 01:25:58   1124s] (I)      Reorder net groups by key                          : true
[07/19 01:25:58   1124s] (I)      Increase net scenic ratio                          : true
[07/19 01:25:58   1124s] (I)      Method to set GCell size                           : row
[07/19 01:25:58   1124s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:25:58   1124s] (I)      Avoid high resistance layers                       : true
[07/19 01:25:58   1124s] (I)      Segment length threshold                           : 1
[07/19 01:25:58   1124s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:25:58   1124s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:25:58   1124s] (I)      Use track pitch for NDR                            : true
[07/19 01:25:58   1124s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:25:58   1124s] (I)      Handle non-default track width                     : false
[07/19 01:25:58   1124s] (I)      Block unroutable channels fix                      : true
[07/19 01:25:58   1124s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:25:58   1124s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:25:58   1124s] (I)      ============== Pin Summary ==============
[07/19 01:25:58   1124s] (I)      +-------+--------+---------+------------+
[07/19 01:25:58   1124s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:25:58   1124s] (I)      +-------+--------+---------+------------+
[07/19 01:25:58   1124s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:25:58   1124s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:25:58   1124s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:25:58   1124s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:25:58   1124s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:25:58   1124s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:25:58   1124s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:25:58   1124s] (I)      +-------+--------+---------+------------+
[07/19 01:25:58   1124s] (I)      Custom ignore net properties:
[07/19 01:25:58   1124s] (I)      1 : NotLegal
[07/19 01:25:58   1124s] (I)      2 : NotSelected
[07/19 01:25:58   1124s] (I)      Default ignore net properties:
[07/19 01:25:58   1124s] (I)      1 : Special
[07/19 01:25:58   1124s] (I)      2 : Analog
[07/19 01:25:58   1124s] (I)      3 : Fixed
[07/19 01:25:58   1124s] (I)      4 : Skipped
[07/19 01:25:58   1124s] (I)      5 : MixedSignal
[07/19 01:25:58   1124s] (I)      Prerouted net properties:
[07/19 01:25:58   1124s] (I)      1 : NotLegal
[07/19 01:25:58   1124s] (I)      2 : Special
[07/19 01:25:58   1124s] (I)      3 : Analog
[07/19 01:25:58   1124s] (I)      4 : Fixed
[07/19 01:25:58   1124s] (I)      5 : Skipped
[07/19 01:25:58   1124s] (I)      6 : MixedSignal
[07/19 01:25:58   1124s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:25:58   1124s] (I)      Use row-based GCell size
[07/19 01:25:58   1124s] (I)      Use row-based GCell align
[07/19 01:25:58   1124s] (I)      layer 0 area = 90000
[07/19 01:25:58   1124s] (I)      layer 1 area = 144000
[07/19 01:25:58   1124s] (I)      layer 2 area = 144000
[07/19 01:25:58   1124s] (I)      layer 3 area = 144000
[07/19 01:25:58   1124s] (I)      layer 4 area = 144000
[07/19 01:25:58   1124s] (I)      layer 5 area = 0
[07/19 01:25:58   1124s] (I)      layer 6 area = 0
[07/19 01:25:58   1124s] (I)      GCell unit size   : 3780
[07/19 01:25:58   1124s] (I)      GCell multiplier  : 1
[07/19 01:25:58   1124s] (I)      GCell row height  : 3780
[07/19 01:25:58   1124s] (I)      Actual row height : 3780
[07/19 01:25:58   1124s] (I)      GCell align ref   : 425480 425420
[07/19 01:25:58   1124s] [NR-eGR] Track table information for default rule: 
[07/19 01:25:58   1124s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:25:58   1124s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:25:58   1124s] (I)      ================ Default via =================
[07/19 01:25:58   1124s] (I)      +---+-------------------+--------------------+
[07/19 01:25:58   1124s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:25:58   1124s] (I)      +---+-------------------+--------------------+
[07/19 01:25:58   1124s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:25:58   1124s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:25:58   1124s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:25:58   1124s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:25:58   1124s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:25:58   1124s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:25:58   1124s] (I)      +---+-------------------+--------------------+
[07/19 01:25:58   1124s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:25:59   1124s] [NR-eGR] Read 53381 PG shapes
[07/19 01:25:59   1124s] [NR-eGR] Read 0 clock shapes
[07/19 01:25:59   1124s] [NR-eGR] Read 0 other shapes
[07/19 01:25:59   1124s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:25:59   1124s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:25:59   1124s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:25:59   1124s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:25:59   1124s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:25:59   1124s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:25:59   1124s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:25:59   1124s] [NR-eGR] #Other Blockages    : 0
[07/19 01:25:59   1124s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:25:59   1124s] [NR-eGR] #prerouted nets         : 0
[07/19 01:25:59   1124s] [NR-eGR] #prerouted special nets : 0
[07/19 01:25:59   1124s] [NR-eGR] #prerouted wires        : 0
[07/19 01:25:59   1124s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:25:59   1124s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:25:59   1124s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:25:59   1124s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:25:59   1124s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:25:59   1124s] [NR-eGR] #via pillars        : 0
[07/19 01:25:59   1124s] [NR-eGR] #must join all port : 0
[07/19 01:25:59   1124s] [NR-eGR] #multiple ports     : 0
[07/19 01:25:59   1124s] [NR-eGR] #has must join      : 0
[07/19 01:25:59   1124s] (I)      handle routing halo
[07/19 01:25:59   1124s] (I)      Reading macro buffers
[07/19 01:25:59   1124s] (I)      Number of macro buffers: 0
[07/19 01:25:59   1124s] (I)      ============ RC Report:  =============
[07/19 01:25:59   1124s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:25:59   1124s] (I)      --------------------------------------
[07/19 01:25:59   1124s] (I)          Metal1         0.844        0.235 
[07/19 01:25:59   1124s] (I)          Metal2         0.515        0.266 
[07/19 01:25:59   1124s] (I)          Metal3         0.515        0.254 
[07/19 01:25:59   1124s] (I)          Metal4         0.515        0.266 
[07/19 01:25:59   1124s] (I)          Metal5         0.515        0.254 
[07/19 01:25:59   1124s] (I)       TopMetal1         0.013        0.320 
[07/19 01:25:59   1124s] (I)       TopMetal2         0.007        0.307 
[07/19 01:25:59   1124s] (I)      ============ RC Report:  =============
[07/19 01:25:59   1124s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:25:59   1124s] (I)      --------------------------------------
[07/19 01:25:59   1124s] (I)          Metal1         0.844        0.158 
[07/19 01:25:59   1124s] (I)          Metal2         0.515        0.180 
[07/19 01:25:59   1124s] (I)          Metal3         0.515        0.172 
[07/19 01:25:59   1124s] (I)          Metal4         0.515        0.180 
[07/19 01:25:59   1124s] (I)          Metal5         0.515        0.172 
[07/19 01:25:59   1124s] (I)       TopMetal1         0.013        0.304 
[07/19 01:25:59   1124s] (I)       TopMetal2         0.007        0.243 
[07/19 01:25:59   1124s] (I)      early_global_route_priority property id does not exist.
[07/19 01:25:59   1124s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:25:59   1124s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:25:59   1124s] (I)      Moved 1 terms for better access 
[07/19 01:25:59   1124s] (I)      Number of ignored nets                =  38095
[07/19 01:25:59   1124s] (I)      Number of connected nets              =      0
[07/19 01:25:59   1124s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:25:59   1124s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:25:59   1124s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:25:59   1124s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:25:59   1124s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:25:59   1124s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:25:59   1124s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:25:59   1124s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:25:59   1124s] (I)      Ndr track 0 does not exist
[07/19 01:25:59   1124s] (I)      Ndr track 0 does not exist
[07/19 01:25:59   1124s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:25:59   1124s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:25:59   1124s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:25:59   1124s] (I)      Site width          :   480  (dbu)
[07/19 01:25:59   1124s] (I)      Row height          :  3780  (dbu)
[07/19 01:25:59   1124s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:25:59   1124s] (I)      GCell width         :  3780  (dbu)
[07/19 01:25:59   1124s] (I)      GCell height        :  3780  (dbu)
[07/19 01:25:59   1124s] (I)      Grid                :   491   516     7
[07/19 01:25:59   1124s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:25:59   1124s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:25:59   1124s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:25:59   1124s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:25:59   1124s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:25:59   1124s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:25:59   1124s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:25:59   1124s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:25:59   1124s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:25:59   1124s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:25:59   1124s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:25:59   1124s] (I)      --------------------------------------------------------
[07/19 01:25:59   1124s] 
[07/19 01:25:59   1124s] [NR-eGR] ============ Routing rule table ============
[07/19 01:25:59   1124s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:25:59   1124s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:25:59   1124s] [NR-eGR] ========================================
[07/19 01:25:59   1124s] [NR-eGR] 
[07/19 01:25:59   1124s] (I)      ==== NDR : (Default) ====
[07/19 01:25:59   1124s] (I)      +--------------+--------+
[07/19 01:25:59   1124s] (I)      |           ID |      0 |
[07/19 01:25:59   1124s] (I)      |      Default |    yes |
[07/19 01:25:59   1124s] (I)      |  Clk Special |     no |
[07/19 01:25:59   1124s] (I)      | Hard spacing |     no |
[07/19 01:25:59   1124s] (I)      |    NDR track | (none) |
[07/19 01:25:59   1124s] (I)      |      NDR via | (none) |
[07/19 01:25:59   1124s] (I)      |  Extra space |      0 |
[07/19 01:25:59   1124s] (I)      |      Shields |      0 |
[07/19 01:25:59   1124s] (I)      |   Demand (H) |      1 |
[07/19 01:25:59   1124s] (I)      |   Demand (V) |      1 |
[07/19 01:25:59   1124s] (I)      |        #Nets |      1 |
[07/19 01:25:59   1124s] (I)      +--------------+--------+
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      ======== NDR :  =========
[07/19 01:25:59   1124s] (I)      +--------------+--------+
[07/19 01:25:59   1124s] (I)      |           ID |      1 |
[07/19 01:25:59   1124s] (I)      |      Default |     no |
[07/19 01:25:59   1124s] (I)      |  Clk Special |     no |
[07/19 01:25:59   1124s] (I)      | Hard spacing |     no |
[07/19 01:25:59   1124s] (I)      |    NDR track | (none) |
[07/19 01:25:59   1124s] (I)      |      NDR via | (none) |
[07/19 01:25:59   1124s] (I)      |  Extra space |      1 |
[07/19 01:25:59   1124s] (I)      |      Shields |      0 |
[07/19 01:25:59   1124s] (I)      |   Demand (H) |      2 |
[07/19 01:25:59   1124s] (I)      |   Demand (V) |      2 |
[07/19 01:25:59   1124s] (I)      |        #Nets |      1 |
[07/19 01:25:59   1124s] (I)      +--------------+--------+
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:25:59   1124s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:25:59   1124s] (I)      =============== Blocked Tracks ===============
[07/19 01:25:59   1124s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:59   1124s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:25:59   1124s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:59   1124s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:25:59   1124s] (I)      |     2 | 2280204 |   958360 |        42.03% |
[07/19 01:25:59   1124s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:25:59   1124s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:25:59   1124s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:25:59   1124s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:25:59   1124s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:25:59   1124s] (I)      +-------+---------+----------+---------------+
[07/19 01:25:59   1124s] (I)      Finished Import and model ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 8.92 MB )
[07/19 01:25:59   1124s] (I)      Delete wires for 2 nets (async)
[07/19 01:25:59   1124s] (I)      Reset routing kernel
[07/19 01:25:59   1124s] (I)      Started Global Routing ( Curr Mem: 8.92 MB )
[07/19 01:25:59   1124s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:25:59   1124s] (I)      ================== Net Group Info ===================
[07/19 01:25:59   1124s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:59   1124s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:25:59   1124s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:59   1124s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:25:59   1124s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:25:59   1124s] (I)      +----+----------------+--------------+--------------+
[07/19 01:25:59   1124s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:25:59   1124s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:25:59   1124s] (I)      init route region map
[07/19 01:25:59   1124s] (I)      #blocked GCells = 119629
[07/19 01:25:59   1124s] (I)      #regions = 864
[07/19 01:25:59   1124s] (I)      init safety region map
[07/19 01:25:59   1124s] (I)      #blocked GCells = 119629
[07/19 01:25:59   1124s] (I)      #regions = 864
[07/19 01:25:59   1124s] (I)      Adjusted 0 GCells for pin access
[07/19 01:25:59   1124s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1a Route ============
[07/19 01:25:59   1124s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1b Route ============
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.466260e+03um
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1c Route ============
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1d Route ============
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1e Route ============
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.466260e+03um
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1f Route ============
[07/19 01:25:59   1124s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1g Route ============
[07/19 01:25:59   1124s] (I)      Usage: 911 = (431 H, 480 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.814e+03um V)
[07/19 01:25:59   1124s] (I)      #Nets         : 1
[07/19 01:25:59   1124s] (I)      #Relaxed nets : 0
[07/19 01:25:59   1124s] (I)      Wire length   : 911
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1h Route ============
[07/19 01:25:59   1124s] (I)      Usage: 909 = (429 H, 480 V) = (0.04% H, 0.06% V) = (1.622e+03um H, 1.814e+03um V)
[07/19 01:25:59   1124s] (I)      
[07/19 01:25:59   1124s] (I)      ============  Phase 1l Route ============
[07/19 01:25:59   1125s] (I)      total 2D Cap : 4989050 = (2495084 H, 2493966 V)
[07/19 01:25:59   1125s] (I)      total 2D Demand : 1901 = (926 H, 975 V)
[07/19 01:25:59   1125s] (I)      init route region map
[07/19 01:25:59   1125s] (I)      #blocked GCells = 72177
[07/19 01:25:59   1125s] (I)      #regions = 145
[07/19 01:25:59   1125s] (I)      init safety region map
[07/19 01:25:59   1125s] (I)      #blocked GCells = 72177
[07/19 01:25:59   1125s] (I)      #regions = 145
[07/19 01:25:59   1125s] (I)      Adjusted 17 GCells for pin access
[07/19 01:25:59   1125s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1a Route ============
[07/19 01:25:59   1125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 136
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1b Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.073706e+04um
[07/19 01:25:59   1125s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:25:59   1125s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1c Route ============
[07/19 01:25:59   1125s] (I)      Level2 Grid: 99 x 104
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1d Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1e Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.073706e+04um
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1f Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1g Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10753 = (4187 H, 6566 V) = (0.17% H, 0.26% V) = (1.583e+04um H, 2.482e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1h Route ============
[07/19 01:25:59   1125s] (I)      Usage: 10763 = (4200 H, 6563 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.481e+04um V)
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] (I)      ============  Phase 1l Route ============
[07/19 01:25:59   1125s] (I)      
[07/19 01:25:59   1125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:25:59   1125s] [NR-eGR]                        OverCon            
[07/19 01:25:59   1125s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:25:59   1125s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:25:59   1125s] [NR-eGR] ----------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]  Metal1 ( 1)        13( 0.01%)   ( 0.01%) 
[07/19 01:25:59   1125s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR] ----------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]        Total        13( 0.00%)   ( 0.00%) 
[07/19 01:25:59   1125s] [NR-eGR] 
[07/19 01:25:59   1125s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.25 sec, Curr Mem: 8.92 MB )
[07/19 01:25:59   1125s] (I)      Updating congestion map
[07/19 01:25:59   1125s] (I)      total 2D Cap : 5044095 = (2522969 H, 2521126 V)
[07/19 01:25:59   1125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:25:59   1125s] (I)      Running track assignment and export wires
[07/19 01:25:59   1125s] (I)      ============= Track Assignment ============
[07/19 01:25:59   1125s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.91 MB )
[07/19 01:25:59   1125s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:25:59   1125s] (I)      Run Multi-thread track assignment
[07/19 01:25:59   1125s] (I)      Finished Track Assignment (8T) ( CPU: 0.10 sec, Real: 0.05 sec, Curr Mem: 8.96 MB )
[07/19 01:25:59   1125s] (I)      Started Export ( Curr Mem: 8.96 MB )
[07/19 01:25:59   1125s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:25:59   1125s] [NR-eGR] Total eGR-routed clock nets wire length: 43090um, number of vias: 10715
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR] Report for selected net(s) only.
[07/19 01:25:59   1125s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]  Metal1     (1V)          6451   5842 
[07/19 01:25:59   1125s] [NR-eGR]  Metal2     (2H)         14854   4730 
[07/19 01:25:59   1125s] [NR-eGR]  Metal3     (3V)         19786    133 
[07/19 01:25:59   1125s] [NR-eGR]  Metal4     (4H)          1940     10 
[07/19 01:25:59   1125s] [NR-eGR]  Metal5     (5V)            59      0 
[07/19 01:25:59   1125s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:25:59   1125s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]             Total        43090  10715 
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR] Total half perimeter of net bounding box: 4357um
[07/19 01:25:59   1125s] [NR-eGR] Total length: 43090um, number of vias: 10715
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR] Total routed clock nets wire length: 43090um, number of vias: 10715
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:25:59   1125s] [NR-eGR] ---------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]  Metal1     (1V)        115541  122722 
[07/19 01:25:59   1125s] [NR-eGR]  Metal2     (2H)        533053   81176 
[07/19 01:25:59   1125s] [NR-eGR]  Metal3     (3V)        508515    5230 
[07/19 01:25:59   1125s] [NR-eGR]  Metal4     (4H)         96073    1831 
[07/19 01:25:59   1125s] [NR-eGR]  Metal5     (5V)         53401       4 
[07/19 01:25:59   1125s] [NR-eGR]  TopMetal1  (6H)             1       0 
[07/19 01:25:59   1125s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:25:59   1125s] [NR-eGR] ---------------------------------------
[07/19 01:25:59   1125s] [NR-eGR]             Total      1306584  210963 
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] [NR-eGR] Total half perimeter of net bounding box: 1123633um
[07/19 01:25:59   1125s] [NR-eGR] Total length: 1306584um, number of vias: 210963
[07/19 01:25:59   1125s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:25:59   1125s] (I)      == Layer wire length by net rule ==
[07/19 01:25:59   1125s] (I)                           Default 
[07/19 01:25:59   1125s] (I)      -----------------------------
[07/19 01:25:59   1125s] (I)       Metal1     (1V)    115541um 
[07/19 01:25:59   1125s] (I)       Metal2     (2H)    533053um 
[07/19 01:25:59   1125s] (I)       Metal3     (3V)    508515um 
[07/19 01:25:59   1125s] (I)       Metal4     (4H)     96073um 
[07/19 01:25:59   1125s] (I)       Metal5     (5V)     53401um 
[07/19 01:25:59   1125s] (I)       TopMetal1  (6H)         1um 
[07/19 01:25:59   1125s] (I)       TopMetal2  (7V)         0um 
[07/19 01:25:59   1125s] (I)      -----------------------------
[07/19 01:25:59   1125s] (I)                  Total  1306584um 
[07/19 01:25:59   1125s] (I)      == Layer via count by net rule ==
[07/19 01:25:59   1125s] (I)                         Default 
[07/19 01:25:59   1125s] (I)      ---------------------------
[07/19 01:25:59   1125s] (I)       Metal1     (1V)    122722 
[07/19 01:25:59   1125s] (I)       Metal2     (2H)     81176 
[07/19 01:25:59   1125s] (I)       Metal3     (3V)      5230 
[07/19 01:25:59   1125s] (I)       Metal4     (4H)      1831 
[07/19 01:25:59   1125s] (I)       Metal5     (5V)         4 
[07/19 01:25:59   1125s] (I)       TopMetal1  (6H)         0 
[07/19 01:25:59   1125s] (I)       TopMetal2  (7V)         0 
[07/19 01:25:59   1125s] (I)      ---------------------------
[07/19 01:25:59   1125s] (I)                  Total   210963 
[07/19 01:25:59   1125s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.18 sec, Curr Mem: 8.96 MB )
[07/19 01:25:59   1125s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:59   1125s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.11 sec, Curr Mem: 8.96 MB )
[07/19 01:25:59   1125s] [NR-eGR] Finished Early Global Route ( CPU: 1.27 sec, Real: 1.11 sec, Curr Mem: 8.88 MB )
[07/19 01:25:59   1125s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:25:59   1125s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:25:59   1125s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:25:59   1125s] (I)       Early Global Route                             100.00%  2411.10 sec  2412.21 sec  1.11 sec  1.27 sec 
[07/19 01:25:59   1125s] (I)       +-Early Global Route kernel                     99.35%  2411.10 sec  2412.21 sec  1.11 sec  1.27 sec 
[07/19 01:25:59   1125s] (I)       | +-Import and model                            51.64%  2411.10 sec  2411.68 sec  0.58 sec  0.58 sec 
[07/19 01:25:59   1125s] (I)       | | +-Create place DB                           11.17%  2411.10 sec  2411.23 sec  0.12 sec  0.12 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Import place data                       11.17%  2411.10 sec  2411.23 sec  0.12 sec  0.12 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read instances and placement           2.75%  2411.10 sec  2411.13 sec  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read nets                              8.24%  2411.13 sec  2411.22 sec  0.09 sec  0.09 sec 
[07/19 01:25:59   1125s] (I)       | | +-Create route DB                           39.00%  2411.23 sec  2411.66 sec  0.43 sec  0.44 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Import route data (8T)                  38.92%  2411.23 sec  2411.66 sec  0.43 sec  0.44 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read blockages ( Layer 1-7 )          13.14%  2411.29 sec  2411.43 sec  0.15 sec  0.15 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read routing blockages               0.00%  2411.29 sec  2411.29 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read bump blockages                  0.00%  2411.29 sec  2411.29 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read instance blockages             12.16%  2411.29 sec  2411.42 sec  0.14 sec  0.14 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read PG blockages                    0.62%  2411.42 sec  2411.43 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  2411.42 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read clock blockages                 0.00%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read other blockages                 0.00%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read halo blockages                  0.06%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read blackboxes                        0.00%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read prerouted                         0.02%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Read nets                              0.08%  2411.43 sec  2411.43 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Set up via pillars                     0.04%  2411.44 sec  2411.44 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Set up RC info                         0.06%  2411.44 sec  2411.44 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Initialize 3D grid graph               0.88%  2411.44 sec  2411.45 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Model blockage capacity               17.74%  2411.45 sec  2411.65 sec  0.20 sec  0.20 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Initialize 3D capacity              16.94%  2411.45 sec  2411.64 sec  0.19 sec  0.19 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Move terms for access (8T)             0.31%  2411.66 sec  2411.66 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Read aux data                              0.00%  2411.66 sec  2411.66 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Others data preparation                    0.00%  2411.66 sec  2411.66 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Create route kernel                        0.87%  2411.66 sec  2411.67 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | +-Global Routing                              22.60%  2411.68 sec  2411.93 sec  0.25 sec  0.29 sec 
[07/19 01:25:59   1125s] (I)       | | +-Initialization                             0.39%  2411.68 sec  2411.68 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Net group 1                                5.82%  2411.68 sec  2411.75 sec  0.06 sec  0.07 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Generate topology (8T)                   0.06%  2411.68 sec  2411.68 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1a                                 0.40%  2411.72 sec  2411.73 sec  0.00 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Pattern routing (8T)                   0.14%  2411.72 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.23%  2411.73 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1b                                 0.46%  2411.73 sec  2411.73 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Monotonic routing (8T)                 0.38%  2411.73 sec  2411.73 sec  0.00 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1c                                 0.00%  2411.73 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1d                                 0.00%  2411.73 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1e                                 0.08%  2411.73 sec  2411.74 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Route legalization                     0.01%  2411.73 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  2411.73 sec  2411.73 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1f                                 0.00%  2411.74 sec  2411.74 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1g                                 0.55%  2411.74 sec  2411.74 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Post Routing                           0.54%  2411.74 sec  2411.74 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1h                                 0.32%  2411.74 sec  2411.75 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Post Routing                           0.31%  2411.74 sec  2411.75 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1l                                 0.19%  2411.75 sec  2411.75 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Layer assignment (8T)                  0.09%  2411.75 sec  2411.75 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Net group 2                               15.21%  2411.75 sec  2411.92 sec  0.17 sec  0.20 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Generate topology (8T)                   1.07%  2411.75 sec  2411.76 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1a                                 1.11%  2411.82 sec  2411.83 sec  0.01 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Pattern routing (8T)                   0.22%  2411.82 sec  2411.82 sec  0.00 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.23%  2411.82 sec  2411.82 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Add via demand to 2D                   0.45%  2411.82 sec  2411.83 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1b                                 0.55%  2411.83 sec  2411.83 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Monotonic routing (8T)                 0.29%  2411.83 sec  2411.83 sec  0.00 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1c                                 0.66%  2411.83 sec  2411.84 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Two level Routing                      0.65%  2411.83 sec  2411.84 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Two Level Routing (Regular)          0.45%  2411.84 sec  2411.84 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Two Level Routing (Strong)           0.08%  2411.84 sec  2411.84 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1d                                 0.80%  2411.84 sec  2411.85 sec  0.01 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Detoured routing (8T)                  0.79%  2411.84 sec  2411.85 sec  0.01 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1e                                 0.10%  2411.85 sec  2411.85 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Route legalization                     0.02%  2411.85 sec  2411.85 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  2411.85 sec  2411.85 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1f                                 0.41%  2411.85 sec  2411.86 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Congestion clean                       0.40%  2411.85 sec  2411.86 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1g                                 1.42%  2411.86 sec  2411.87 sec  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Post Routing                           1.42%  2411.86 sec  2411.87 sec  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1h                                 1.19%  2411.87 sec  2411.89 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Post Routing                           1.18%  2411.87 sec  2411.89 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Phase 1l                                 2.72%  2411.89 sec  2411.92 sec  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)       | | | | +-Layer assignment (8T)                  0.69%  2411.90 sec  2411.90 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | +-Export cong map                              3.79%  2411.93 sec  2411.97 sec  0.04 sec  0.04 sec 
[07/19 01:25:59   1125s] (I)       | | +-Export 2D cong map                         1.17%  2411.96 sec  2411.97 sec  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)       | +-Extract Global 3D Wires                      0.03%  2411.97 sec  2411.97 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | +-Track Assignment (8T)                        4.62%  2411.97 sec  2412.03 sec  0.05 sec  0.10 sec 
[07/19 01:25:59   1125s] (I)       | | +-Initialization                             0.00%  2411.97 sec  2411.97 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Track Assignment Kernel                    4.44%  2411.97 sec  2412.02 sec  0.05 sec  0.10 sec 
[07/19 01:25:59   1125s] (I)       | | +-Free Memory                                0.00%  2412.02 sec  2412.02 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | +-Export                                      16.06%  2412.03 sec  2412.20 sec  0.18 sec  0.24 sec 
[07/19 01:25:59   1125s] (I)       | | +-Export DB wires                            2.39%  2412.03 sec  2412.05 sec  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Export all nets (8T)                     2.19%  2412.03 sec  2412.05 sec  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)       | | | +-Set wire vias (8T)                       0.18%  2412.05 sec  2412.05 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | | +-Report wirelength                         11.81%  2412.05 sec  2412.18 sec  0.13 sec  0.13 sec 
[07/19 01:25:59   1125s] (I)       | | +-Update net boxes                           1.82%  2412.18 sec  2412.20 sec  0.02 sec  0.09 sec 
[07/19 01:25:59   1125s] (I)       | | +-Update timing                              0.00%  2412.20 sec  2412.20 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)       | +-Postprocess design                           0.07%  2412.20 sec  2412.20 sec  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)      ======================= Summary by functions ========================
[07/19 01:25:59   1125s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:25:59   1125s] (I)      ---------------------------------------------------------------------
[07/19 01:25:59   1125s] (I)        0  Early Global Route                  100.00%  1.11 sec  1.27 sec 
[07/19 01:25:59   1125s] (I)        1  Early Global Route kernel            99.35%  1.11 sec  1.27 sec 
[07/19 01:25:59   1125s] (I)        2  Import and model                     51.64%  0.58 sec  0.58 sec 
[07/19 01:25:59   1125s] (I)        2  Global Routing                       22.60%  0.25 sec  0.29 sec 
[07/19 01:25:59   1125s] (I)        2  Export                               16.06%  0.18 sec  0.24 sec 
[07/19 01:25:59   1125s] (I)        2  Track Assignment (8T)                 4.62%  0.05 sec  0.10 sec 
[07/19 01:25:59   1125s] (I)        2  Export cong map                       3.79%  0.04 sec  0.04 sec 
[07/19 01:25:59   1125s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        3  Create route DB                      39.00%  0.43 sec  0.44 sec 
[07/19 01:25:59   1125s] (I)        3  Net group 2                          15.21%  0.17 sec  0.20 sec 
[07/19 01:25:59   1125s] (I)        3  Report wirelength                    11.81%  0.13 sec  0.13 sec 
[07/19 01:25:59   1125s] (I)        3  Create place DB                      11.17%  0.12 sec  0.12 sec 
[07/19 01:25:59   1125s] (I)        3  Net group 1                           5.82%  0.06 sec  0.07 sec 
[07/19 01:25:59   1125s] (I)        3  Track Assignment Kernel               4.44%  0.05 sec  0.10 sec 
[07/19 01:25:59   1125s] (I)        3  Export DB wires                       2.39%  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)        3  Update net boxes                      1.82%  0.02 sec  0.09 sec 
[07/19 01:25:59   1125s] (I)        3  Export 2D cong map                    1.17%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        3  Create route kernel                   0.87%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        3  Initialization                        0.39%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        4  Import route data (8T)               38.92%  0.43 sec  0.44 sec 
[07/19 01:25:59   1125s] (I)        4  Import place data                    11.17%  0.12 sec  0.12 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1l                              2.91%  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)        4  Export all nets (8T)                  2.19%  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1g                              1.97%  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1a                              1.52%  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1h                              1.51%  0.02 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        4  Generate topology (8T)                1.13%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1b                              1.01%  0.01 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1d                              0.80%  0.01 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1c                              0.66%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1f                              0.41%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        4  Set wire vias (8T)                    0.18%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        4  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Model blockage capacity              17.74%  0.20 sec  0.20 sec 
[07/19 01:25:59   1125s] (I)        5  Read blockages ( Layer 1-7 )         13.14%  0.15 sec  0.15 sec 
[07/19 01:25:59   1125s] (I)        5  Read nets                             8.32%  0.09 sec  0.09 sec 
[07/19 01:25:59   1125s] (I)        5  Post Routing                          3.45%  0.04 sec  0.04 sec 
[07/19 01:25:59   1125s] (I)        5  Read instances and placement          2.75%  0.03 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)        5  Initialize 3D grid graph              0.88%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        5  Detoured routing (8T)                 0.79%  0.01 sec  0.03 sec 
[07/19 01:25:59   1125s] (I)        5  Layer assignment (8T)                 0.78%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        5  Monotonic routing (8T)                0.67%  0.01 sec  0.02 sec 
[07/19 01:25:59   1125s] (I)        5  Two level Routing                     0.65%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        5  Pattern Routing Avoiding Blockages    0.46%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        5  Add via demand to 2D                  0.45%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Pattern routing (8T)                  0.36%  0.00 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        5  Move terms for access (8T)            0.31%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Initialize 3D capacity               16.94%  0.19 sec  0.19 sec 
[07/19 01:25:59   1125s] (I)        6  Read instance blockages              12.16%  0.14 sec  0.14 sec 
[07/19 01:25:59   1125s] (I)        6  Read PG blockages                     0.62%  0.01 sec  0.01 sec 
[07/19 01:25:59   1125s] (I)        6  Two Level Routing (Regular)           0.45%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[07/19 01:25:59   1125s] Running post-eGR process
[07/19 01:25:59   1125s]         Early Global Route - eGR only step done. (took cpu=0:00:01.4 real=0:00:01.2)
[07/19 01:25:59   1125s]       Routing using eGR only done.
[07/19 01:25:59   1125s] Net route status summary:
[07/19 01:25:59   1125s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:59   1125s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:25:59   1125s] 
[07/19 01:25:59   1125s] CCOPT: Done with clock implementation routing.
[07/19 01:25:59   1125s] 
[07/19 01:25:59   1125s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.3)
[07/19 01:25:59   1125s]     Clock implementation routing done.
[07/19 01:25:59   1125s]     Leaving CCOpt scope - extractRC...
[07/19 01:25:59   1125s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:25:59   1125s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:25:59   1125s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:25:59   1125s] RC Extraction called in multi-corner(2) mode.
[07/19 01:25:59   1125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:25:59   1125s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:25:59   1125s] RCMode: PreRoute
[07/19 01:25:59   1125s]       RC Corner Indexes            0       1   
[07/19 01:25:59   1125s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:25:59   1125s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:59   1125s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:59   1125s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:25:59   1125s] Shrink Factor                : 1.00000
[07/19 01:25:59   1125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:25:59   1125s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:25:59   1125s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:25:59   1125s] eee: pegSigSF=1.070000
[07/19 01:25:59   1125s] Initializing multi-corner resistance tables ...
[07/19 01:26:00   1125s] eee: Grid unit RC data computation started
[07/19 01:26:00   1125s] eee: Grid unit RC data computation completed
[07/19 01:26:00   1125s] eee: l=1 avDens=0.043673 usedTrk=3155.197217 availTrk=72245.201060 sigTrk=3155.197217
[07/19 01:26:00   1125s] eee: l=2 avDens=0.144828 usedTrk=14324.879350 availTrk=98909.377990 sigTrk=14324.879350
[07/19 01:26:00   1125s] eee: l=3 avDens=0.127990 usedTrk=15541.514153 availTrk=121427.737144 sigTrk=15541.514153
[07/19 01:26:00   1125s] eee: l=4 avDens=0.034568 usedTrk=4432.855585 availTrk=128234.876858 sigTrk=4432.855585
[07/19 01:26:00   1125s] eee: l=5 avDens=0.035572 usedTrk=3502.902519 availTrk=98473.278109 sigTrk=3502.902519
[07/19 01:26:00   1125s] eee: l=6 avDens=0.182839 usedTrk=2065.067757 availTrk=11294.472984 sigTrk=2065.067757
[07/19 01:26:00   1125s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:26:00   1125s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:00   1125s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:26:00   1125s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311960 uaWl=1.000000 uaWlH=0.116700 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:26:00   1125s] eee: NetCapCache creation started. (Current Mem: 9792.840M) 
[07/19 01:26:00   1125s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 9792.840M) 
[07/19 01:26:00   1125s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:26:00   1125s] eee: Metal Layers Info:
[07/19 01:26:00   1125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:00   1125s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:26:00   1125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:00   1125s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:26:00   1125s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:00   1125s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:00   1125s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:00   1125s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:00   1125s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:26:00   1125s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:26:00   1125s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:00   1125s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:26:00   1125s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:26:00   1125s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:26:00   1125s] eee: +----------------------------------------------------+
[07/19 01:26:00   1125s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:26:00   1125s] eee: +----------------------------------------------------+
[07/19 01:26:00   1125s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:26:00   1125s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:26:00   1125s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:26:00   1125s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:26:00   1125s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:26:00   1125s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:26:00   1125s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:26:00   1126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 9792.840M)
[07/19 01:26:00   1126s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:26:00   1126s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:26:00   1126s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:26:00   1126s]     Leaving CCOpt scope - Initializing placement interface...
[07/19 01:26:00   1126s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881160.293210
[07/19 01:26:00   1126s] Processing tracks to init pin-track alignment.
[07/19 01:26:00   1126s] z: 1, totalTracks: 1
[07/19 01:26:00   1126s] z: 3, totalTracks: 1
[07/19 01:26:00   1126s] z: 5, totalTracks: 1
[07/19 01:26:00   1126s] z: 7, totalTracks: 1
[07/19 01:26:00   1126s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:00   1126s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881160.308350
[07/19 01:26:00   1126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] 
[07/19 01:26:00   1126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:00   1126s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:00   1126s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881160.318514
[07/19 01:26:00   1126s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881160.320410
[07/19 01:26:00   1126s] 
[07/19 01:26:00   1126s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:26:00   1126s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.019, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881160.322804
[07/19 01:26:00   1126s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881160.322845
[07/19 01:26:00   1126s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881160.323062
[07/19 01:26:00   1126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:26:00   1126s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881160.326701
[07/19 01:26:00   1126s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]     Legalizer reserving space for clock trees
[07/19 01:26:00   1126s]     Calling post conditioning for eGRPC...
[07/19 01:26:00   1126s]       eGRPC...
[07/19 01:26:00   1126s]         eGRPC active optimizations:
[07/19 01:26:00   1126s]          - Move Down
[07/19 01:26:00   1126s]          - Downsizing before DRV sizing
[07/19 01:26:00   1126s]          - DRV fixing with sizing
[07/19 01:26:00   1126s]          - Move to fanout
[07/19 01:26:00   1126s]          - Cloning
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Currently running CTS, using active skew data
[07/19 01:26:00   1126s]         Loading clock net RC data...
[07/19 01:26:00   1126s]         Preprocessing clock nets...
[07/19 01:26:00   1126s]         Nets initialized for optimization: Seen: 2 Attempted: 2 Successful: 0 Unsuccessful: 2 Invalid: 0
[07/19 01:26:00   1126s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         ProEngine running disconnected to DB
[07/19 01:26:00   1126s]         Disconnecting...
[07/19 01:26:00   1126s]         Disconnecting Clock Trees
[07/19 01:26:00   1126s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Reset bufferability constraints...
[07/19 01:26:00   1126s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[07/19 01:26:00   1126s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:26:00   1126s] End AAE Lib Interpolated Model. (MEM=4111.160156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:26:00   1126s]         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Clock DAG hash eGRPC initial state: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]         CTS services accumulated run-time stats eGRPC initial state:
[07/19 01:26:00   1126s]           delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]           steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]         Clock DAG stats eGRPC initial state:
[07/19 01:26:00   1126s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:00   1126s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:00   1126s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:26:00   1126s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:00   1126s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:00   1126s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]         Clock DAG net violations eGRPC initial state:
[07/19 01:26:00   1126s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:00   1126s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[07/19 01:26:00   1126s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:00   1126s]         Primary reporting skew groups eGRPC initial state:
[07/19 01:26:00   1126s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:00   1126s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:00   1126s]         Skew group summary eGRPC initial state:
[07/19 01:26:00   1126s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]         eGRPC Moving buffers...
[07/19 01:26:00   1126s]           Clock DAG hash before 'eGRPC Moving buffers': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Violation analysis...
[07/19 01:26:00   1126s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]           Clock DAG hash after 'eGRPC Moving buffers': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Clock DAG stats after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:00   1126s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:00   1126s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:26:00   1126s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:00   1126s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:00   1126s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]           Clock DAG net violations after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:00   1126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:00   1126s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:00   1126s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:00   1126s]           Skew group summary after 'eGRPC Moving buffers':
[07/19 01:26:00   1126s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:00   1126s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:00   1126s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[07/19 01:26:00   1126s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Modifying slew-target multiplier from 1 to 0.9
[07/19 01:26:00   1126s]           Artificially removing short and long paths...
[07/19 01:26:00   1126s]             Clock DAG hash before 'Artificially removing short and long paths': 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:26:00   1126s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[07/19 01:26:00   1126s]               delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]               steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]             For skew_group clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:26:00   1126s]             For skew_group prog_clk[0]/CONSTRAINTS target band (0.000, 0.000)
[07/19 01:26:00   1126s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:00   1126s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]           Downsizing prefiltering...
[07/19 01:26:00   1126s]           Downsizing prefiltering done.
[07/19 01:26:00   1126s]           Prefiltering Summary : numPassedPreFiltering = 2, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[07/19 01:26:00   1126s]           DoDownSizing Summary : numSized = 0
[07/19 01:26:00   1126s]           Reverting slew-target multiplier from 0.9 to 1
[07/19 01:26:00   1126s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:00   1126s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:00   1126s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:26:00   1126s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:00   1126s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:00   1126s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:00   1126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:00   1126s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:00   1126s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:00   1126s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[07/19 01:26:00   1126s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:00   1126s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:00   1126s]         eGRPC Fixing DRVs...
[07/19 01:26:00   1126s]           Clock DAG hash before 'eGRPC Fixing DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:26:00   1126s]           CCOpt-eGRPC: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:26:00   1126s]           
[07/19 01:26:00   1126s]           Statistics: Fix DRVs (cell sizing):
[07/19 01:26:00   1126s]           ===================================
[07/19 01:26:00   1126s]           
[07/19 01:26:00   1126s]           Cell changes by Net Type:
[07/19 01:26:00   1126s]           
[07/19 01:26:00   1126s]           -------------------------------------------------------------------------------------------------
[07/19 01:26:00   1126s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:26:00   1126s]           -------------------------------------------------------------------------------------------------
[07/19 01:26:00   1126s]           top                0            0           0            0                    0                0
[07/19 01:26:00   1126s]           trunk              0            0           0            0                    0                0
[07/19 01:26:00   1126s]           leaf               0            0           0            0                    0                0
[07/19 01:26:00   1126s]           -------------------------------------------------------------------------------------------------
[07/19 01:26:00   1126s]           Total              0            0           0            0                    0                0
[07/19 01:26:00   1126s]           -------------------------------------------------------------------------------------------------
[07/19 01:26:00   1126s]           
[07/19 01:26:00   1126s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:26:00   1126s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:26:00   1126s]           
[07/19 01:26:00   1126s]           Clock DAG hash after 'eGRPC Fixing DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]             steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:00   1126s]             sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:00   1126s]             misc counts      : r=2, pp=0, mci=0
[07/19 01:26:00   1126s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:00   1126s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:00   1126s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:00   1126s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:00   1126s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]                 min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:00   1126s]                 max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:00   1126s]           Skew group summary after 'eGRPC Fixing DRVs':
[07/19 01:26:00   1126s]             skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]             skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:00   1126s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:00   1126s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Slew Diagnostics: After DRV fixing
[07/19 01:26:00   1126s]         ==================================
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Global Causes:
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         -------------------------------------
[07/19 01:26:00   1126s]         Cause
[07/19 01:26:00   1126s]         -------------------------------------
[07/19 01:26:00   1126s]         DRV fixing with buffering is disabled
[07/19 01:26:00   1126s]         -------------------------------------
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Top 5 overslews:
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         ---------------------------------
[07/19 01:26:00   1126s]         Overslew    Causes    Driving Pin
[07/19 01:26:00   1126s]         ---------------------------------
[07/19 01:26:00   1126s]           (empty table)
[07/19 01:26:00   1126s]         ---------------------------------
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]         Cause    Occurences
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]           (empty table)
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Violation diagnostics counts from the 0 nodes that have violations:
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]         Cause    Occurences
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]           (empty table)
[07/19 01:26:00   1126s]         -------------------
[07/19 01:26:00   1126s]         
[07/19 01:26:00   1126s]         Reconnecting optimized routes...
[07/19 01:26:00   1126s]         Reset timing graph...
[07/19 01:26:00   1126s] Ignoring AAE DB Resetting ...
[07/19 01:26:00   1126s]         Reset timing graph done.
[07/19 01:26:00   1126s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Violation analysis...
[07/19 01:26:00   1126s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:00   1126s]         Clock instances to consider for cloning: 0
[07/19 01:26:00   1126s]         Reset timing graph...
[07/19 01:26:00   1126s] Ignoring AAE DB Resetting ...
[07/19 01:26:00   1126s]         Reset timing graph done.
[07/19 01:26:00   1126s]         Set dirty flag on 0 instances, 0 nets
[07/19 01:26:00   1126s]         Clock DAG hash before routing clock trees: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:00   1126s]         CTS services accumulated run-time stats before routing clock trees:
[07/19 01:26:00   1126s]           delay calculator: calls=12656, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:00   1126s]           steiner router: calls=12629, total_wall_time=0.102s, mean_wall_time=0.008ms
[07/19 01:26:00   1126s]         Clock DAG stats before routing clock trees:
[07/19 01:26:00   1126s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:00   1126s]           sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:00   1126s]           misc counts      : r=2, pp=0, mci=0
[07/19 01:26:00   1126s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:00   1126s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:00   1126s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:00   1126s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:00   1126s]         Clock DAG net violations before routing clock trees:
[07/19 01:26:00   1126s]           Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:00   1126s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[07/19 01:26:00   1126s]           Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:00   1126s]         Primary reporting skew groups before routing clock trees:
[07/19 01:26:00   1126s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]               min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:00   1126s]               max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:00   1126s]         Skew group summary before routing clock trees:
[07/19 01:26:00   1126s]           skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]           skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:00   1126s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:00   1126s]       eGRPC done.
[07/19 01:26:00   1126s]     Calling post conditioning for eGRPC done.
[07/19 01:26:00   1126s]   eGR Post Conditioning done.
[07/19 01:26:00   1126s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[07/19 01:26:00   1126s]   Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:26:00   1126s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881160.809253
[07/19 01:26:00   1126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.095, REAL:0.025, MEM:9792.8M, EPOCH TIME: 1752881160.834075
[07/19 01:26:00   1126s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:26:00   1126s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:26:00   1126s]   Leaving CCOpt scope - ClockRefiner...
[07/19 01:26:00   1126s]   Assigned high priority to 0 instances.
[07/19 01:26:00   1126s]   Soft fixed 0 clock instances.
[07/19 01:26:00   1126s]   Performing Single Pass Refine Place.
[07/19 01:26:00   1126s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[07/19 01:26:00   1126s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881160.854831
[07/19 01:26:00   1126s] OPERPROF:   Starting DPlace-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881160.854910
[07/19 01:26:00   1126s] Processing tracks to init pin-track alignment.
[07/19 01:26:00   1126s] z: 1, totalTracks: 1
[07/19 01:26:00   1126s] z: 3, totalTracks: 1
[07/19 01:26:00   1126s] z: 5, totalTracks: 1
[07/19 01:26:00   1126s] z: 7, totalTracks: 1
[07/19 01:26:00   1126s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:00   1126s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:9792.8M, EPOCH TIME: 1752881160.869832
[07/19 01:26:00   1126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:00   1126s] 
[07/19 01:26:00   1126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:00   1126s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:00   1126s] OPERPROF:       Starting CMU at level 4, MEM:9792.8M, EPOCH TIME: 1752881160.879802
[07/19 01:26:00   1126s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881160.881649
[07/19 01:26:00   1126s] 
[07/19 01:26:00   1126s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:26:00   1126s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.014, MEM:9792.8M, EPOCH TIME: 1752881160.884034
[07/19 01:26:00   1126s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:9792.8M, EPOCH TIME: 1752881160.884077
[07/19 01:26:00   1126s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881160.884239
[07/19 01:26:00   1126s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=9792.8MB).
[07/19 01:26:00   1126s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881160.887965
[07/19 01:26:00   1126s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.033, MEM:9792.8M, EPOCH TIME: 1752881160.887998
[07/19 01:26:00   1126s] TDRefine: refinePlace mode is spiral
[07/19 01:26:00   1126s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:26:00   1126s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.11
[07/19 01:26:00   1126s] OPERPROF: Starting Refine-Place at level 1, MEM:9792.8M, EPOCH TIME: 1752881160.890475
[07/19 01:26:00   1126s] *** Starting refinePlace (0:18:48 mem=9792.8M) ***
[07/19 01:26:00   1126s] Total net bbox length = 1.124e+06 (5.521e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:26:00   1126s] 
[07/19 01:26:00   1126s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:00   1126s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:00   1126s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:00   1126s] Set min layer with design mode ( 1 )
[07/19 01:26:00   1126s] Set max layer with design mode ( 7 )
[07/19 01:26:00   1126s] Set min layer with design mode ( 1 )
[07/19 01:26:00   1126s] Set max layer with design mode ( 7 )
[07/19 01:26:00   1126s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:9792.8M, EPOCH TIME: 1752881160.927420
[07/19 01:26:00   1126s] Starting refinePlace ...
[07/19 01:26:00   1126s] Set min layer with design mode ( 1 )
[07/19 01:26:00   1126s] Set max layer with design mode ( 7 )
[07/19 01:26:00   1126s] One DDP V2 for no tweak run.
[07/19 01:26:00   1126s] Set min layer with design mode ( 1 )
[07/19 01:26:00   1126s] Set max layer with design mode ( 7 )
[07/19 01:26:00   1126s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:26:00   1126s] DDP markSite nrRow 291 nrJob 291
[07/19 01:26:00   1126s]   Spread Effort: high, standalone mode, useDDP on.
[07/19 01:26:00   1126s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=9792.8MB) @(0:18:48 - 0:18:48).
[07/19 01:26:00   1126s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:01   1126s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:26:01   1126s] 
[07/19 01:26:01   1126s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:26:01   1126s] 
[07/19 01:26:01   1126s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:26:01   1127s] 
[07/19 01:26:01   1127s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:26:01   1127s] 
[07/19 01:26:01   1127s]  Info: 0 filler has been deleted!
[07/19 01:26:01   1127s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:26:01   1127s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:26:01   1127s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:26:01   1127s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=9760.8MB) @(0:18:48 - 0:18:49).
[07/19 01:26:01   1127s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:01   1127s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:01   1127s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 9760.8MB
[07/19 01:26:01   1127s] Statistics of distance of Instance movement in refine placement:
[07/19 01:26:01   1127s]   maximum (X+Y) =         0.00 um
[07/19 01:26:01   1127s]   mean    (X+Y) =         0.00 um
[07/19 01:26:01   1127s] Summary Report:
[07/19 01:26:01   1127s] Instances move: 0 (out of 37963 movable)
[07/19 01:26:01   1127s] Instances flipped: 0
[07/19 01:26:01   1127s] Mean displacement: 0.00 um
[07/19 01:26:01   1127s] Max displacement: 0.00 um 
[07/19 01:26:01   1127s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:26:01   1127s] Total instances moved : 0
[07/19 01:26:01   1127s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.101, REAL:0.470, MEM:9760.8M, EPOCH TIME: 1752881161.397476
[07/19 01:26:01   1127s] Total net bbox length = 1.124e+06 (5.521e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:26:01   1127s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 9760.8MB
[07/19 01:26:01   1127s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=9760.8MB) @(0:18:48 - 0:18:49).
[07/19 01:26:01   1127s] *** Finished refinePlace (0:18:49 mem=9760.8M) ***
[07/19 01:26:01   1127s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.11
[07/19 01:26:01   1127s] OPERPROF: Finished Refine-Place at level 1, CPU:1.154, REAL:0.523, MEM:9760.8M, EPOCH TIME: 1752881161.413433
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:26:01   1127s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:26:01   1127s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9760.8M, EPOCH TIME: 1752881161.415357
[07/19 01:26:01   1127s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:01   1127s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:01   1128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:01   1128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:01   1128s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.108, REAL:0.034, MEM:9792.8M, EPOCH TIME: 1752881161.449481
[07/19 01:26:01   1128s]   ClockRefiner summary
[07/19 01:26:01   1128s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:26:01   1128s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[07/19 01:26:01   1128s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5397).
[07/19 01:26:01   1128s]   Restoring pStatusCts on 0 clock instances.
[07/19 01:26:01   1128s]   Revert refine place priority changes on 0 instances.
[07/19 01:26:01   1128s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.3 real=0:00:00.6)
[07/19 01:26:01   1128s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:02.9)
[07/19 01:26:01   1128s]   CCOpt::Phase::Routing...
[07/19 01:26:01   1128s]   Clock implementation routing...
[07/19 01:26:01   1128s]     Leaving CCOpt scope - Routing Tools...
[07/19 01:26:01   1128s] Net route status summary:
[07/19 01:26:01   1128s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=2, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:01   1128s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:01   1128s]     Routing using eGR in eGR->NR Step...
[07/19 01:26:01   1128s]       Early Global Route - eGR->Nr High Frequency step...
[07/19 01:26:01   1128s] (ccopt eGR): There are 2 nets to be routed. 0 nets have skip routing designation.
[07/19 01:26:01   1128s] (ccopt eGR): There are 2 nets for routing of which 1 have one or more fixed wires.
[07/19 01:26:01   1128s] (ccopt eGR): Start to route 2 all nets
[07/19 01:26:01   1128s] (I)      Running eGR regular flow
[07/19 01:26:01   1128s] Running assign ptn pin
[07/19 01:26:01   1128s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:26:01   1128s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:26:01   1128s] Running config msv constraints
[07/19 01:26:01   1128s] Running pre-eGR process
[07/19 01:26:01   1128s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:26:01   1128s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:26:01   1128s] [PSP]    Started Early Global Route ( Curr Mem: 8.88 MB )
[07/19 01:26:01   1128s] (I)      Initializing eGR engine (clean)
[07/19 01:26:01   1128s] Set min layer with design mode ( 1 )
[07/19 01:26:01   1128s] Set max layer with design mode ( 7 )
[07/19 01:26:01   1128s] (I)      clean place blk overflow:
[07/19 01:26:01   1128s] (I)      H : enabled 1.00 0
[07/19 01:26:01   1128s] (I)      V : enabled 1.00 0
[07/19 01:26:01   1128s] (I)      Initializing eGR engine (clean)
[07/19 01:26:01   1128s] Set min layer with design mode ( 1 )
[07/19 01:26:01   1128s] Set max layer with design mode ( 7 )
[07/19 01:26:01   1128s] (I)      clean place blk overflow:
[07/19 01:26:01   1128s] (I)      H : enabled 1.00 0
[07/19 01:26:01   1128s] (I)      V : enabled 1.00 0
[07/19 01:26:01   1128s] [PSP]    Started Early Global Route kernel ( Curr Mem: 8.88 MB )
[07/19 01:26:01   1128s] (I)      Running eGR Cong Clean flow
[07/19 01:26:01   1128s] (I)      # wire layers (front) : 8
[07/19 01:26:01   1128s] (I)      # wire layers (back)  : 0
[07/19 01:26:01   1128s] (I)      min wire layer : 1
[07/19 01:26:01   1128s] (I)      max wire layer : 7
[07/19 01:26:01   1128s] (I)      # cut layers (front) : 7
[07/19 01:26:01   1128s] (I)      # cut layers (back)  : 0
[07/19 01:26:01   1128s] (I)      min cut layer : 1
[07/19 01:26:01   1128s] (I)      max cut layer : 6
[07/19 01:26:01   1128s] (I)      ================================= Layers =================================
[07/19 01:26:01   1128s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:01   1128s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:26:01   1128s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:01   1128s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:26:01   1128s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:01   1128s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:01   1128s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:01   1128s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:01   1128s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:26:01   1128s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:26:01   1128s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:26:01   1128s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:01   1128s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:26:01   1128s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:26:01   1128s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:26:01   1128s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:26:01   1128s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:01   1128s] (I)      Started Import and model ( Curr Mem: 8.88 MB )
[07/19 01:26:01   1128s] (I)      == Non-default Options ==
[07/19 01:26:01   1128s] (I)      Clean congestion better                            : true
[07/19 01:26:01   1128s] (I)      Estimate vias on DPT layer                         : true
[07/19 01:26:01   1128s] (I)      Rerouting rounds                                   : 10
[07/19 01:26:01   1128s] (I)      Clean congestion layer assignment rounds           : 3
[07/19 01:26:01   1128s] (I)      Layer constraints as soft constraints              : true
[07/19 01:26:01   1128s] (I)      Soft top layer                                     : true
[07/19 01:26:01   1128s] (I)      Skip prospective layer relax nets                  : true
[07/19 01:26:01   1128s] (I)      Better NDR handling                                : true
[07/19 01:26:01   1128s] (I)      Improved NDR modeling in LA                        : true
[07/19 01:26:01   1128s] (I)      Routing cost fix for NDR handling                  : true
[07/19 01:26:01   1128s] (I)      Block tracks for preroutes                         : true
[07/19 01:26:01   1128s] (I)      Assign IRoute by net group key                     : true
[07/19 01:26:01   1128s] (I)      Block unroutable channels                          : true
[07/19 01:26:01   1128s] (I)      Block unroutable channels 3D                       : true
[07/19 01:26:01   1128s] (I)      Bound layer relaxed segment wl                     : true
[07/19 01:26:01   1128s] (I)      Blocked pin reach length threshold                 : 2
[07/19 01:26:01   1128s] (I)      Check blockage within NDR space in TA              : true
[07/19 01:26:01   1128s] (I)      Skip must join for term with via pillar            : true
[07/19 01:26:01   1128s] (I)      Model find APA for IO pin                          : true
[07/19 01:26:01   1128s] (I)      On pin location for off pin term                   : true
[07/19 01:26:01   1128s] (I)      Handle EOL spacing                                 : true
[07/19 01:26:01   1128s] (I)      Merge PG vias by gap                               : true
[07/19 01:26:01   1128s] (I)      Maximum routing layer                              : 7
[07/19 01:26:01   1128s] (I)      Minimum routing layer                              : 1
[07/19 01:26:01   1128s] (I)      Top routing layer                                  : 7
[07/19 01:26:01   1128s] (I)      Bottom routing layer                               : 1
[07/19 01:26:01   1128s] (I)      Ignore routing layer                               : true
[07/19 01:26:01   1128s] (I)      Route selected nets only                           : true
[07/19 01:26:01   1128s] (I)      Refine MST                                         : true
[07/19 01:26:01   1128s] (I)      Honor PRL                                          : true
[07/19 01:26:01   1128s] (I)      Strong congestion aware                            : true
[07/19 01:26:01   1128s] (I)      Improved initial location for IRoutes              : true
[07/19 01:26:01   1128s] (I)      Multi panel TA                                     : true
[07/19 01:26:01   1128s] (I)      Penalize wire overlap                              : true
[07/19 01:26:01   1128s] (I)      Expand small instance blockage                     : true
[07/19 01:26:01   1128s] (I)      Reduce via in TA                                   : true
[07/19 01:26:01   1128s] (I)      SS-aware routing                                   : true
[07/19 01:26:01   1128s] (I)      Improve tree edge sharing                          : true
[07/19 01:26:01   1128s] (I)      Improve 2D via estimation                          : true
[07/19 01:26:01   1128s] (I)      Refine Steiner tree                                : true
[07/19 01:26:01   1128s] (I)      Build spine tree                                   : true
[07/19 01:26:01   1128s] (I)      Model pass through capacity                        : true
[07/19 01:26:01   1128s] (I)      Extend blockages by a half GCell                   : true
[07/19 01:26:01   1128s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[07/19 01:26:01   1128s] (I)      Consider pin shapes                                : true
[07/19 01:26:01   1128s] (I)      Consider pin shapes for all nodes                  : true
[07/19 01:26:01   1128s] (I)      Consider NR APA                                    : true
[07/19 01:26:01   1128s] (I)      Consider IO pin shape                              : true
[07/19 01:26:01   1128s] (I)      Fix pin connection bug                             : true
[07/19 01:26:01   1128s] (I)      Consider layer RC for local wires                  : true
[07/19 01:26:01   1128s] (I)      Honor layer constraint                             : true
[07/19 01:26:01   1128s] (I)      Route to clock mesh pin                            : true
[07/19 01:26:01   1128s] (I)      LA-aware pin escape length                         : 2
[07/19 01:26:01   1128s] (I)      Connect multiple ports                             : true
[07/19 01:26:01   1128s] (I)      Split for must join                                : true
[07/19 01:26:01   1128s] (I)      Number of threads                                  : 8
[07/19 01:26:01   1128s] (I)      Routing effort level                               : 10000
[07/19 01:26:01   1128s] (I)      Prefer layer length threshold                      : 8
[07/19 01:26:01   1128s] (I)      Overflow penalty cost                              : 10
[07/19 01:26:01   1128s] (I)      A-star cost                                        : 0.300000
[07/19 01:26:01   1128s] (I)      Misalignment cost                                  : 10.000000
[07/19 01:26:01   1128s] (I)      Threshold for short IRoute                         : 6
[07/19 01:26:01   1128s] (I)      Via cost during post routing                       : 1.000000
[07/19 01:26:01   1128s] (I)      Layer congestion ratios                            : { { 1.0 } }
[07/19 01:26:01   1128s] (I)      Source-to-sink ratio                               : 0.300000
[07/19 01:26:01   1128s] (I)      Scenic ratio bound                                 : 3.000000
[07/19 01:26:01   1128s] (I)      Segment layer relax scenic ratio                   : 1.250000
[07/19 01:26:01   1128s] (I)      Net layer relax scenic ratio                       : 1.250000
[07/19 01:26:01   1128s] (I)      Layer demotion scenic scale                        : 1.000000
[07/19 01:26:01   1128s] (I)      Source-sink aware LA ratio                         : 0.500000
[07/19 01:26:01   1128s] (I)      PG-aware similar topology routing                  : true
[07/19 01:26:01   1128s] (I)      Maze routing via cost fix                          : true
[07/19 01:26:01   1128s] (I)      Apply PRL on PG terms                              : true
[07/19 01:26:01   1128s] (I)      Apply PRL on obs objects                           : true
[07/19 01:26:01   1128s] (I)      Handle range-type spacing rules                    : true
[07/19 01:26:01   1128s] (I)      PG gap threshold multiplier                        : 10.000000
[07/19 01:26:01   1128s] (I)      Parallel spacing query fix                         : true
[07/19 01:26:01   1128s] (I)      Force source to root IR                            : true
[07/19 01:26:01   1128s] (I)      Layer Weights                                      : L2:4 L3:2.5
[07/19 01:26:01   1128s] (I)      Multi-pass Schedule                                : {{} {} {}}
[07/19 01:26:01   1128s] (I)      Route tie net to shape                             : auto
[07/19 01:26:01   1128s] (I)      Do not relax to DPT layer                          : true
[07/19 01:26:01   1128s] (I)      No DPT in post routing                             : true
[07/19 01:26:01   1128s] (I)      Modeling PG via merging fix                        : true
[07/19 01:26:01   1128s] (I)      Shield aware TA                                    : true
[07/19 01:26:01   1128s] (I)      Strong shield aware TA                             : true
[07/19 01:26:01   1128s] (I)      Overflow calculation fix in LA                     : true
[07/19 01:26:01   1128s] (I)      Post routing fix                                   : true
[07/19 01:26:01   1128s] (I)      Strong post routing                                : true
[07/19 01:26:01   1128s] (I)      Violation on path threshold                        : 1
[07/19 01:26:01   1128s] (I)      Pass through capacity modeling                     : true
[07/19 01:26:01   1128s] (I)      Read layer and via RC                              : true
[07/19 01:26:01   1128s] (I)      Select the non-relaxed segments in post routing stage : true
[07/19 01:26:01   1128s] (I)      Select term pin box for io pin                     : true
[07/19 01:26:01   1128s] (I)      Penalize NDR sharing                               : true
[07/19 01:26:01   1128s] (I)      Enable special modeling                            : false
[07/19 01:26:01   1128s] (I)      Keep fixed segments                                : true
[07/19 01:26:01   1128s] (I)      Reorder net groups by key                          : true
[07/19 01:26:01   1128s] (I)      Increase net scenic ratio                          : true
[07/19 01:26:01   1128s] (I)      Method to set GCell size                           : row
[07/19 01:26:01   1128s] (I)      Connect multiple ports and must join fix           : true
[07/19 01:26:01   1128s] (I)      Avoid high resistance layers                       : true
[07/19 01:26:01   1128s] (I)      Segment length threshold                           : 1
[07/19 01:26:01   1128s] (I)      Model find APA for IO pin fix                      : true
[07/19 01:26:01   1128s] (I)      Avoid connecting non-metal layers                  : true
[07/19 01:26:01   1128s] (I)      Use track pitch for NDR                            : true
[07/19 01:26:01   1128s] (I)      Decide max and min layer to relax with layer difference : true
[07/19 01:26:01   1128s] (I)      Handle non-default track width                     : false
[07/19 01:26:01   1128s] (I)      Block unroutable channels fix                      : true
[07/19 01:26:01   1128s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:26:01   1128s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:26:01   1128s] (I)      ============== Pin Summary ==============
[07/19 01:26:01   1128s] (I)      +-------+--------+---------+------------+
[07/19 01:26:01   1128s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:26:01   1128s] (I)      +-------+--------+---------+------------+
[07/19 01:26:01   1128s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:26:01   1128s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:26:01   1128s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:26:01   1128s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:26:01   1128s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:26:01   1128s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:26:01   1128s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:26:01   1128s] (I)      +-------+--------+---------+------------+
[07/19 01:26:01   1128s] (I)      Custom ignore net properties:
[07/19 01:26:01   1128s] (I)      1 : NotLegal
[07/19 01:26:01   1128s] (I)      2 : NotSelected
[07/19 01:26:01   1128s] (I)      Default ignore net properties:
[07/19 01:26:01   1128s] (I)      1 : Special
[07/19 01:26:01   1128s] (I)      2 : Analog
[07/19 01:26:01   1128s] (I)      3 : Fixed
[07/19 01:26:01   1128s] (I)      4 : Skipped
[07/19 01:26:01   1128s] (I)      5 : MixedSignal
[07/19 01:26:01   1128s] (I)      Prerouted net properties:
[07/19 01:26:01   1128s] (I)      1 : NotLegal
[07/19 01:26:01   1128s] (I)      2 : Special
[07/19 01:26:01   1128s] (I)      3 : Analog
[07/19 01:26:01   1128s] (I)      4 : Fixed
[07/19 01:26:01   1128s] (I)      5 : Skipped
[07/19 01:26:01   1128s] (I)      6 : MixedSignal
[07/19 01:26:01   1128s] [NR-eGR] Early global route reroute 2 out of 38097 routable nets
[07/19 01:26:01   1128s] (I)      Use row-based GCell size
[07/19 01:26:01   1128s] (I)      Use row-based GCell align
[07/19 01:26:01   1128s] (I)      layer 0 area = 90000
[07/19 01:26:01   1128s] (I)      layer 1 area = 144000
[07/19 01:26:01   1128s] (I)      layer 2 area = 144000
[07/19 01:26:01   1128s] (I)      layer 3 area = 144000
[07/19 01:26:01   1128s] (I)      layer 4 area = 144000
[07/19 01:26:01   1128s] (I)      layer 5 area = 0
[07/19 01:26:01   1128s] (I)      layer 6 area = 0
[07/19 01:26:01   1128s] (I)      GCell unit size   : 3780
[07/19 01:26:01   1128s] (I)      GCell multiplier  : 1
[07/19 01:26:01   1128s] (I)      GCell row height  : 3780
[07/19 01:26:01   1128s] (I)      Actual row height : 3780
[07/19 01:26:01   1128s] (I)      GCell align ref   : 425480 425420
[07/19 01:26:01   1128s] [NR-eGR] Track table information for default rule: 
[07/19 01:26:01   1128s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:26:01   1128s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:26:01   1128s] (I)      ================ Default via =================
[07/19 01:26:01   1128s] (I)      +---+-------------------+--------------------+
[07/19 01:26:01   1128s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:26:01   1128s] (I)      +---+-------------------+--------------------+
[07/19 01:26:01   1128s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:26:01   1128s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:26:01   1128s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:26:01   1128s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:26:01   1128s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:26:01   1128s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:26:01   1128s] (I)      +---+-------------------+--------------------+
[07/19 01:26:01   1128s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:26:01   1128s] [NR-eGR] Read 53381 PG shapes
[07/19 01:26:01   1128s] [NR-eGR] Read 0 clock shapes
[07/19 01:26:01   1128s] [NR-eGR] Read 0 other shapes
[07/19 01:26:01   1128s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:26:01   1128s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:26:01   1128s] [NR-eGR] #Instance Blockages : 1354547
[07/19 01:26:01   1128s] [NR-eGR] #PG Blockages       : 53381
[07/19 01:26:01   1128s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:26:01   1128s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:26:01   1128s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:26:01   1128s] [NR-eGR] #Other Blockages    : 0
[07/19 01:26:01   1128s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:26:01   1128s] [NR-eGR] #prerouted nets         : 0
[07/19 01:26:01   1128s] [NR-eGR] #prerouted special nets : 0
[07/19 01:26:01   1128s] [NR-eGR] #prerouted wires        : 0
[07/19 01:26:01   1128s] [NR-eGR] Read 38097 nets ( ignored 38095 )
[07/19 01:26:01   1128s] (I)        Front-side 38097 ( ignored 38095 )
[07/19 01:26:01   1128s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:26:01   1128s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:26:01   1128s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[07/19 01:26:01   1128s] [NR-eGR] #via pillars        : 0
[07/19 01:26:01   1128s] [NR-eGR] #must join all port : 0
[07/19 01:26:01   1128s] [NR-eGR] #multiple ports     : 0
[07/19 01:26:01   1128s] [NR-eGR] #has must join      : 0
[07/19 01:26:01   1128s] (I)      handle routing halo
[07/19 01:26:01   1128s] (I)      Reading macro buffers
[07/19 01:26:01   1128s] (I)      Number of macro buffers: 0
[07/19 01:26:01   1128s] (I)      ============ RC Report:  =============
[07/19 01:26:01   1128s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:26:01   1128s] (I)      --------------------------------------
[07/19 01:26:01   1128s] (I)          Metal1         0.844        0.235 
[07/19 01:26:01   1128s] (I)          Metal2         0.515        0.266 
[07/19 01:26:01   1128s] (I)          Metal3         0.515        0.254 
[07/19 01:26:01   1128s] (I)          Metal4         0.515        0.266 
[07/19 01:26:01   1128s] (I)          Metal5         0.515        0.254 
[07/19 01:26:01   1128s] (I)       TopMetal1         0.013        0.320 
[07/19 01:26:01   1128s] (I)       TopMetal2         0.007        0.307 
[07/19 01:26:01   1128s] (I)      ============ RC Report:  =============
[07/19 01:26:01   1128s] (I)           Layer  Res (ohm/um)  Cap (fF/um) 
[07/19 01:26:01   1128s] (I)      --------------------------------------
[07/19 01:26:01   1128s] (I)          Metal1         0.844        0.158 
[07/19 01:26:01   1128s] (I)          Metal2         0.515        0.180 
[07/19 01:26:01   1128s] (I)          Metal3         0.515        0.172 
[07/19 01:26:01   1128s] (I)          Metal4         0.515        0.180 
[07/19 01:26:01   1128s] (I)          Metal5         0.515        0.172 
[07/19 01:26:01   1128s] (I)       TopMetal1         0.013        0.304 
[07/19 01:26:01   1128s] (I)       TopMetal2         0.007        0.243 
[07/19 01:26:01   1128s] (I)      early_global_route_priority property id does not exist.
[07/19 01:26:01   1128s] (I)      Read Num Blocks=1415565  Num Prerouted Wires=0  Num CS=0
[07/19 01:26:02   1128s] (I)      Layer 0 (V) : #blockages 1294815 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 1 (H) : #blockages 48915 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 2 (V) : #blockages 14573 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 3 (H) : #blockages 26589 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 4 (V) : #blockages 19655 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:26:02   1128s] (I)      Moved 1 terms for better access 
[07/19 01:26:02   1128s] (I)      Number of ignored nets                =  38095
[07/19 01:26:02   1128s] (I)      Number of connected nets              =      0
[07/19 01:26:02   1128s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/19 01:26:02   1128s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:26:02   1128s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:26:02   1128s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:26:02   1128s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:26:02   1128s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:26:02   1128s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:26:02   1128s] [NR-eGR] There are 2 clock nets ( 1 with NDR ).
[07/19 01:26:02   1128s] (I)      Ndr track 0 does not exist
[07/19 01:26:02   1128s] (I)      Ndr track 0 does not exist
[07/19 01:26:02   1128s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:26:02   1128s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:26:02   1128s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:26:02   1128s] (I)      Site width          :   480  (dbu)
[07/19 01:26:02   1128s] (I)      Row height          :  3780  (dbu)
[07/19 01:26:02   1128s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:26:02   1128s] (I)      GCell width         :  3780  (dbu)
[07/19 01:26:02   1128s] (I)      GCell height        :  3780  (dbu)
[07/19 01:26:02   1128s] (I)      Grid                :   491   516     7
[07/19 01:26:02   1128s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:26:02   1128s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:26:02   1128s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:26:02   1128s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:26:02   1128s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:26:02   1128s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:26:02   1128s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:26:02   1128s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:26:02   1128s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:26:02   1128s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:26:02   1128s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:26:02   1128s] (I)      --------------------------------------------------------
[07/19 01:26:02   1128s] 
[07/19 01:26:02   1128s] [NR-eGR] ============ Routing rule table ============
[07/19 01:26:02   1128s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[07/19 01:26:02   1128s] [NR-eGR] Rule id: 1  Rule name:   Nets: 1
[07/19 01:26:02   1128s] [NR-eGR] ========================================
[07/19 01:26:02   1128s] [NR-eGR] 
[07/19 01:26:02   1128s] (I)      ==== NDR : (Default) ====
[07/19 01:26:02   1128s] (I)      +--------------+--------+
[07/19 01:26:02   1128s] (I)      |           ID |      0 |
[07/19 01:26:02   1128s] (I)      |      Default |    yes |
[07/19 01:26:02   1128s] (I)      |  Clk Special |     no |
[07/19 01:26:02   1128s] (I)      | Hard spacing |     no |
[07/19 01:26:02   1128s] (I)      |    NDR track | (none) |
[07/19 01:26:02   1128s] (I)      |      NDR via | (none) |
[07/19 01:26:02   1128s] (I)      |  Extra space |      0 |
[07/19 01:26:02   1128s] (I)      |      Shields |      0 |
[07/19 01:26:02   1128s] (I)      |   Demand (H) |      1 |
[07/19 01:26:02   1128s] (I)      |   Demand (V) |      1 |
[07/19 01:26:02   1128s] (I)      |        #Nets |      1 |
[07/19 01:26:02   1128s] (I)      +--------------+--------+
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      ======== NDR :  =========
[07/19 01:26:02   1128s] (I)      +--------------+--------+
[07/19 01:26:02   1128s] (I)      |           ID |      1 |
[07/19 01:26:02   1128s] (I)      |      Default |     no |
[07/19 01:26:02   1128s] (I)      |  Clk Special |     no |
[07/19 01:26:02   1128s] (I)      | Hard spacing |     no |
[07/19 01:26:02   1128s] (I)      |    NDR track | (none) |
[07/19 01:26:02   1128s] (I)      |      NDR via | (none) |
[07/19 01:26:02   1128s] (I)      |  Extra space |      1 |
[07/19 01:26:02   1128s] (I)      |      Shields |      0 |
[07/19 01:26:02   1128s] (I)      |   Demand (H) |      2 |
[07/19 01:26:02   1128s] (I)      |   Demand (V) |      2 |
[07/19 01:26:02   1128s] (I)      |        #Nets |      1 |
[07/19 01:26:02   1128s] (I)      +--------------+--------+
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      |    Metal1    160      180    960      480      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal2    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal3    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal4    200      210    840      420      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      |    Metal5    200      210    960      480      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      | TopMetal1   1640     1640   6560     3280      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      | TopMetal2   2000     2000   8000     4000      2      1      1    200    100        yes |
[07/19 01:26:02   1128s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:02   1128s] (I)      =============== Blocked Tracks ===============
[07/19 01:26:02   1128s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:02   1128s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:26:02   1128s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:02   1128s] (I)      |     1 | 1996404 |  1389311 |        69.59% |
[07/19 01:26:02   1128s] (I)      |     2 | 2280204 |   958360 |        42.03% |
[07/19 01:26:02   1128s] (I)      |     3 | 1996404 |  1175954 |        58.90% |
[07/19 01:26:02   1128s] (I)      |     4 | 2280204 |  1290605 |        56.60% |
[07/19 01:26:02   1128s] (I)      |     5 | 1996404 |  1176621 |        58.94% |
[07/19 01:26:02   1128s] (I)      |     6 |  380034 |   245167 |        64.51% |
[07/19 01:26:02   1128s] (I)      |     7 |  239424 |   122616 |        51.21% |
[07/19 01:26:02   1128s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:02   1128s] (I)      Finished Import and model ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 8.92 MB )
[07/19 01:26:02   1128s] (I)      Delete wires for 2 nets (async)
[07/19 01:26:02   1128s] (I)      Reset routing kernel
[07/19 01:26:02   1128s] (I)      Started Global Routing ( Curr Mem: 8.92 MB )
[07/19 01:26:02   1128s] (I)      totalPins=5401  totalGlobalPin=5399 (99.96%)
[07/19 01:26:02   1128s] (I)      ================== Net Group Info ===================
[07/19 01:26:02   1128s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:02   1128s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:26:02   1128s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:02   1128s] (I)      |  1 |              1 |    Metal3(3) |    Metal4(4) |
[07/19 01:26:02   1128s] (I)      |  2 |              1 |    Metal1(1) | TopMetal2(7) |
[07/19 01:26:02   1128s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:02   1128s] (I)      total 2D Cap : 1851884 = (1018203 H, 833681 V)
[07/19 01:26:02   1128s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[07/19 01:26:02   1128s] (I)      init route region map
[07/19 01:26:02   1128s] (I)      #blocked GCells = 119629
[07/19 01:26:02   1128s] (I)      #regions = 864
[07/19 01:26:02   1128s] (I)      init safety region map
[07/19 01:26:02   1128s] (I)      #blocked GCells = 119629
[07/19 01:26:02   1128s] (I)      #regions = 864
[07/19 01:26:02   1128s] (I)      Adjusted 0 GCells for pin access
[07/19 01:26:02   1128s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1a Route ============
[07/19 01:26:02   1128s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1b Route ============
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.466260e+03um
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1c Route ============
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1d Route ============
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1e Route ============
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.466260e+03um
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1f Route ============
[07/19 01:26:02   1128s] (I)      Usage: 917 = (439 H, 478 V) = (0.04% H, 0.06% V) = (1.659e+03um H, 1.807e+03um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1g Route ============
[07/19 01:26:02   1128s] (I)      Usage: 911 = (431 H, 480 V) = (0.04% H, 0.06% V) = (1.629e+03um H, 1.814e+03um V)
[07/19 01:26:02   1128s] (I)      #Nets         : 1
[07/19 01:26:02   1128s] (I)      #Relaxed nets : 0
[07/19 01:26:02   1128s] (I)      Wire length   : 911
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1h Route ============
[07/19 01:26:02   1128s] (I)      Usage: 909 = (429 H, 480 V) = (0.04% H, 0.06% V) = (1.622e+03um H, 1.814e+03um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1l Route ============
[07/19 01:26:02   1128s] (I)      total 2D Cap : 4989050 = (2495084 H, 2493966 V)
[07/19 01:26:02   1128s] (I)      total 2D Demand : 1901 = (926 H, 975 V)
[07/19 01:26:02   1128s] (I)      init route region map
[07/19 01:26:02   1128s] (I)      #blocked GCells = 72177
[07/19 01:26:02   1128s] (I)      #regions = 145
[07/19 01:26:02   1128s] (I)      init safety region map
[07/19 01:26:02   1128s] (I)      #blocked GCells = 72177
[07/19 01:26:02   1128s] (I)      #regions = 145
[07/19 01:26:02   1128s] (I)      Adjusted 17 GCells for pin access
[07/19 01:26:02   1128s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [1, 7]
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1a Route ============
[07/19 01:26:02   1128s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 136
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1b Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.073706e+04um
[07/19 01:26:02   1128s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:26:02   1128s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1c Route ============
[07/19 01:26:02   1128s] (I)      Level2 Grid: 99 x 104
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1d Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1e Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.073706e+04um
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1f Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10777 = (4200 H, 6577 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.486e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1g Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10753 = (4187 H, 6566 V) = (0.17% H, 0.26% V) = (1.583e+04um H, 2.482e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1h Route ============
[07/19 01:26:02   1128s] (I)      Usage: 10763 = (4200 H, 6563 V) = (0.17% H, 0.26% V) = (1.588e+04um H, 2.481e+04um V)
[07/19 01:26:02   1128s] (I)      
[07/19 01:26:02   1128s] (I)      ============  Phase 1l Route ============
[07/19 01:26:02   1129s] (I)      
[07/19 01:26:02   1129s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:26:02   1129s] [NR-eGR]                        OverCon            
[07/19 01:26:02   1129s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:26:02   1129s] [NR-eGR]        Layer               (1)    OverCon
[07/19 01:26:02   1129s] [NR-eGR] ----------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]  Metal1 ( 1)        13( 0.01%)   ( 0.01%) 
[07/19 01:26:02   1129s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR] ----------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]        Total        13( 0.00%)   ( 0.00%) 
[07/19 01:26:02   1129s] [NR-eGR] 
[07/19 01:26:02   1129s] (I)      Finished Global Routing ( CPU: 0.29 sec, Real: 0.25 sec, Curr Mem: 8.92 MB )
[07/19 01:26:02   1129s] (I)      Updating congestion map
[07/19 01:26:02   1129s] (I)      total 2D Cap : 5044095 = (2522969 H, 2521126 V)
[07/19 01:26:02   1129s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:26:02   1129s] (I)      Running track assignment and export wires
[07/19 01:26:02   1129s] (I)      ============= Track Assignment ============
[07/19 01:26:02   1129s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.91 MB )
[07/19 01:26:02   1129s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:26:02   1129s] (I)      Run Multi-thread track assignment
[07/19 01:26:02   1129s] (I)      Finished Track Assignment (8T) ( CPU: 0.11 sec, Real: 0.05 sec, Curr Mem: 8.96 MB )
[07/19 01:26:02   1129s] (I)      Started Export ( Curr Mem: 8.96 MB )
[07/19 01:26:02   1129s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:26:02   1129s] [NR-eGR] Total eGR-routed clock nets wire length: 43090um, number of vias: 10715
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR] Report for selected net(s) only.
[07/19 01:26:02   1129s] [NR-eGR]                    Length (um)   Vias 
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]  Metal1     (1V)          6451   5842 
[07/19 01:26:02   1129s] [NR-eGR]  Metal2     (2H)         14854   4730 
[07/19 01:26:02   1129s] [NR-eGR]  Metal3     (3V)         19786    133 
[07/19 01:26:02   1129s] [NR-eGR]  Metal4     (4H)          1940     10 
[07/19 01:26:02   1129s] [NR-eGR]  Metal5     (5V)            59      0 
[07/19 01:26:02   1129s] [NR-eGR]  TopMetal1  (6H)             0      0 
[07/19 01:26:02   1129s] [NR-eGR]  TopMetal2  (7V)             0      0 
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]             Total        43090  10715 
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR] Total half perimeter of net bounding box: 4357um
[07/19 01:26:02   1129s] [NR-eGR] Total length: 43090um, number of vias: 10715
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR] Total routed clock nets wire length: 43090um, number of vias: 10715
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:26:02   1129s] [NR-eGR] ---------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]  Metal1     (1V)        115541  122722 
[07/19 01:26:02   1129s] [NR-eGR]  Metal2     (2H)        533053   81176 
[07/19 01:26:02   1129s] [NR-eGR]  Metal3     (3V)        508515    5230 
[07/19 01:26:02   1129s] [NR-eGR]  Metal4     (4H)         96073    1831 
[07/19 01:26:02   1129s] [NR-eGR]  Metal5     (5V)         53401       4 
[07/19 01:26:02   1129s] [NR-eGR]  TopMetal1  (6H)             1       0 
[07/19 01:26:02   1129s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:26:02   1129s] [NR-eGR] ---------------------------------------
[07/19 01:26:02   1129s] [NR-eGR]             Total      1306584  210963 
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] [NR-eGR] Total half perimeter of net bounding box: 1123633um
[07/19 01:26:02   1129s] [NR-eGR] Total length: 1306584um, number of vias: 210963
[07/19 01:26:02   1129s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:02   1129s] (I)      == Layer wire length by net rule ==
[07/19 01:26:02   1129s] (I)                           Default 
[07/19 01:26:02   1129s] (I)      -----------------------------
[07/19 01:26:02   1129s] (I)       Metal1     (1V)    115541um 
[07/19 01:26:02   1129s] (I)       Metal2     (2H)    533053um 
[07/19 01:26:02   1129s] (I)       Metal3     (3V)    508515um 
[07/19 01:26:02   1129s] (I)       Metal4     (4H)     96073um 
[07/19 01:26:02   1129s] (I)       Metal5     (5V)     53401um 
[07/19 01:26:02   1129s] (I)       TopMetal1  (6H)         1um 
[07/19 01:26:02   1129s] (I)       TopMetal2  (7V)         0um 
[07/19 01:26:02   1129s] (I)      -----------------------------
[07/19 01:26:02   1129s] (I)                  Total  1306584um 
[07/19 01:26:02   1129s] (I)      == Layer via count by net rule ==
[07/19 01:26:02   1129s] (I)                         Default 
[07/19 01:26:02   1129s] (I)      ---------------------------
[07/19 01:26:02   1129s] (I)       Metal1     (1V)    122722 
[07/19 01:26:02   1129s] (I)       Metal2     (2H)     81176 
[07/19 01:26:02   1129s] (I)       Metal3     (3V)      5230 
[07/19 01:26:02   1129s] (I)       Metal4     (4H)      1831 
[07/19 01:26:02   1129s] (I)       Metal5     (5V)         4 
[07/19 01:26:02   1129s] (I)       TopMetal1  (6H)         0 
[07/19 01:26:02   1129s] (I)       TopMetal2  (7V)         0 
[07/19 01:26:02   1129s] (I)      ---------------------------
[07/19 01:26:02   1129s] (I)                  Total   210963 
[07/19 01:26:02   1129s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.17 sec, Curr Mem: 8.96 MB )
[07/19 01:26:02   1129s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:02   1129s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.27 sec, Real: 1.10 sec, Curr Mem: 8.96 MB )
[07/19 01:26:02   1129s] [NR-eGR] Finished Early Global Route ( CPU: 1.27 sec, Real: 1.11 sec, Curr Mem: 8.88 MB )
[07/19 01:26:02   1129s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:26:02   1129s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:26:02   1129s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:26:02   1129s] (I)       Early Global Route                             100.00%  2413.95 sec  2415.05 sec  1.11 sec  1.27 sec 
[07/19 01:26:02   1129s] (I)       +-Early Global Route kernel                     99.38%  2413.95 sec  2415.05 sec  1.10 sec  1.27 sec 
[07/19 01:26:02   1129s] (I)       | +-Import and model                            52.41%  2413.95 sec  2414.53 sec  0.58 sec  0.58 sec 
[07/19 01:26:02   1129s] (I)       | | +-Create place DB                           11.44%  2413.95 sec  2414.08 sec  0.13 sec  0.13 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Import place data                       11.43%  2413.95 sec  2414.08 sec  0.13 sec  0.13 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read instances and placement           2.80%  2413.95 sec  2413.98 sec  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read nets                              8.44%  2413.98 sec  2414.08 sec  0.09 sec  0.09 sec 
[07/19 01:26:02   1129s] (I)       | | +-Create route DB                           39.47%  2414.08 sec  2414.52 sec  0.44 sec  0.44 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Import route data (8T)                  39.39%  2414.08 sec  2414.52 sec  0.44 sec  0.44 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read blockages ( Layer 1-7 )          13.36%  2414.14 sec  2414.29 sec  0.15 sec  0.15 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read routing blockages               0.00%  2414.14 sec  2414.14 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read bump blockages                  0.00%  2414.14 sec  2414.14 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read instance blockages             12.42%  2414.14 sec  2414.28 sec  0.14 sec  0.14 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read PG blockages                    0.60%  2414.28 sec  2414.29 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  2414.28 sec  2414.28 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read clock blockages                 0.00%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read other blockages                 0.00%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read halo blockages                  0.06%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read blackboxes                        0.00%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read prerouted                         0.02%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Read nets                              0.06%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Set up via pillars                     0.04%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Set up RC info                         0.06%  2414.29 sec  2414.29 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Initialize 3D grid graph               0.88%  2414.29 sec  2414.30 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Model blockage capacity               17.83%  2414.31 sec  2414.50 sec  0.20 sec  0.20 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Initialize 3D capacity              17.01%  2414.31 sec  2414.49 sec  0.19 sec  0.19 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Move terms for access (8T)             0.32%  2414.51 sec  2414.52 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Read aux data                              0.00%  2414.52 sec  2414.52 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Others data preparation                    0.00%  2414.52 sec  2414.52 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Create route kernel                        0.87%  2414.52 sec  2414.53 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | +-Global Routing                              22.53%  2414.53 sec  2414.78 sec  0.25 sec  0.29 sec 
[07/19 01:26:02   1129s] (I)       | | +-Initialization                             0.39%  2414.53 sec  2414.54 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Net group 1                                5.84%  2414.54 sec  2414.60 sec  0.06 sec  0.07 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Generate topology (8T)                   0.05%  2414.54 sec  2414.54 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1a                                 0.43%  2414.58 sec  2414.59 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Pattern routing (8T)                   0.17%  2414.58 sec  2414.58 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.24%  2414.58 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1b                                 0.39%  2414.59 sec  2414.59 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Monotonic routing (8T)                 0.31%  2414.59 sec  2414.59 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1c                                 0.00%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1d                                 0.00%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1e                                 0.08%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Route legalization                     0.01%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Legalize Blockage Violations         0.00%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1f                                 0.00%  2414.59 sec  2414.59 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1g                                 0.55%  2414.59 sec  2414.60 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Post Routing                           0.54%  2414.59 sec  2414.60 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1h                                 0.33%  2414.60 sec  2414.60 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Post Routing                           0.32%  2414.60 sec  2414.60 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1l                                 0.22%  2414.60 sec  2414.60 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Layer assignment (8T)                  0.10%  2414.60 sec  2414.60 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Net group 2                               15.13%  2414.60 sec  2414.77 sec  0.17 sec  0.20 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Generate topology (8T)                   1.07%  2414.60 sec  2414.62 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1a                                 1.07%  2414.67 sec  2414.68 sec  0.01 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Pattern routing (8T)                   0.20%  2414.67 sec  2414.67 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.23%  2414.67 sec  2414.68 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Add via demand to 2D                   0.43%  2414.68 sec  2414.68 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1b                                 0.51%  2414.68 sec  2414.69 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Monotonic routing (8T)                 0.29%  2414.68 sec  2414.69 sec  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1c                                 0.63%  2414.69 sec  2414.70 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Two level Routing                      0.62%  2414.69 sec  2414.70 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Two Level Routing (Regular)          0.41%  2414.69 sec  2414.69 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Two Level Routing (Strong)           0.08%  2414.69 sec  2414.70 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1d                                 0.81%  2414.70 sec  2414.70 sec  0.01 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Detoured routing (8T)                  0.80%  2414.70 sec  2414.70 sec  0.01 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1e                                 0.10%  2414.70 sec  2414.71 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Route legalization                     0.02%  2414.70 sec  2414.71 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | | +-Legalize Blockage Violations         0.02%  2414.70 sec  2414.71 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1f                                 0.41%  2414.71 sec  2414.71 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Congestion clean                       0.40%  2414.71 sec  2414.71 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1g                                 1.42%  2414.71 sec  2414.73 sec  0.02 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Post Routing                           1.41%  2414.71 sec  2414.73 sec  0.02 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1h                                 1.17%  2414.73 sec  2414.74 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Post Routing                           1.16%  2414.73 sec  2414.74 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Phase 1l                                 2.74%  2414.74 sec  2414.77 sec  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | | +-Layer assignment (8T)                  0.75%  2414.75 sec  2414.76 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | +-Export cong map                              3.77%  2414.78 sec  2414.83 sec  0.04 sec  0.04 sec 
[07/19 01:26:02   1129s] (I)       | | +-Export 2D cong map                         1.17%  2414.81 sec  2414.82 sec  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)       | +-Extract Global 3D Wires                      0.03%  2414.83 sec  2414.83 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | +-Track Assignment (8T)                        4.69%  2414.83 sec  2414.88 sec  0.05 sec  0.11 sec 
[07/19 01:26:02   1129s] (I)       | | +-Initialization                             0.00%  2414.83 sec  2414.83 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Track Assignment Kernel                    4.53%  2414.83 sec  2414.88 sec  0.05 sec  0.10 sec 
[07/19 01:26:02   1129s] (I)       | | +-Free Memory                                0.00%  2414.88 sec  2414.88 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | +-Export                                      15.35%  2414.88 sec  2415.05 sec  0.17 sec  0.24 sec 
[07/19 01:26:02   1129s] (I)       | | +-Export DB wires                            2.38%  2414.88 sec  2414.91 sec  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Export all nets (8T)                     2.23%  2414.88 sec  2414.90 sec  0.02 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)       | | | +-Set wire vias (8T)                       0.13%  2414.90 sec  2414.91 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | | +-Report wirelength                         11.11%  2414.91 sec  2415.03 sec  0.12 sec  0.12 sec 
[07/19 01:26:02   1129s] (I)       | | +-Update net boxes                           1.82%  2415.03 sec  2415.05 sec  0.02 sec  0.09 sec 
[07/19 01:26:02   1129s] (I)       | | +-Update timing                              0.00%  2415.05 sec  2415.05 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)       | +-Postprocess design                           0.07%  2415.05 sec  2415.05 sec  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)      ======================= Summary by functions ========================
[07/19 01:26:02   1129s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:26:02   1129s] (I)      ---------------------------------------------------------------------
[07/19 01:26:02   1129s] (I)        0  Early Global Route                  100.00%  1.11 sec  1.27 sec 
[07/19 01:26:02   1129s] (I)        1  Early Global Route kernel            99.38%  1.10 sec  1.27 sec 
[07/19 01:26:02   1129s] (I)        2  Import and model                     52.41%  0.58 sec  0.58 sec 
[07/19 01:26:02   1129s] (I)        2  Global Routing                       22.53%  0.25 sec  0.29 sec 
[07/19 01:26:02   1129s] (I)        2  Export                               15.35%  0.17 sec  0.24 sec 
[07/19 01:26:02   1129s] (I)        2  Track Assignment (8T)                 4.69%  0.05 sec  0.11 sec 
[07/19 01:26:02   1129s] (I)        2  Export cong map                       3.77%  0.04 sec  0.04 sec 
[07/19 01:26:02   1129s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        2  Extract Global 3D Wires               0.03%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        3  Create route DB                      39.47%  0.44 sec  0.44 sec 
[07/19 01:26:02   1129s] (I)        3  Net group 2                          15.13%  0.17 sec  0.20 sec 
[07/19 01:26:02   1129s] (I)        3  Create place DB                      11.44%  0.13 sec  0.13 sec 
[07/19 01:26:02   1129s] (I)        3  Report wirelength                    11.11%  0.12 sec  0.12 sec 
[07/19 01:26:02   1129s] (I)        3  Net group 1                           5.84%  0.06 sec  0.07 sec 
[07/19 01:26:02   1129s] (I)        3  Track Assignment Kernel               4.53%  0.05 sec  0.10 sec 
[07/19 01:26:02   1129s] (I)        3  Export DB wires                       2.38%  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        3  Update net boxes                      1.82%  0.02 sec  0.09 sec 
[07/19 01:26:02   1129s] (I)        3  Export 2D cong map                    1.17%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        3  Create route kernel                   0.87%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        3  Initialization                        0.39%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        4  Import route data (8T)               39.39%  0.44 sec  0.44 sec 
[07/19 01:26:02   1129s] (I)        4  Import place data                    11.43%  0.13 sec  0.13 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1l                              2.97%  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        4  Export all nets (8T)                  2.23%  0.02 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1g                              1.96%  0.02 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1a                              1.50%  0.02 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1h                              1.50%  0.02 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)        4  Generate topology (8T)                1.12%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1b                              0.90%  0.01 sec  0.02 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1d                              0.81%  0.01 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1c                              0.63%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1f                              0.41%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        4  Phase 1e                              0.18%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        4  Set wire vias (8T)                    0.13%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Model blockage capacity              17.83%  0.20 sec  0.20 sec 
[07/19 01:26:02   1129s] (I)        5  Read blockages ( Layer 1-7 )         13.36%  0.15 sec  0.15 sec 
[07/19 01:26:02   1129s] (I)        5  Read nets                             8.51%  0.09 sec  0.09 sec 
[07/19 01:26:02   1129s] (I)        5  Post Routing                          3.42%  0.04 sec  0.04 sec 
[07/19 01:26:02   1129s] (I)        5  Read instances and placement          2.80%  0.03 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        5  Initialize 3D grid graph              0.88%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Layer assignment (8T)                 0.84%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Detoured routing (8T)                 0.80%  0.01 sec  0.03 sec 
[07/19 01:26:02   1129s] (I)        5  Two level Routing                     0.62%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Monotonic routing (8T)                0.60%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Pattern Routing Avoiding Blockages    0.46%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Add via demand to 2D                  0.43%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Pattern routing (8T)                  0.36%  0.00 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        5  Move terms for access (8T)            0.32%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Set up RC info                        0.06%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Initialize 3D capacity               17.01%  0.19 sec  0.19 sec 
[07/19 01:26:02   1129s] (I)        6  Read instance blockages              12.42%  0.14 sec  0.14 sec 
[07/19 01:26:02   1129s] (I)        6  Read PG blockages                     0.60%  0.01 sec  0.01 sec 
[07/19 01:26:02   1129s] (I)        6  Two Level Routing (Regular)           0.41%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read halo blockages                   0.06%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[07/19 01:26:02   1129s] Running post-eGR process
[07/19 01:26:02   1129s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.4 real=0:00:01.2)
[07/19 01:26:02   1129s]     Routing using eGR in eGR->NR Step done.
[07/19 01:26:02   1129s]     Routing using NR in eGR->NR Step...
[07/19 01:26:02   1129s] 
[07/19 01:26:02   1129s] CCOPT: Preparing to route 2 clock nets with NanoRoute.
[07/19 01:26:02   1129s]   All net are default rule.
[07/19 01:26:02   1129s]   Preferred NanoRoute mode settings: Current
[07/19 01:26:02   1129s] #WARNING (NRIF-82) When route_detail_post_route_swap_via is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[07/19 01:26:02   1129s] -route_detail_auto_stop true
[07/19 01:26:02   1129s] -route_detail_fix_antenna true
[07/19 01:26:02   1129s] -route_detail_on_grid_only none
[07/19 01:26:02   1129s] -route_detail_post_route_spread_wire auto
[07/19 01:26:02   1129s] -route_detail_post_route_swap_via false
[07/19 01:26:02   1129s] -route_detail_use_multi_cut_via_effort low
[07/19 01:26:02   1129s] -route_ignore_antenna_top_cell_pin true
[07/19 01:26:02   1129s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:02   1129s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:02   1129s]       Clock detailed routing...
[07/19 01:26:02   1129s]         NanoRoute...
[07/19 01:26:02   1129s] #% Begin globalDetailRoute (date=07/19 01:26:02, mem=4108.2M)
[07/19 01:26:02   1129s] 
[07/19 01:26:02   1129s] globalDetailRoute
[07/19 01:26:02   1129s] 
[07/19 01:26:02   1129s] #Start globalDetailRoute on Sat Jul 19 01:26:02 2025
[07/19 01:26:02   1129s] #
[07/19 01:26:02   1129s] ### Time Record (globalDetailRoute) is installed.
[07/19 01:26:02   1129s] ### Time Record (Pre Callback) is installed.
[07/19 01:26:02   1129s] ### Time Record (Pre Callback) is uninstalled.
[07/19 01:26:02   1129s] ### Time Record (DB Import) is installed.
[07/19 01:26:02   1129s] ### Time Record (Timing Data Generation) is installed.
[07/19 01:26:02   1129s] ### Time Record (Timing Data Generation) is uninstalled.
[07/19 01:26:03   1129s] ### Net info: total nets: 63673
[07/19 01:26:03   1129s] ### Net info: dirty nets: 0
[07/19 01:26:03   1129s] ### Net info: marked as disconnected nets: 0
[07/19 01:26:03   1130s] #WARNING (NRDB-665) NET clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1857.8000 1950.8600 ).
[07/19 01:26:03   1130s] #WARNING (NRDB-665) NET prog_clk[0] has a detail routed segment whose one end ( -0.0010 -0.0010 ) is outside of design boundary ( 0.2000 -0.0400 1857.8000 1950.8600 ).
[07/19 01:26:03   1130s] ### Net info: fully routed nets: 2
[07/19 01:26:03   1130s] ### Net info: trivial (< 2 pins) nets: 25576
[07/19 01:26:03   1130s] ### Net info: unrouted nets: 38095
[07/19 01:26:03   1130s] ### Net info: re-extraction nets: 0
[07/19 01:26:03   1130s] ### Net info: selected nets: 2
[07/19 01:26:03   1130s] ### Net info: ignored nets: 0
[07/19 01:26:03   1130s] ### Net info: skip routing nets: 0
[07/19 01:26:03   1130s] ### import design signature (14): route=659716324 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1121779295 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1906845431 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:26:03   1130s] ### Time Record (DB Import) is uninstalled.
[07/19 01:26:03   1130s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[07/19 01:26:03   1130s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:03   1130s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:03   1130s] ### Before assign design signature (15): route=659716324 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1121779295 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1906845431 pin_access=1889438559 inst_pattern=1 inst_orient=1 halo=0 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:26:03   1130s] #
[07/19 01:26:03   1130s] #Wire/Via statistics before line assignment ...
[07/19 01:26:03   1130s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:26:03   1130s] #
[07/19 01:26:03   1130s] #  Routing Statistics
[07/19 01:26:03   1130s] #
[07/19 01:26:03   1130s] #------------------+-----------+------+
[07/19 01:26:03   1130s] #  Layer           | Length(um)|  Vias|
[07/19 01:26:03   1130s] #------------------+-----------+------+
[07/19 01:26:03   1130s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:26:03   1130s] #  Metal1 ( 1V)    |       6451|  5842|
[07/19 01:26:03   1130s] #  Metal2 ( 2H)    |      14854|  4730|
[07/19 01:26:03   1130s] #  Metal3 ( 3V)    |      19786|   133|
[07/19 01:26:03   1130s] #  Metal4 ( 4H)    |       1940|    10|
[07/19 01:26:03   1130s] #  Metal5 ( 5V)    |         59|     0|
[07/19 01:26:03   1130s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:26:03   1130s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:26:03   1130s] #------------------+-----------+------+
[07/19 01:26:03   1130s] #  Total           |      43090| 10715|
[07/19 01:26:03   1130s] #------------------+-----------+------+
[07/19 01:26:03   1130s] #
[07/19 01:26:03   1130s] # Total half perimeter of net bounding box: 4402 um.
[07/19 01:26:03   1130s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:03   1130s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:03   1130s] ### Time Record (Data Preparation) is installed.
[07/19 01:26:03   1130s] #Start routing data preparation on Sat Jul 19 01:26:03 2025
[07/19 01:26:03   1130s] #
[07/19 01:26:03   1130s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:03   1130s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:03   1130s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:03   1130s] ### Time Record (Cell Pin Access) is installed.
[07/19 01:26:03   1130s] #Initial pin access analysis.
[07/19 01:26:03   1130s] #Detail pin access analysis.
[07/19 01:26:03   1130s] ### Time Record (Cell Pin Access) is uninstalled.
[07/19 01:26:04   1131s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/19 01:26:04   1131s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:26:04   1131s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:26:04   1131s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:26:04   1131s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:26:04   1131s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/19 01:26:04   1131s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/19 01:26:04   1131s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/19 01:26:04   1131s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:26:04   1131s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=7(TopMetal2)
[07/19 01:26:04   1131s] #pin_access_rlayer=2(Metal2)
[07/19 01:26:04   1131s] #shield_top_dpt_rlayer=-1 top_rlayer=7 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:26:04   1131s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:26:04   1131s] #enable_dpt_layer_shield=F
[07/19 01:26:04   1131s] #has_line_end_grid=F
[07/19 01:26:04   1131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4121.27 (MB), peak = 4649.46 (MB)
[07/19 01:26:04   1131s] #Regenerating Ggrids automatically.
[07/19 01:26:04   1131s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/19 01:26:04   1131s] #Using automatically generated G-grids.
[07/19 01:26:07   1134s] #Done routing data preparation.
[07/19 01:26:07   1134s] #cpu time = 00:00:04, elapsed time = 00:00:03, memory = 4147.79 (MB), peak = 4649.46 (MB)
[07/19 01:26:07   1134s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:26:07   1134s] ### Time Record (Data Preparation) is installed.
[07/19 01:26:07   1134s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:07   1134s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:07   1134s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:07   1134s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:07   1134s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:26:07   1134s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:07   1134s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:26:07   1134s] eee: pegSigSF=1.070000
[07/19 01:26:07   1134s] Initializing multi-corner resistance tables ...
[07/19 01:26:07   1134s] eee: Grid unit RC data computation started
[07/19 01:26:07   1134s] eee: Grid unit RC data computation completed
[07/19 01:26:07   1134s] eee: l=1 avDens=0.001545 usedTrk=98.569315 availTrk=63787.500000 sigTrk=98.569315
[07/19 01:26:07   1134s] eee: l=2 avDens=0.023161 usedTrk=222.939680 availTrk=9625.697844 sigTrk=222.939680
[07/19 01:26:07   1134s] eee: l=3 avDens=0.038001 usedTrk=2088.725531 availTrk=54964.733168 sigTrk=2088.725531
[07/19 01:26:07   1134s] eee: l=4 avDens=0.030107 usedTrk=1891.234953 availTrk=62816.837906 sigTrk=1891.234953
[07/19 01:26:07   1134s] eee: l=5 avDens=0.038028 usedTrk=2090.190081 availTrk=54964.733168 sigTrk=2090.190081
[07/19 01:26:07   1134s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:26:07   1134s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:26:07   1134s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:07   1134s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:26:07   1134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311482 uaWl=0.000000 uaWlH=0.116700 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:26:07   1134s] eee: NetCapCache creation started. (Current Mem: 9792.777M) 
[07/19 01:26:07   1134s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 9792.777M) 
[07/19 01:26:07   1134s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:26:07   1134s] eee: Metal Layers Info:
[07/19 01:26:07   1134s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:07   1134s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:26:07   1134s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:07   1134s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:26:07   1134s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:07   1134s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:07   1134s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:07   1134s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:07   1134s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:26:07   1134s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:26:07   1134s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:07   1134s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:26:07   1134s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:26:07   1134s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:26:07   1134s] eee: +----------------------------------------------------+
[07/19 01:26:07   1134s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:26:07   1134s] eee: +----------------------------------------------------+
[07/19 01:26:07   1134s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:26:07   1134s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:26:07   1134s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:26:07   1134s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:26:07   1134s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:26:07   1134s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:26:07   1134s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:26:07   1134s] ### Successfully loaded pre-route RC model
[07/19 01:26:07   1134s] ### Time Record (Line Assignment) is installed.
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] #Distribution of nets:
[07/19 01:26:07   1134s] #Largest net pReset[0] has 5319 pins
[07/19 01:26:07   1134s] #Largest net prog_clk[0] has 5319 pins
[07/19 01:26:07   1134s] #  
[07/19 01:26:07   1134s] # #pin range           #net       % 
[07/19 01:26:07   1134s] #------------------------------------
[07/19 01:26:07   1134s] #          2           27766 ( 43.6%)
[07/19 01:26:07   1134s] #          3            4468 (  7.0%)
[07/19 01:26:07   1134s] #          4             699 (  1.1%)
[07/19 01:26:07   1134s] #          5             300 (  0.5%)
[07/19 01:26:07   1134s] #          6             675 (  1.1%)
[07/19 01:26:07   1134s] #          7             554 (  0.9%)
[07/19 01:26:07   1134s] #          8             683 (  1.1%)
[07/19 01:26:07   1134s] #          9            2883 (  4.5%)
[07/19 01:26:07   1134s] #  80  -  89               3 (  0.0%)
[07/19 01:26:07   1134s] #     >=2000               2 (  0.0%)
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] #Total: 63673 nets, 38033 non-trivial nets
[07/19 01:26:07   1134s] #                                    #net       % 
[07/19 01:26:07   1134s] #-------------------------------------------------
[07/19 01:26:07   1134s] #  Fully global routed                  2 ( 0.0%)
[07/19 01:26:07   1134s] #  Clock                                2
[07/19 01:26:07   1134s] #  Extra space                          1
[07/19 01:26:07   1134s] #  Prefer layer range               38033
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] #Nets in 3 layer ranges:
[07/19 01:26:07   1134s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[07/19 01:26:07   1134s] #---------------------------------------------------------
[07/19 01:26:07   1134s] #           -----------         6 TopMetal1*      38031 (100.0%)
[07/19 01:26:07   1134s] #           3 Metal3            4 Metal4              1 (  0.0%)
[07/19 01:26:07   1134s] #          *3 Metal3            6 TopMetal1*          1 (  0.0%)
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] #2 nets selected.
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] ### 
[07/19 01:26:07   1134s] ### Net length summary before Line Assignment:
[07/19 01:26:07   1134s] ### Layer         H-Len   V-Len         Total       #Up-Via
[07/19 01:26:07   1134s] ### -------------------------------------------------------
[07/19 01:26:07   1134s] ### 1 Metal1          0    6451    6451( 15%)    5842( 54%)
[07/19 01:26:07   1134s] ### 2 Metal2      14853       0   14853( 34%)    4730( 44%)
[07/19 01:26:07   1134s] ### 3 Metal3          0   19785   19785( 46%)     139(  1%)
[07/19 01:26:07   1134s] ### 4 Metal4       1940       0    1940(  5%)      10(  0%)
[07/19 01:26:07   1134s] ### 5 Metal5          0      59      59(  0%)       0(  0%)
[07/19 01:26:07   1134s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)
[07/19 01:26:07   1134s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)
[07/19 01:26:07   1134s] ### -------------------------------------------------------
[07/19 01:26:07   1134s] ###               16793   26296   43089         10721      
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1134s] #..
[07/19 01:26:07   1134s] #
[07/19 01:26:07   1135s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --2.48 [8]--
[07/19 01:26:07   1135s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --1.08 [8]--
[07/19 01:26:07   1135s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --0.99 [8]--
[07/19 01:26:07   1135s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --2.48 [8]--
[07/19 01:26:07   1135s] #Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --0.96 [8]--
[07/19 01:26:07   1135s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --2.49 [8]--
[07/19 01:26:07   1135s] #Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:4.1 GB, peak:4.5 GB --0.92 [8]--
[07/19 01:26:07   1135s] ### 
[07/19 01:26:07   1135s] ### Net length and overlap summary after Line Assignment:
[07/19 01:26:07   1135s] ### Layer         H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[07/19 01:26:07   1135s] ### --------------------------------------------------------------------------------
[07/19 01:26:07   1135s] ### 1 Metal1          0    6602    6602( 15%)    5835( 56%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 2 Metal2      14731       0   14731( 34%)    4515( 43%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 3 Metal3          0   19618   19618( 46%)     109(  1%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 4 Metal4       1926       0    1926(  4%)      10(  0%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 5 Metal5          0      56      56(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 6 TopMetal1       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### 7 TopMetal2       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[07/19 01:26:07   1135s] ### --------------------------------------------------------------------------------
[07/19 01:26:07   1135s] ###               16657   26277   42934         10469          0           0        
[07/19 01:26:07   1135s] #
[07/19 01:26:07   1135s] #Line Assignment statistics:
[07/19 01:26:07   1135s] #Cpu time = 00:00:01
[07/19 01:26:07   1135s] #Elapsed time = 00:00:01
[07/19 01:26:07   1135s] #Increased memory = 8.84 (MB)
[07/19 01:26:07   1135s] #Total memory = 4221.36 (MB)
[07/19 01:26:07   1135s] #Peak memory = 4649.46 (MB)
[07/19 01:26:07   1135s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:4.1 GB, peak:4.5 GB --1.59 [8]--
[07/19 01:26:08   1135s] ### Time Record (Line Assignment) is uninstalled.
[07/19 01:26:08   1135s] ### After assign design signature (16): route=1131567373 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1642671828 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1897126903 pin_access=1889438559 inst_pattern=1 inst_orient=1 halo=1060851649 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:26:08   1135s] #
[07/19 01:26:08   1135s] #Wire/Via statistics after line assignment ...
[07/19 01:26:08   1135s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:26:08   1135s] #
[07/19 01:26:08   1135s] #  Routing Statistics
[07/19 01:26:08   1135s] #
[07/19 01:26:08   1135s] #------------------+-----------+------+
[07/19 01:26:08   1135s] #  Layer           | Length(um)|  Vias|
[07/19 01:26:08   1135s] #------------------+-----------+------+
[07/19 01:26:08   1135s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:26:08   1135s] #  Metal1 ( 1V)    |       6603|  5835|
[07/19 01:26:08   1135s] #  Metal2 ( 2H)    |      14731|  4515|
[07/19 01:26:08   1135s] #  Metal3 ( 3V)    |      19618|   109|
[07/19 01:26:08   1135s] #  Metal4 ( 4H)    |       1926|    10|
[07/19 01:26:08   1135s] #  Metal5 ( 5V)    |         56|     0|
[07/19 01:26:08   1135s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:26:08   1135s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:26:08   1135s] #------------------+-----------+------+
[07/19 01:26:08   1135s] #  Total           |      42934| 10469|
[07/19 01:26:08   1135s] #------------------+-----------+------+
[07/19 01:26:08   1135s] #
[07/19 01:26:08   1135s] # Total half perimeter of net bounding box: 4402 um.
[07/19 01:26:08   1135s] #Routing data preparation, pin analysis, line assignment statistics:
[07/19 01:26:08   1135s] #Cpu time = 00:00:05
[07/19 01:26:08   1135s] #Elapsed time = 00:00:05
[07/19 01:26:08   1135s] #Increased memory = 53.68 (MB)
[07/19 01:26:08   1135s] #Total memory = 4170.11 (MB)
[07/19 01:26:08   1135s] #Peak memory = 4649.46 (MB)
[07/19 01:26:08   1135s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1135s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1135s] #Skip comparing routing design signature in db-snapshot flow
[07/19 01:26:08   1135s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1135s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1135s] #Using multithreading with 8 threads.
[07/19 01:26:08   1135s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1135s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1135s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1136s] ### Time Record (Detail Routing) is installed.
[07/19 01:26:08   1136s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1136s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1136s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1136s] ### Time Record (Data Preparation) is installed.
[07/19 01:26:08   1136s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:26:08   1136s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:08   1136s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:26:08   1136s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:26:08   1136s] ### drc_pitch = 7000 (  7.0000 um) drc_range = 3000 (  3.0000 um) route_pitch = 3900 (  3.9000 um) patch_pitch = 8720 (  8.7200 um) top_route_layer = 7 top_pin_layer = 7
[07/19 01:26:08   1136s] #
[07/19 01:26:08   1136s] #Start Detail Routing..
[07/19 01:26:08   1136s] #start initial detail routing ...
[07/19 01:26:08   1136s] ### Design has 2 dirty nets
[07/19 01:26:09   1145s] ### Gcell dirty-map stats: routing = 24.94%, drc-check-only = 3.05%
[07/19 01:26:09   1145s] ### Gcell ext dirty-map stats: fill = 5562[7.96%] (Metal1 = 4143[5.93%], Metal2 = 5185[7.42%], Metal3 = 4216[6.03%], Metal4 = 249[0.36%], Metal5 = 13[0.02%]), total gcell = 69918
[07/19 01:26:09   1145s] #   number of violations = 10
[07/19 01:26:09   1145s] #
[07/19 01:26:09   1145s] #  By Layer and Type:
[07/19 01:26:09   1145s] #
[07/19 01:26:09   1145s] #---------+-------+------+-------+
[07/19 01:26:09   1145s] #  -      | MetSpc| Short| Totals|
[07/19 01:26:09   1145s] #---------+-------+------+-------+
[07/19 01:26:09   1145s] #  Metal1 |      2|     0|      2|
[07/19 01:26:09   1145s] #  Metal2 |      7|     1|      8|
[07/19 01:26:09   1145s] #  Totals |      9|     1|     10|
[07/19 01:26:09   1145s] #---------+-------+------+-------+
[07/19 01:26:09   1145s] #
[07/19 01:26:09   1145s] #cpu time = 00:00:10, elapsed time = 00:00:01, memory = 4218.43 (MB), peak = 4649.46 (MB)
[07/19 01:26:09   1145s] #start 1st optimization iteration ...
[07/19 01:26:09   1146s] ### Gcell dirty-map stats: routing = 24.94%, drc-check-only = 3.05%
[07/19 01:26:09   1146s] ### Gcell ext dirty-map stats: fill = 5565[7.96%] (Metal1 = 4143[5.93%], Metal2 = 5188[7.42%], Metal3 = 4218[6.03%], Metal4 = 249[0.36%], Metal5 = 13[0.02%]), total gcell = 69918
[07/19 01:26:09   1146s] #   number of violations = 0
[07/19 01:26:09   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4216.20 (MB), peak = 4649.46 (MB)
[07/19 01:26:09   1146s] #Complete Detail Routing.
[07/19 01:26:09   1146s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:26:09   1146s] #
[07/19 01:26:09   1146s] #  Routing Statistics
[07/19 01:26:09   1146s] #
[07/19 01:26:09   1146s] #------------------+-----------+------+
[07/19 01:26:09   1146s] #  Layer           | Length(um)|  Vias|
[07/19 01:26:09   1146s] #------------------+-----------+------+
[07/19 01:26:09   1146s] #  GatPoly ( 0H)   |          0|     0|
[07/19 01:26:09   1146s] #  Metal1 ( 1V)    |          3|  5401|
[07/19 01:26:09   1146s] #  Metal2 ( 2H)    |      16656|  5683|
[07/19 01:26:09   1146s] #  Metal3 ( 3V)    |      24767|   111|
[07/19 01:26:09   1146s] #  Metal4 ( 4H)    |       1927|    10|
[07/19 01:26:09   1146s] #  Metal5 ( 5V)    |         56|     0|
[07/19 01:26:09   1146s] #  TopMetal1 ( 6H) |          0|     0|
[07/19 01:26:09   1146s] #  TopMetal2 ( 7V) |          0|     0|
[07/19 01:26:09   1146s] #------------------+-----------+------+
[07/19 01:26:09   1146s] #  Total           |      43409| 11205|
[07/19 01:26:09   1146s] #------------------+-----------+------+
[07/19 01:26:09   1146s] #
[07/19 01:26:09   1146s] # Total half perimeter of net bounding box: 4402 um.
[07/19 01:26:09   1146s] #Total number of DRC violations = 0
[07/19 01:26:09   1146s] ### Time Record (Detail Routing) is uninstalled.
[07/19 01:26:09   1146s] #Cpu time = 00:00:10
[07/19 01:26:09   1146s] #Elapsed time = 00:00:02
[07/19 01:26:09   1146s] #Increased memory = 9.47 (MB)
[07/19 01:26:09   1146s] #Total memory = 4179.58 (MB)
[07/19 01:26:09   1146s] #Peak memory = 4649.46 (MB)
[07/19 01:26:09   1146s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:09   1146s] #detailRoute Statistics:
[07/19 01:26:09   1146s] #Cpu time = 00:00:10
[07/19 01:26:09   1146s] #Elapsed time = 00:00:02
[07/19 01:26:09   1146s] #Increased memory = 9.47 (MB)
[07/19 01:26:09   1146s] #Total memory = 4179.58 (MB)
[07/19 01:26:09   1146s] #Peak memory = 4649.46 (MB)
[07/19 01:26:09   1146s] ### Time Record (DB Export) is installed.
[07/19 01:26:10   1146s] ### export design design signature (23): route=1804653626 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1956228194 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1897126903 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:26:10   1146s] ### Time Record (DB Export) is uninstalled.
[07/19 01:26:10   1146s] ### Time Record (Post Callback) is installed.
[07/19 01:26:10   1146s] ### Time Record (Post Callback) is uninstalled.
[07/19 01:26:10   1146s] #
[07/19 01:26:10   1146s] #globalDetailRoute statistics:
[07/19 01:26:10   1146s] #Cpu time = 00:00:17
[07/19 01:26:10   1146s] #Elapsed time = 00:00:08
[07/19 01:26:10   1146s] #Increased memory = 50.23 (MB)
[07/19 01:26:10   1146s] #Total memory = 4158.46 (MB)
[07/19 01:26:10   1146s] #Peak memory = 4649.46 (MB)
[07/19 01:26:10   1146s] #Number of warnings = 43
[07/19 01:26:10   1146s] #Total number of warnings = 100
[07/19 01:26:10   1146s] #Number of fails = 0
[07/19 01:26:10   1146s] #Total number of fails = 0
[07/19 01:26:10   1146s] #Complete globalDetailRoute on Sat Jul 19 01:26:10 2025
[07/19 01:26:10   1146s] #
[07/19 01:26:10   1146s] ### import design signature (24): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1 sns=1 ppa_info=1
[07/19 01:26:10   1146s] ### Time Record (globalDetailRoute) is uninstalled.
[07/19 01:26:10   1146s] #
[07/19 01:26:10   1146s] #  Scalability Statistics
[07/19 01:26:10   1146s] #
[07/19 01:26:10   1146s] #-------------------------+---------+-------------+------------+
[07/19 01:26:10   1146s] #  globalDetailRoute      | cpu time| elapsed time| scalability|
[07/19 01:26:10   1146s] #-------------------------+---------+-------------+------------+
[07/19 01:26:10   1146s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[07/19 01:26:10   1146s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[07/19 01:26:10   1146s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[07/19 01:26:10   1146s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[07/19 01:26:10   1146s] #  DB Export              | 00:00:01|     00:00:00|         1.0|
[07/19 01:26:10   1146s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[07/19 01:26:10   1146s] #  Data Preparation       | 00:00:04|     00:00:04|         1.0|
[07/19 01:26:10   1146s] #  Line Assignment        | 00:00:01|     00:00:01|         1.0|
[07/19 01:26:10   1146s] #  Detail Routing         | 00:00:10|     00:00:02|         6.1|
[07/19 01:26:10   1146s] #  Entire Command         | 00:00:17|     00:00:08|         2.3|
[07/19 01:26:10   1146s] #-------------------------+---------+-------------+------------+
[07/19 01:26:10   1146s] #
[07/19 01:26:10   1146s] #% End globalDetailRoute (date=07/19 01:26:10, total cpu=0:00:17.4, real=0:00:08.0, peak res=4148.9M, current mem=4148.9M)
[07/19 01:26:10   1146s]         NanoRoute done. (took cpu=0:00:17.4 real=0:00:07.7)
[07/19 01:26:10   1146s]       Clock detailed routing done.
[07/19 01:26:10   1146s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:26:10   1146s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:26:10   1146s] Skipping check of guided vs. routed net lengths.
[07/19 01:26:10   1146s] Set FIXED routing status on 2 net(s)
[07/19 01:26:10   1146s]       Route Remaining Unrouted Nets...
[07/19 01:26:10   1146s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[07/19 01:26:10   1146s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:9792.8M, EPOCH TIME: 1752881170.494307
[07/19 01:26:10   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:10   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:10   1146s] Cell fpga_top LLGs are deleted
[07/19 01:26:10   1146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:10   1146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:10   1146s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881170.494421
[07/19 01:26:10   1146s] [oiLAM] Zs 7, 8
[07/19 01:26:10   1146s] ### Creating LA Mngr. totSessionCpu=0:19:08 mem=9792.8M
[07/19 01:26:10   1146s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:10   1146s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:26:10   1146s] eee: pegSigSF=1.070000
[07/19 01:26:10   1146s] Initializing multi-corner resistance tables ...
[07/19 01:26:10   1146s] eee: Grid unit RC data computation started
[07/19 01:26:10   1146s] eee: Grid unit RC data computation completed
[07/19 01:26:10   1146s] eee: l=1 avDens=0.001547 usedTrk=98.658203 availTrk=63787.500000 sigTrk=98.658203
[07/19 01:26:10   1146s] eee: l=2 avDens=0.011084 usedTrk=663.574602 availTrk=59868.997105 sigTrk=663.574602
[07/19 01:26:10   1146s] eee: l=3 avDens=0.027853 usedTrk=2743.926986 availTrk=98513.483168 sigTrk=2743.926986
[07/19 01:26:10   1146s] eee: l=4 avDens=0.028064 usedTrk=1942.219081 availTrk=69206.837906 sigTrk=1942.219081
[07/19 01:26:10   1146s] eee: l=5 avDens=0.037838 usedTrk=2091.678970 availTrk=55279.733168 sigTrk=2091.678970
[07/19 01:26:10   1146s] eee: l=6 avDens=0.183323 usedTrk=2065.042360 availTrk=11264.472984 sigTrk=2065.042360
[07/19 01:26:10   1146s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:26:10   1146s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:10   1146s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:26:10   1146s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311482 uaWl=0.000000 uaWlH=0.116700 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:26:10   1147s] eee: NetCapCache creation started. (Current Mem: 9792.840M) 
[07/19 01:26:10   1147s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 9792.840M) 
[07/19 01:26:10   1147s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:26:10   1147s] eee: Metal Layers Info:
[07/19 01:26:10   1147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:10   1147s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:26:10   1147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:10   1147s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:26:10   1147s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:10   1147s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:10   1147s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:10   1147s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:10   1147s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:26:10   1147s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:26:10   1147s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:10   1147s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:26:10   1147s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:26:10   1147s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:26:10   1147s] eee: +----------------------------------------------------+
[07/19 01:26:10   1147s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:26:10   1147s] eee: +----------------------------------------------------+
[07/19 01:26:10   1147s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:26:10   1147s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:26:10   1147s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:26:10   1147s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:26:10   1147s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:26:10   1147s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:26:10   1147s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:26:10   1147s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:10   1147s] ### Creating LA Mngr, finished. totSessionCpu=0:19:08 mem=9792.8M
[07/19 01:26:10   1147s] Running pre-eGR process
[07/19 01:26:10   1147s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:26:10   1147s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:26:10   1147s] [NR-eGR] Started Early Global Route ( Curr Mem: 8.92 MB )
[07/19 01:26:10   1147s] (I)      Initializing eGR engine (regular)
[07/19 01:26:10   1147s] Set min layer with design mode ( 1 )
[07/19 01:26:10   1147s] Set max layer with design mode ( 7 )
[07/19 01:26:10   1147s] (I)      clean place blk overflow:
[07/19 01:26:10   1147s] (I)      H : enabled 1.00 0
[07/19 01:26:10   1147s] (I)      V : enabled 1.00 0
[07/19 01:26:10   1147s] (I)      Initializing eGR engine (regular)
[07/19 01:26:10   1147s] Set min layer with design mode ( 1 )
[07/19 01:26:10   1147s] Set max layer with design mode ( 7 )
[07/19 01:26:10   1147s] (I)      clean place blk overflow:
[07/19 01:26:10   1147s] (I)      H : enabled 1.00 0
[07/19 01:26:10   1147s] (I)      V : enabled 1.00 0
[07/19 01:26:10   1147s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 8.92 MB )
[07/19 01:26:10   1147s] (I)      Running eGR Regular flow
[07/19 01:26:10   1147s] (I)      # wire layers (front) : 8
[07/19 01:26:10   1147s] (I)      # wire layers (back)  : 0
[07/19 01:26:10   1147s] (I)      min wire layer : 1
[07/19 01:26:10   1147s] (I)      max wire layer : 7
[07/19 01:26:10   1147s] (I)      # cut layers (front) : 7
[07/19 01:26:10   1147s] (I)      # cut layers (back)  : 0
[07/19 01:26:10   1147s] (I)      min cut layer : 1
[07/19 01:26:10   1147s] (I)      max cut layer : 6
[07/19 01:26:10   1147s] (I)      ================================= Layers =================================
[07/19 01:26:10   1147s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:10   1147s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:26:10   1147s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:10   1147s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:26:10   1147s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:10   1147s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:10   1147s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:10   1147s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:10   1147s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:26:10   1147s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:26:10   1147s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:26:10   1147s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:10   1147s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:26:10   1147s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:26:10   1147s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:26:10   1147s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:26:10   1147s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:10   1147s] (I)      Started Import and model ( Curr Mem: 8.92 MB )
[07/19 01:26:10   1147s] (I)      == Non-default Options ==
[07/19 01:26:10   1147s] (I)      Maximum routing layer                              : 7
[07/19 01:26:10   1147s] (I)      Minimum routing layer                              : 1
[07/19 01:26:10   1147s] (I)      Top routing layer                                  : 7
[07/19 01:26:10   1147s] (I)      Bottom routing layer                               : 1
[07/19 01:26:10   1147s] (I)      Number of threads                                  : 8
[07/19 01:26:10   1147s] (I)      Route tie net to shape                             : auto
[07/19 01:26:10   1147s] (I)      Method to set GCell size                           : row
[07/19 01:26:10   1147s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:26:10   1147s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:26:10   1147s] (I)      ============== Pin Summary ==============
[07/19 01:26:10   1147s] (I)      +-------+--------+---------+------------+
[07/19 01:26:10   1147s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:26:10   1147s] (I)      +-------+--------+---------+------------+
[07/19 01:26:10   1147s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:26:10   1147s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:26:10   1147s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:26:10   1147s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:26:10   1147s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:26:10   1147s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:26:10   1147s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:26:10   1147s] (I)      +-------+--------+---------+------------+
[07/19 01:26:10   1147s] (I)      Custom ignore net properties:
[07/19 01:26:10   1147s] (I)      1 : NotLegal
[07/19 01:26:10   1147s] (I)      Default ignore net properties:
[07/19 01:26:10   1147s] (I)      1 : Special
[07/19 01:26:10   1147s] (I)      2 : Analog
[07/19 01:26:10   1147s] (I)      3 : Fixed
[07/19 01:26:10   1147s] (I)      4 : Skipped
[07/19 01:26:10   1147s] (I)      5 : MixedSignal
[07/19 01:26:10   1147s] (I)      Prerouted net properties:
[07/19 01:26:10   1147s] (I)      1 : NotLegal
[07/19 01:26:10   1147s] (I)      2 : Special
[07/19 01:26:10   1147s] (I)      3 : Analog
[07/19 01:26:10   1147s] (I)      4 : Fixed
[07/19 01:26:10   1147s] (I)      5 : Skipped
[07/19 01:26:10   1147s] (I)      6 : MixedSignal
[07/19 01:26:10   1147s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:26:10   1147s] (I)      Use row-based GCell size
[07/19 01:26:10   1147s] (I)      Use row-based GCell align
[07/19 01:26:10   1147s] (I)      layer 0 area = 90000
[07/19 01:26:10   1147s] (I)      layer 1 area = 144000
[07/19 01:26:10   1147s] (I)      layer 2 area = 144000
[07/19 01:26:10   1147s] (I)      layer 3 area = 144000
[07/19 01:26:10   1147s] (I)      layer 4 area = 144000
[07/19 01:26:10   1147s] (I)      layer 5 area = 0
[07/19 01:26:10   1147s] (I)      layer 6 area = 0
[07/19 01:26:10   1147s] (I)      GCell unit size   : 3780
[07/19 01:26:10   1147s] (I)      GCell multiplier  : 1
[07/19 01:26:10   1147s] (I)      GCell row height  : 3780
[07/19 01:26:10   1147s] (I)      Actual row height : 3780
[07/19 01:26:10   1147s] (I)      GCell align ref   : 425480 425420
[07/19 01:26:10   1147s] [NR-eGR] Track table information for default rule: 
[07/19 01:26:10   1147s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:26:10   1147s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:26:10   1147s] (I)      ================ Default via =================
[07/19 01:26:10   1147s] (I)      +---+-------------------+--------------------+
[07/19 01:26:10   1147s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:26:10   1147s] (I)      +---+-------------------+--------------------+
[07/19 01:26:10   1147s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:26:10   1147s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:26:10   1147s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:26:10   1147s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:26:10   1147s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:26:10   1147s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:26:10   1147s] (I)      +---+-------------------+--------------------+
[07/19 01:26:10   1147s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:26:10   1147s] [NR-eGR] Read 33388 PG shapes
[07/19 01:26:10   1147s] [NR-eGR] Read 0 clock shapes
[07/19 01:26:10   1147s] [NR-eGR] Read 0 other shapes
[07/19 01:26:10   1147s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:26:10   1147s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:26:10   1147s] [NR-eGR] #Instance Blockages : 1249345
[07/19 01:26:10   1147s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:26:10   1147s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:26:10   1147s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:26:10   1147s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:26:10   1147s] [NR-eGR] #Other Blockages    : 0
[07/19 01:26:10   1147s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:26:10   1147s] [NR-eGR] #prerouted nets         : 2
[07/19 01:26:10   1147s] [NR-eGR] #prerouted special nets : 0
[07/19 01:26:10   1147s] [NR-eGR] #prerouted wires        : 17860
[07/19 01:26:10   1147s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:26:10   1147s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:26:10   1147s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:26:10   1147s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:26:10   1147s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:26:10   1147s] (I)      handle routing halo
[07/19 01:26:10   1147s] (I)      Reading macro buffers
[07/19 01:26:10   1147s] (I)      Number of macro buffers: 0
[07/19 01:26:10   1147s] (I)      early_global_route_priority property id does not exist.
[07/19 01:26:10   1147s] (I)      Read Num Blocks=1282733  Num Prerouted Wires=17860  Num CS=0
[07/19 01:26:10   1147s] (I)      Layer 0 (V) : #blockages 1226849 : #preroutes 5403
[07/19 01:26:10   1147s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 10988
[07/19 01:26:10   1147s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1421
[07/19 01:26:10   1147s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 44
[07/19 01:26:10   1147s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 4
[07/19 01:26:10   1147s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:26:10   1147s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:26:11   1147s] (I)      Number of ignored nets                =      2
[07/19 01:26:11   1147s] (I)      Number of connected nets              =      0
[07/19 01:26:11   1147s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:26:11   1147s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:26:11   1147s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:26:11   1147s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:26:11   1147s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:26:11   1147s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:26:11   1147s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:26:11   1147s] (I)      Ndr track 0 does not exist
[07/19 01:26:11   1147s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:26:11   1147s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:26:11   1147s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:26:11   1147s] (I)      Site width          :   480  (dbu)
[07/19 01:26:11   1147s] (I)      Row height          :  3780  (dbu)
[07/19 01:26:11   1147s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:26:11   1147s] (I)      GCell width         :  3780  (dbu)
[07/19 01:26:11   1147s] (I)      GCell height        :  3780  (dbu)
[07/19 01:26:11   1147s] (I)      Grid                :   491   516     7
[07/19 01:26:11   1147s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:26:11   1147s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:26:11   1147s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:26:11   1147s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:26:11   1147s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:26:11   1147s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:26:11   1147s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:26:11   1147s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:26:11   1147s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:26:11   1147s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:26:11   1147s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:26:11   1147s] (I)      --------------------------------------------------------
[07/19 01:26:11   1147s] 
[07/19 01:26:11   1147s] [NR-eGR] ============ Routing rule table ============
[07/19 01:26:11   1147s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:26:11   1147s] [NR-eGR] ========================================
[07/19 01:26:11   1147s] [NR-eGR] 
[07/19 01:26:11   1147s] (I)      ==== NDR : (Default) ====
[07/19 01:26:11   1147s] (I)      +--------------+--------+
[07/19 01:26:11   1147s] (I)      |           ID |      0 |
[07/19 01:26:11   1147s] (I)      |      Default |    yes |
[07/19 01:26:11   1147s] (I)      |  Clk Special |     no |
[07/19 01:26:11   1147s] (I)      | Hard spacing |     no |
[07/19 01:26:11   1147s] (I)      |    NDR track | (none) |
[07/19 01:26:11   1147s] (I)      |      NDR via | (none) |
[07/19 01:26:11   1147s] (I)      |  Extra space |      0 |
[07/19 01:26:11   1147s] (I)      |      Shields |      0 |
[07/19 01:26:11   1147s] (I)      |   Demand (H) |      1 |
[07/19 01:26:11   1147s] (I)      |   Demand (V) |      1 |
[07/19 01:26:11   1147s] (I)      |        #Nets |  38031 |
[07/19 01:26:11   1147s] (I)      +--------------+--------+
[07/19 01:26:11   1147s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:11   1147s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:26:11   1147s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:11   1147s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:26:11   1147s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:26:11   1147s] (I)      =============== Blocked Tracks ===============
[07/19 01:26:11   1147s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:11   1147s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:26:11   1147s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:11   1147s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:26:11   1147s] (I)      |     2 | 2280204 |   979479 |        42.96% |
[07/19 01:26:11   1147s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:26:11   1147s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:26:11   1147s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:26:11   1147s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:26:11   1147s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:26:11   1147s] (I)      +-------+---------+----------+---------------+
[07/19 01:26:11   1147s] (I)      Finished Import and model ( CPU: 0.51 sec, Real: 0.46 sec, Curr Mem: 8.96 MB )
[07/19 01:26:11   1147s] (I)      Delete wires for 38031 nets (async)
[07/19 01:26:11   1147s] (I)      Reset routing kernel
[07/19 01:26:11   1147s] (I)      Started Global Routing ( Curr Mem: 8.96 MB )
[07/19 01:26:11   1147s] (I)      totalPins=118054  totalGlobalPin=114821 (97.26%)
[07/19 01:26:11   1147s] (I)      ================== Net Group Info ===================
[07/19 01:26:11   1147s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:11   1147s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:26:11   1147s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:11   1147s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:26:11   1147s] (I)      +----+----------------+--------------+--------------+
[07/19 01:26:11   1147s] (I)      total 2D Cap : 5027910 = (2476230 H, 2551680 V)
[07/19 01:26:11   1147s] (I)      total 2D Demand : 26982 = (10054 H, 16928 V)
[07/19 01:26:11   1147s] (I)      init route region map
[07/19 01:26:11   1147s] (I)      #blocked GCells = 73008
[07/19 01:26:11   1147s] (I)      #regions = 1
[07/19 01:26:11   1147s] (I)      init safety region map
[07/19 01:26:11   1147s] (I)      #blocked GCells = 73008
[07/19 01:26:11   1147s] (I)      #regions = 1
[07/19 01:26:11   1147s] (I)      Adjusted 0 GCells for pin access
[07/19 01:26:11   1147s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:26:11   1147s] (I)      
[07/19 01:26:11   1147s] (I)      ============  Phase 1a Route ============
[07/19 01:26:11   1148s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 25
[07/19 01:26:11   1148s] (I)      Usage: 321910 = (158691 H, 163219 V) = (6.41% H, 6.40% V) = (5.999e+05um H, 6.170e+05um V)
[07/19 01:26:11   1148s] (I)      
[07/19 01:26:11   1148s] (I)      ============  Phase 1b Route ============
[07/19 01:26:11   1148s] (I)      Usage: 321926 = (158702 H, 163224 V) = (6.41% H, 6.40% V) = (5.999e+05um H, 6.170e+05um V)
[07/19 01:26:11   1148s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.216880e+06um
[07/19 01:26:11   1148s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/19 01:26:11   1148s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:26:11   1148s] (I)      
[07/19 01:26:11   1148s] (I)      ============  Phase 1c Route ============
[07/19 01:26:11   1148s] (I)      Level2 Grid: 99 x 104
[07/19 01:26:11   1148s] (I)      Usage: 321926 = (158702 H, 163224 V) = (6.41% H, 6.40% V) = (5.999e+05um H, 6.170e+05um V)
[07/19 01:26:11   1148s] (I)      
[07/19 01:26:11   1148s] (I)      ============  Phase 1d Route ============
[07/19 01:26:11   1148s] (I)      Usage: 321926 = (158702 H, 163224 V) = (6.41% H, 6.40% V) = (5.999e+05um H, 6.170e+05um V)
[07/19 01:26:11   1148s] (I)      
[07/19 01:26:11   1148s] (I)      ============  Phase 1e Route ============
[07/19 01:26:11   1148s] (I)      Usage: 321926 = (158702 H, 163224 V) = (6.41% H, 6.40% V) = (5.999e+05um H, 6.170e+05um V)
[07/19 01:26:11   1148s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.216880e+06um
[07/19 01:26:11   1148s] (I)      
[07/19 01:26:11   1148s] (I)      ============  Phase 1l Route ============
[07/19 01:26:11   1149s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:26:11   1149s] (I)      Layer  1:     694446      3101       104     1190542      800769    (59.79%) 
[07/19 01:26:11   1149s] (I)      Layer  2:    1332571    164490         2      832788     1442772    (36.60%) 
[07/19 01:26:11   1149s] (I)      Layer  3:     881689    137075         1     1018726      972586    (51.16%) 
[07/19 01:26:11   1149s] (I)      Layer  4:    1018568     26737         0     1152315     1123245    (50.64%) 
[07/19 01:26:11   1149s] (I)      Layer  5:     877345     14191         0     1019056      972255    (51.18%) 
[07/19 01:26:11   1149s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:26:11   1149s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:26:11   1149s] (I)      Total:       5061478    345594       107     5516317     5539074    (49.90%) 
[07/19 01:26:11   1149s] (I)      
[07/19 01:26:11   1149s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:26:11   1149s] [NR-eGR]                        OverCon            
[07/19 01:26:11   1149s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:26:11   1149s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:26:11   1149s] [NR-eGR] ----------------------------------------------
[07/19 01:26:11   1149s] [NR-eGR]  Metal1 ( 1)       103( 0.10%)   ( 0.10%) 
[07/19 01:26:11   1149s] [NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:26:11   1149s] [NR-eGR] ----------------------------------------------
[07/19 01:26:11   1149s] [NR-eGR]        Total       106( 0.01%)   ( 0.01%) 
[07/19 01:26:11   1149s] [NR-eGR] 
[07/19 01:26:11   1149s] (I)      Finished Global Routing ( CPU: 1.52 sec, Real: 0.51 sec, Curr Mem: 8.98 MB )
[07/19 01:26:11   1149s] (I)      Updating congestion map
[07/19 01:26:11   1149s] (I)      total 2D Cap : 5072027 = (2493496 H, 2578531 V)
[07/19 01:26:11   1149s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:26:11   1149s] (I)      Running track assignment and export wires
[07/19 01:26:11   1149s] (I)      ============= Track Assignment ============
[07/19 01:26:11   1149s] (I)      Started Track Assignment (8T) ( Curr Mem: 8.97 MB )
[07/19 01:26:11   1149s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:26:11   1149s] (I)      Run Multi-thread track assignment
[07/19 01:26:11   1149s] (I)      Finished Track Assignment (8T) ( CPU: 0.56 sec, Real: 0.10 sec, Curr Mem: 9.02 MB )
[07/19 01:26:11   1149s] (I)      Started Export ( Curr Mem: 9.02 MB )
[07/19 01:26:11   1149s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:26:11   1149s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:26:11   1149s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:11   1150s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:26:11   1150s] [NR-eGR] ---------------------------------------
[07/19 01:26:11   1150s] [NR-eGR]  Metal1     (1V)        109050  122201 
[07/19 01:26:11   1150s] [NR-eGR]  Metal2     (2H)        535075   82233 
[07/19 01:26:11   1150s] [NR-eGR]  Metal3     (3V)        512650    5235 
[07/19 01:26:11   1150s] [NR-eGR]  Metal4     (4H)         95946    1837 
[07/19 01:26:11   1150s] [NR-eGR]  Metal5     (5V)         54034       2 
[07/19 01:26:11   1150s] [NR-eGR]  TopMetal1  (6H)             0       0 
[07/19 01:26:11   1150s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:26:11   1150s] [NR-eGR] ---------------------------------------
[07/19 01:26:11   1150s] [NR-eGR]             Total      1306754  211508 
[07/19 01:26:11   1150s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:11   1150s] [NR-eGR] Total half perimeter of net bounding box: 1123633um
[07/19 01:26:11   1150s] [NR-eGR] Total length: 1306754um, number of vias: 211508
[07/19 01:26:11   1150s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:26:11   1150s] (I)      == Layer wire length by net rule ==
[07/19 01:26:11   1150s] (I)                           Default 
[07/19 01:26:11   1150s] (I)      -----------------------------
[07/19 01:26:11   1150s] (I)       Metal1     (1V)    109050um 
[07/19 01:26:11   1150s] (I)       Metal2     (2H)    535075um 
[07/19 01:26:11   1150s] (I)       Metal3     (3V)    512650um 
[07/19 01:26:11   1150s] (I)       Metal4     (4H)     95946um 
[07/19 01:26:11   1150s] (I)       Metal5     (5V)     54034um 
[07/19 01:26:11   1150s] (I)       TopMetal1  (6H)         0um 
[07/19 01:26:11   1150s] (I)       TopMetal2  (7V)         0um 
[07/19 01:26:11   1150s] (I)      -----------------------------
[07/19 01:26:11   1150s] (I)                  Total  1306754um 
[07/19 01:26:11   1150s] (I)      == Layer via count by net rule ==
[07/19 01:26:11   1150s] (I)                         Default 
[07/19 01:26:11   1150s] (I)      ---------------------------
[07/19 01:26:11   1150s] (I)       Metal1     (1V)    122201 
[07/19 01:26:11   1150s] (I)       Metal2     (2H)     82233 
[07/19 01:26:11   1150s] (I)       Metal3     (3V)      5235 
[07/19 01:26:11   1150s] (I)       Metal4     (4H)      1837 
[07/19 01:26:11   1150s] (I)       Metal5     (5V)         2 
[07/19 01:26:11   1150s] (I)       TopMetal1  (6H)         0 
[07/19 01:26:11   1150s] (I)       TopMetal2  (7V)         0 
[07/19 01:26:11   1150s] (I)      ---------------------------
[07/19 01:26:11   1150s] (I)                  Total   211508 
[07/19 01:26:11   1150s] (I)      Finished Export ( CPU: 0.49 sec, Real: 0.26 sec, Curr Mem: 9.02 MB )
[07/19 01:26:11   1150s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.14 sec, Real: 1.39 sec, Curr Mem: 9.02 MB )
[07/19 01:26:11   1150s] [NR-eGR] Finished Early Global Route ( CPU: 3.16 sec, Real: 1.40 sec, Curr Mem: 8.92 MB )
[07/19 01:26:11   1150s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:26:11   1150s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:26:11   1150s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:26:11   1150s] (I)       Early Global Route                             100.00%  2422.95 sec  2424.35 sec  1.40 sec  3.16 sec 
[07/19 01:26:11   1150s] (I)       +-Early Global Route kernel                     98.94%  2422.95 sec  2424.34 sec  1.39 sec  3.14 sec 
[07/19 01:26:11   1150s] (I)       | +-Import and model                            32.68%  2422.95 sec  2423.41 sec  0.46 sec  0.51 sec 
[07/19 01:26:11   1150s] (I)       | | +-Create place DB                            9.43%  2422.95 sec  2423.08 sec  0.13 sec  0.13 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Import place data                        9.42%  2422.95 sec  2423.08 sec  0.13 sec  0.13 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read instances and placement           2.16%  2422.95 sec  2422.98 sec  0.03 sec  0.03 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read nets                              7.10%  2422.98 sec  2423.08 sec  0.10 sec  0.10 sec 
[07/19 01:26:11   1150s] (I)       | | +-Create route DB                           22.09%  2423.08 sec  2423.39 sec  0.31 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Import route data (8T)                  22.06%  2423.08 sec  2423.39 sec  0.31 sec  0.36 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read blockages ( Layer 1-7 )           8.98%  2423.11 sec  2423.23 sec  0.13 sec  0.14 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read routing blockages               0.00%  2423.11 sec  2423.11 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read bump blockages                  0.00%  2423.11 sec  2423.11 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read instance blockages              8.35%  2423.11 sec  2423.22 sec  0.12 sec  0.12 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read PG blockages                    0.35%  2423.23 sec  2423.23 sec  0.00 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read clock blockages                 0.00%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read other blockages                 0.00%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read halo blockages                  0.05%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read blackboxes                        0.00%  2423.23 sec  2423.23 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read prerouted                         0.58%  2423.23 sec  2423.24 sec  0.01 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Read nets                              0.93%  2423.24 sec  2423.25 sec  0.01 sec  0.03 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Set up via pillars                     0.70%  2423.26 sec  2423.27 sec  0.01 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Initialize 3D grid graph               0.33%  2423.27 sec  2423.28 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Model blockage capacity                7.30%  2423.28 sec  2423.38 sec  0.10 sec  0.10 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Initialize 3D capacity               6.85%  2423.28 sec  2423.38 sec  0.10 sec  0.10 sec 
[07/19 01:26:11   1150s] (I)       | | +-Read aux data                              0.00%  2423.39 sec  2423.39 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | +-Others data preparation                    0.00%  2423.39 sec  2423.39 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | +-Create route kernel                        0.70%  2423.39 sec  2423.40 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | +-Global Routing                              36.51%  2423.41 sec  2423.93 sec  0.51 sec  1.52 sec 
[07/19 01:26:11   1150s] (I)       | | +-Initialization                             1.07%  2423.41 sec  2423.43 sec  0.01 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | +-Net group 1                               33.87%  2423.43 sec  2423.90 sec  0.48 sec  1.49 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Generate topology (8T)                   2.30%  2423.43 sec  2423.46 sec  0.03 sec  0.17 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1a                                 7.42%  2423.52 sec  2423.63 sec  0.10 sec  0.33 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Pattern routing (8T)                   5.01%  2423.52 sec  2423.59 sec  0.07 sec  0.29 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.25%  2423.59 sec  2423.61 sec  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Add via demand to 2D                   1.06%  2423.61 sec  2423.63 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1b                                 3.77%  2423.63 sec  2423.68 sec  0.05 sec  0.08 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Monotonic routing (8T)                 1.75%  2423.63 sec  2423.65 sec  0.02 sec  0.05 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1c                                 1.71%  2423.68 sec  2423.70 sec  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Two level Routing                      1.70%  2423.68 sec  2423.70 sec  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Two Level Routing (Regular)          1.42%  2423.68 sec  2423.70 sec  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Two Level Routing (Strong)           0.17%  2423.70 sec  2423.70 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1d                                 5.15%  2423.70 sec  2423.78 sec  0.07 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Detoured routing (8T)                  5.14%  2423.70 sec  2423.78 sec  0.07 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1e                                 0.66%  2423.78 sec  2423.79 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Route legalization                     0.59%  2423.78 sec  2423.79 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | | | | | +-Legalize Blockage Violations         0.59%  2423.78 sec  2423.79 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Phase 1l                                 8.39%  2423.79 sec  2423.90 sec  0.12 sec  0.44 sec 
[07/19 01:26:11   1150s] (I)       | | | | +-Layer assignment (8T)                  7.63%  2423.80 sec  2423.90 sec  0.11 sec  0.43 sec 
[07/19 01:26:11   1150s] (I)       | +-Export cong map                              3.19%  2423.93 sec  2423.97 sec  0.04 sec  0.04 sec 
[07/19 01:26:11   1150s] (I)       | | +-Export 2D cong map                         0.91%  2423.96 sec  2423.97 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | +-Extract Global 3D Wires                      0.75%  2423.97 sec  2423.98 sec  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)       | +-Track Assignment (8T)                        6.79%  2423.98 sec  2424.08 sec  0.10 sec  0.56 sec 
[07/19 01:26:11   1150s] (I)       | | +-Initialization                             0.15%  2423.98 sec  2423.98 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | | +-Track Assignment Kernel                    6.51%  2423.98 sec  2424.08 sec  0.09 sec  0.55 sec 
[07/19 01:26:11   1150s] (I)       | | +-Free Memory                                0.00%  2424.08 sec  2424.08 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | +-Export                                      18.49%  2424.08 sec  2424.34 sec  0.26 sec  0.49 sec 
[07/19 01:26:11   1150s] (I)       | | +-Export DB wires                            7.21%  2424.08 sec  2424.18 sec  0.10 sec  0.26 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Export all nets (8T)                     6.37%  2424.08 sec  2424.17 sec  0.09 sec  0.20 sec 
[07/19 01:26:11   1150s] (I)       | | | +-Set wire vias (8T)                       0.50%  2424.17 sec  2424.18 sec  0.01 sec  0.05 sec 
[07/19 01:26:11   1150s] (I)       | | +-Report wirelength                          9.97%  2424.18 sec  2424.32 sec  0.14 sec  0.14 sec 
[07/19 01:26:11   1150s] (I)       | | +-Update net boxes                           1.28%  2424.32 sec  2424.34 sec  0.02 sec  0.08 sec 
[07/19 01:26:11   1150s] (I)       | | +-Update timing                              0.00%  2424.34 sec  2424.34 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)       | +-Postprocess design                           0.00%  2424.34 sec  2424.34 sec  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)      ======================= Summary by functions ========================
[07/19 01:26:11   1150s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:26:11   1150s] (I)      ---------------------------------------------------------------------
[07/19 01:26:11   1150s] (I)        0  Early Global Route                  100.00%  1.40 sec  3.16 sec 
[07/19 01:26:11   1150s] (I)        1  Early Global Route kernel            98.94%  1.39 sec  3.14 sec 
[07/19 01:26:11   1150s] (I)        2  Global Routing                       36.51%  0.51 sec  1.52 sec 
[07/19 01:26:11   1150s] (I)        2  Import and model                     32.68%  0.46 sec  0.51 sec 
[07/19 01:26:11   1150s] (I)        2  Export                               18.49%  0.26 sec  0.49 sec 
[07/19 01:26:11   1150s] (I)        2  Track Assignment (8T)                 6.79%  0.10 sec  0.56 sec 
[07/19 01:26:11   1150s] (I)        2  Export cong map                       3.19%  0.04 sec  0.04 sec 
[07/19 01:26:11   1150s] (I)        2  Extract Global 3D Wires               0.75%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        3  Net group 1                          33.87%  0.48 sec  1.49 sec 
[07/19 01:26:11   1150s] (I)        3  Create route DB                      22.09%  0.31 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)        3  Report wirelength                     9.97%  0.14 sec  0.14 sec 
[07/19 01:26:11   1150s] (I)        3  Create place DB                       9.43%  0.13 sec  0.13 sec 
[07/19 01:26:11   1150s] (I)        3  Export DB wires                       7.21%  0.10 sec  0.26 sec 
[07/19 01:26:11   1150s] (I)        3  Track Assignment Kernel               6.51%  0.09 sec  0.55 sec 
[07/19 01:26:11   1150s] (I)        3  Update net boxes                      1.28%  0.02 sec  0.08 sec 
[07/19 01:26:11   1150s] (I)        3  Initialization                        1.22%  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        3  Export 2D cong map                    0.91%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        3  Create route kernel                   0.70%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        4  Import route data (8T)               22.06%  0.31 sec  0.36 sec 
[07/19 01:26:11   1150s] (I)        4  Import place data                     9.42%  0.13 sec  0.13 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1l                              8.39%  0.12 sec  0.44 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1a                              7.42%  0.10 sec  0.33 sec 
[07/19 01:26:11   1150s] (I)        4  Export all nets (8T)                  6.37%  0.09 sec  0.20 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1d                              5.15%  0.07 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1b                              3.77%  0.05 sec  0.08 sec 
[07/19 01:26:11   1150s] (I)        4  Generate topology (8T)                2.30%  0.03 sec  0.17 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1c                              1.71%  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        4  Phase 1e                              0.66%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        4  Set wire vias (8T)                    0.50%  0.01 sec  0.05 sec 
[07/19 01:26:11   1150s] (I)        5  Read blockages ( Layer 1-7 )          8.98%  0.13 sec  0.14 sec 
[07/19 01:26:11   1150s] (I)        5  Read nets                             8.04%  0.11 sec  0.13 sec 
[07/19 01:26:11   1150s] (I)        5  Layer assignment (8T)                 7.63%  0.11 sec  0.43 sec 
[07/19 01:26:11   1150s] (I)        5  Model blockage capacity               7.30%  0.10 sec  0.10 sec 
[07/19 01:26:11   1150s] (I)        5  Detoured routing (8T)                 5.14%  0.07 sec  0.37 sec 
[07/19 01:26:11   1150s] (I)        5  Pattern routing (8T)                  5.01%  0.07 sec  0.29 sec 
[07/19 01:26:11   1150s] (I)        5  Read instances and placement          2.16%  0.03 sec  0.03 sec 
[07/19 01:26:11   1150s] (I)        5  Monotonic routing (8T)                1.75%  0.02 sec  0.05 sec 
[07/19 01:26:11   1150s] (I)        5  Two level Routing                     1.70%  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        5  Pattern Routing Avoiding Blockages    1.25%  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        5  Add via demand to 2D                  1.06%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        5  Set up via pillars                    0.70%  0.01 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        5  Route legalization                    0.59%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        5  Read prerouted                        0.58%  0.01 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        5  Initialize 3D grid graph              0.33%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read instance blockages               8.35%  0.12 sec  0.12 sec 
[07/19 01:26:11   1150s] (I)        6  Initialize 3D capacity                6.85%  0.10 sec  0.10 sec 
[07/19 01:26:11   1150s] (I)        6  Two Level Routing (Regular)           1.42%  0.02 sec  0.02 sec 
[07/19 01:26:11   1150s] (I)        6  Legalize Blockage Violations          0.59%  0.01 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        6  Read PG blockages                     0.35%  0.00 sec  0.01 sec 
[07/19 01:26:11   1150s] (I)        6  Two Level Routing (Strong)            0.17%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read halo blockages                   0.05%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[07/19 01:26:11   1150s] Running post-eGR process
[07/19 01:26:11   1150s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.2 real=0:00:01.5)
[07/19 01:26:11   1150s]     Routing using NR in eGR->NR Step done.
[07/19 01:26:12   1150s] Net route status summary:
[07/19 01:26:12   1150s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:12   1150s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:12   1150s] 
[07/19 01:26:12   1150s] CCOPT: Done with clock implementation routing.
[07/19 01:26:12   1150s] 
[07/19 01:26:12   1150s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:22.2 real=0:00:10.6)
[07/19 01:26:12   1150s]   Clock implementation routing done.
[07/19 01:26:12   1150s]   Leaving CCOpt scope - extractRC...
[07/19 01:26:12   1150s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[07/19 01:26:12   1150s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:26:12   1150s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:26:12   1150s] RC Extraction called in multi-corner(2) mode.
[07/19 01:26:12   1150s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:26:12   1150s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:26:12   1150s] RCMode: PreRoute
[07/19 01:26:12   1150s]       RC Corner Indexes            0       1   
[07/19 01:26:12   1150s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:26:12   1150s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:26:12   1150s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:26:12   1150s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:26:12   1150s] Shrink Factor                : 1.00000
[07/19 01:26:12   1150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:26:12   1150s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:26:12   1150s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:26:12   1150s] eee: pegSigSF=1.070000
[07/19 01:26:12   1150s] Initializing multi-corner resistance tables ...
[07/19 01:26:12   1150s] eee: Grid unit RC data computation started
[07/19 01:26:12   1150s] eee: Grid unit RC data computation completed
[07/19 01:26:12   1150s] eee: l=1 avDens=0.041297 usedTrk=2983.492859 availTrk=72245.201060 sigTrk=2983.492859
[07/19 01:26:12   1150s] eee: l=2 avDens=0.146328 usedTrk=14378.352363 availTrk=98260.908653 sigTrk=14378.352363
[07/19 01:26:12   1150s] eee: l=3 avDens=0.128891 usedTrk=15650.885843 availTrk=121427.737144 sigTrk=15650.885843
[07/19 01:26:12   1150s] eee: l=4 avDens=0.034349 usedTrk=4429.476222 availTrk=128954.876858 sigTrk=4429.476222
[07/19 01:26:12   1150s] eee: l=5 avDens=0.036030 usedTrk=3519.650932 availTrk=97685.778109 sigTrk=3519.650932
[07/19 01:26:12   1150s] eee: l=6 avDens=0.183081 usedTrk=2065.055058 availTrk=11279.472984 sigTrk=2065.055058
[07/19 01:26:12   1150s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:26:12   1150s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:12   1150s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:26:12   1150s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.311960 uaWl=1.000000 uaWlH=0.117100 aWlH=0.000000 lMod=0 pMax=0.820100 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:26:12   1150s] eee: NetCapCache creation started. (Current Mem: 9792.840M) 
[07/19 01:26:12   1150s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 9792.840M) 
[07/19 01:26:12   1150s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:26:12   1150s] eee: Metal Layers Info:
[07/19 01:26:12   1150s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:12   1150s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:26:12   1150s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:12   1150s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:26:12   1150s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:12   1150s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:12   1150s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:26:12   1150s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:26:12   1150s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:26:12   1150s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:26:12   1150s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:26:12   1150s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:26:12   1150s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:26:12   1150s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:26:12   1150s] eee: +----------------------------------------------------+
[07/19 01:26:12   1150s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:26:12   1150s] eee: +----------------------------------------------------+
[07/19 01:26:12   1150s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:26:12   1150s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:26:12   1150s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:26:12   1150s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:26:12   1150s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:26:12   1150s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:26:12   1150s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:26:12   1150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 9792.840M)
[07/19 01:26:12   1150s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[07/19 01:26:12   1150s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[07/19 01:26:12   1150s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:26:12   1150s] End AAE Lib Interpolated Model. (MEM=4148.757812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:26:12   1150s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1150s]   Clock DAG hash after routing clock trees: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]   CTS services accumulated run-time stats after routing clock trees:
[07/19 01:26:12   1150s]     delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]     steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]   Clock DAG stats after routing clock trees:
[07/19 01:26:12   1150s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1150s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1150s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1150s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1150s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1150s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]   Clock DAG net violations after routing clock trees:
[07/19 01:26:12   1150s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1150s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[07/19 01:26:12   1150s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1150s]   Primary reporting skew groups after routing clock trees:
[07/19 01:26:12   1150s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1150s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:12   1150s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:12   1150s]   Skew group summary after routing clock trees:
[07/19 01:26:12   1150s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1150s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1150s]   CCOpt::Phase::Routing done. (took cpu=0:00:22.7 real=0:00:11.0)
[07/19 01:26:12   1150s]   CCOpt::Phase::PostConditioning...
[07/19 01:26:12   1150s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:26:12   1150s]   Leaving CCOpt scope - Initializing placement interface...
[07/19 01:26:12   1150s] OPERPROF: Starting DPlace-Init at level 1, MEM:9792.8M, EPOCH TIME: 1752881172.491373
[07/19 01:26:12   1150s] Processing tracks to init pin-track alignment.
[07/19 01:26:12   1150s] z: 1, totalTracks: 1
[07/19 01:26:12   1150s] z: 3, totalTracks: 1
[07/19 01:26:12   1150s] z: 5, totalTracks: 1
[07/19 01:26:12   1150s] z: 7, totalTracks: 1
[07/19 01:26:12   1150s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:12   1150s] Cell fpga_top LLGs are deleted
[07/19 01:26:12   1150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:12   1150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:12   1150s] # Building fpga_top llgBox search-tree.
[07/19 01:26:12   1150s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:9792.8M, EPOCH TIME: 1752881172.506604
[07/19 01:26:12   1150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:12   1150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:12   1150s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:9792.8M, EPOCH TIME: 1752881172.507333
[07/19 01:26:12   1150s] Max number of tech site patterns supported in site array is 256.
[07/19 01:26:12   1150s] Core basic site is CoreSite
[07/19 01:26:12   1150s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:26:12   1150s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:26:12   1150s] Fast DP-INIT is on for default
[07/19 01:26:12   1150s] Keep-away cache is enable on metals: 1-7
[07/19 01:26:12   1150s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[07/19 01:26:12   1150s] Atter site array init, number of instance map data is 0.
[07/19 01:26:12   1150s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.025, REAL:0.013, MEM:9792.8M, EPOCH TIME: 1752881172.520760
[07/19 01:26:12   1150s] 
[07/19 01:26:12   1150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:12   1150s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:12   1150s] OPERPROF:     Starting CMU at level 3, MEM:9792.8M, EPOCH TIME: 1752881172.533817
[07/19 01:26:12   1150s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:9792.8M, EPOCH TIME: 1752881172.535429
[07/19 01:26:12   1150s] 
[07/19 01:26:12   1150s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:26:12   1150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.044, REAL:0.031, MEM:9792.8M, EPOCH TIME: 1752881172.537822
[07/19 01:26:12   1150s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:9792.8M, EPOCH TIME: 1752881172.537863
[07/19 01:26:12   1150s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:9792.8M, EPOCH TIME: 1752881172.538014
[07/19 01:26:12   1150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=9792.8MB).
[07/19 01:26:12   1150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.063, REAL:0.050, MEM:9792.8M, EPOCH TIME: 1752881172.541468
[07/19 01:26:12   1150s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:12   1150s]   Removing CTS place status from clock tree and sinks.
[07/19 01:26:12   1150s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[07/19 01:26:12   1150s]   Legalizer reserving space for clock trees
[07/19 01:26:12   1150s]   PostConditioning...
[07/19 01:26:12   1150s]     PostConditioning active optimizations:
[07/19 01:26:12   1150s]      - DRV fixing with initial upsizing, sizing and buffering
[07/19 01:26:12   1150s]      - Skew fixing with sizing
[07/19 01:26:12   1150s]     
[07/19 01:26:12   1150s]     Currently running CTS, using active skew data
[07/19 01:26:12   1150s]     ProEngine running partially connected to DB
[07/19 01:26:12   1150s]     Reset bufferability constraints...
[07/19 01:26:12   1150s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[07/19 01:26:12   1150s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1150s]     PostConditioning Upsizing To Fix DRVs...
[07/19 01:26:12   1150s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:26:12   1150s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Statistics: Fix DRVs (initial upsizing):
[07/19 01:26:12   1150s]       ========================================
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Cell changes by Net Type:
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       top                0            0           0            0                    0                0
[07/19 01:26:12   1150s]       trunk              0            0           0            0                    0                0
[07/19 01:26:12   1150s]       leaf               0            0           0            0                    0                0
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       Total              0            0           0            0                    0                0
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:26:12   1150s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1150s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1150s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1150s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1150s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1150s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1150s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1150s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:12   1150s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:12   1150s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[07/19 01:26:12   1150s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:12   1150s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:12   1150s]     Recomputing CTS skew targets...
[07/19 01:26:12   1150s]     Resolving skew group constraints...
[07/19 01:26:12   1150s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 21 variables and 46 constraints; tolerance 1
[07/19 01:26:12   1150s]     Resolving skew group constraints done.
[07/19 01:26:12   1150s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1150s]     PostConditioning Fixing DRVs...
[07/19 01:26:12   1150s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:26:12   1150s]       CCOpt-PostConditioning: considered: 2, tested: 2, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Statistics: Fix DRVs (cell sizing):
[07/19 01:26:12   1150s]       ===================================
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Cell changes by Net Type:
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       top                0            0           0            0                    0                0
[07/19 01:26:12   1150s]       trunk              0            0           0            0                    0                0
[07/19 01:26:12   1150s]       leaf               0            0           0            0                    0                0
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       Total              0            0           0            0                    0                0
[07/19 01:26:12   1150s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:26:12   1150s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:26:12   1150s]       
[07/19 01:26:12   1150s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1150s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1150s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1150s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1150s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1150s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1150s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1150s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:12   1150s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:12   1150s]       Skew group summary after 'PostConditioning Fixing DRVs':
[07/19 01:26:12   1150s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.118]
[07/19 01:26:12   1150s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:12   1150s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:12   1150s]     Buffering to fix DRVs...
[07/19 01:26:12   1150s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[07/19 01:26:12   1150s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[07/19 01:26:12   1150s]     Inserted 0 buffers and inverters.
[07/19 01:26:12   1150s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[07/19 01:26:12   1150s]     CCOpt-PostConditioning: nets considered: 2, nets tested: 2, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[07/19 01:26:12   1150s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1150s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1150s]       steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1150s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1150s]       sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1150s]       misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1150s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1150s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1150s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1150s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1150s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1150s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1150s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1150s]           min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:12   1150s]           max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:12   1150s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[07/19 01:26:12   1150s]       skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1151s]       skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1151s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     Slew Diagnostics: After DRV fixing
[07/19 01:26:12   1151s]     ==================================
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     Global Causes:
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     -----
[07/19 01:26:12   1151s]     Cause
[07/19 01:26:12   1151s]     -----
[07/19 01:26:12   1151s]       (empty table)
[07/19 01:26:12   1151s]     -----
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     Top 5 overslews:
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     ---------------------------------
[07/19 01:26:12   1151s]     Overslew    Causes    Driving Pin
[07/19 01:26:12   1151s]     ---------------------------------
[07/19 01:26:12   1151s]       (empty table)
[07/19 01:26:12   1151s]     ---------------------------------
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]     Cause    Occurences
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]       (empty table)
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     Violation diagnostics counts from the 0 nodes that have violations:
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]     Cause    Occurences
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]       (empty table)
[07/19 01:26:12   1151s]     -------------------
[07/19 01:26:12   1151s]     
[07/19 01:26:12   1151s]     PostConditioning Fixing Skew by cell sizing...
[07/19 01:26:12   1151s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1151s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1151s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1151s]       Path optimization required 0 stage delay updates 
[07/19 01:26:12   1151s]       Resized 0 clock insts to decrease delay.
[07/19 01:26:12   1151s]       Fixing short paths with downsize only
[07/19 01:26:12   1151s]       Path optimization required 0 stage delay updates 
[07/19 01:26:12   1151s]       Resized 0 clock insts to increase delay.
[07/19 01:26:12   1151s]       
[07/19 01:26:12   1151s]       Statistics: Fix Skew (cell sizing):
[07/19 01:26:12   1151s]       ===================================
[07/19 01:26:12   1151s]       
[07/19 01:26:12   1151s]       Cell changes by Net Type:
[07/19 01:26:12   1151s]       
[07/19 01:26:12   1151s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1151s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[07/19 01:26:12   1151s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1151s]       top                0            0           0            0                    0                0
[07/19 01:26:12   1151s]       trunk              0            0           0            0                    0                0
[07/19 01:26:12   1151s]       leaf               0            0           0            0                    0                0
[07/19 01:26:12   1151s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1151s]       Total              0            0           0            0                    0                0
[07/19 01:26:12   1151s]       -------------------------------------------------------------------------------------------------
[07/19 01:26:12   1151s]       
[07/19 01:26:12   1151s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[07/19 01:26:12   1151s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[07/19 01:26:12   1151s]       
[07/19 01:26:12   1151s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1151s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         delay calculator: calls=12658, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1151s]         steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1151s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1151s]         sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1151s]         misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1151s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1151s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1151s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1151s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1151s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1151s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1151s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1151s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1151s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1151s]             min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:12   1151s]             max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:12   1151s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[07/19 01:26:12   1151s]         skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1151s]         skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:12   1151s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:12   1151s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:12   1151s]     Reconnecting optimized routes...
[07/19 01:26:12   1151s]     Reset timing graph...
[07/19 01:26:12   1151s] Ignoring AAE DB Resetting ...
[07/19 01:26:12   1151s]     Reset timing graph done.
[07/19 01:26:12   1151s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1151s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[07/19 01:26:12   1151s]     Set dirty flag on 0 instances, 0 nets
[07/19 01:26:12   1151s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[07/19 01:26:12   1151s]   PostConditioning done.
[07/19 01:26:12   1151s] Net route status summary:
[07/19 01:26:12   1151s]   Clock:         2 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=2, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:12   1151s]   Non-clock: 63671 (unrouted=25640, trialRouted=38031, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=25576, (crossesIlmBoundary AND tooFewTerms=0)])
[07/19 01:26:12   1151s]   Update timing and DAG stats after post-conditioning...
[07/19 01:26:12   1151s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1151s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:26:12   1151s] End AAE Lib Interpolated Model. (MEM=4152.960938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:26:12   1151s]   Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:26:12   1151s]   Clock DAG hash after post-conditioning: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:12   1151s]   CTS services accumulated run-time stats after post-conditioning:
[07/19 01:26:12   1151s]     delay calculator: calls=12660, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:12   1151s]     steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:12   1151s]   Clock DAG stats after post-conditioning:
[07/19 01:26:12   1151s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:12   1151s]     sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:12   1151s]     misc counts      : r=2, pp=0, mci=0
[07/19 01:26:12   1151s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:12   1151s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:12   1151s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:12   1151s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:12   1151s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1151s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:12   1151s]   Clock DAG net violations after post-conditioning:
[07/19 01:26:12   1151s]     Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:12   1151s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[07/19 01:26:12   1151s]     Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:12   1151s]   Primary reporting skew groups after post-conditioning:
[07/19 01:26:12   1151s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1151s]         min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:13   1151s]         max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:13   1151s]   Skew group summary after post-conditioning:
[07/19 01:26:13   1151s]     skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1151s]     skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1151s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.6 real=0:00:00.6)
[07/19 01:26:13   1151s]   Setting CTS place status to fixed for clock tree and sinks.
[07/19 01:26:13   1151s]   numClockCells = 3, numClockCellsFixed = 3, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[07/19 01:26:13   1151s]   Post-balance tidy up or trial balance steps...
[07/19 01:26:13   1151s]   Clock DAG hash at end of CTS: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:13   1151s]   CTS services accumulated run-time stats at end of CTS:
[07/19 01:26:13   1151s]     delay calculator: calls=12660, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:13   1151s]     steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG stats at end of CTS:
[07/19 01:26:13   1151s]   ==============================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -------------------------------------------------------
[07/19 01:26:13   1151s]   Cell type                 Count    Area     Capacitance
[07/19 01:26:13   1151s]   -------------------------------------------------------
[07/19 01:26:13   1151s]   Buffers                     0      0.000       0.000
[07/19 01:26:13   1151s]   Inverters                   0      0.000       0.000
[07/19 01:26:13   1151s]   Integrated Clock Gates      0      0.000       0.000
[07/19 01:26:13   1151s]   Discrete Clock Gates        0      0.000       0.000
[07/19 01:26:13   1151s]   Clock Logic                 0      0.000       0.000
[07/19 01:26:13   1151s]   All                         0      0.000       0.000
[07/19 01:26:13   1151s]   -------------------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG miscellaneous counts at end of CTS:
[07/19 01:26:13   1151s]   =============================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   ------------------------------
[07/19 01:26:13   1151s]   Type                     Count
[07/19 01:26:13   1151s]   ------------------------------
[07/19 01:26:13   1151s]   Roots                      2
[07/19 01:26:13   1151s]   Preserved Ports            0
[07/19 01:26:13   1151s]   Multiple Clock Inputs      0
[07/19 01:26:13   1151s]   ------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG sink counts at end of CTS:
[07/19 01:26:13   1151s]   ====================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -------------------------
[07/19 01:26:13   1151s]   Sink type           Count
[07/19 01:26:13   1151s]   -------------------------
[07/19 01:26:13   1151s]   Regular             5397
[07/19 01:26:13   1151s]   Enable Latch           0
[07/19 01:26:13   1151s]   Load Capacitance       0
[07/19 01:26:13   1151s]   Antenna Diode          0
[07/19 01:26:13   1151s]   Node Sink              0
[07/19 01:26:13   1151s]   Total               5397
[07/19 01:26:13   1151s]   -------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG wire lengths at end of CTS:
[07/19 01:26:13   1151s]   =====================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   --------------------
[07/19 01:26:13   1151s]   Type     Wire Length
[07/19 01:26:13   1151s]   --------------------
[07/19 01:26:13   1151s]   Top         0.000
[07/19 01:26:13   1151s]   Trunk       0.000
[07/19 01:26:13   1151s]   Leaf        0.000
[07/19 01:26:13   1151s]   Total       0.000
[07/19 01:26:13   1151s]   --------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG hp wire lengths at end of CTS:
[07/19 01:26:13   1151s]   ========================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -----------------------
[07/19 01:26:13   1151s]   Type     hp Wire Length
[07/19 01:26:13   1151s]   -----------------------
[07/19 01:26:13   1151s]   Top          0.000
[07/19 01:26:13   1151s]   Trunk        0.000
[07/19 01:26:13   1151s]   Leaf         0.000
[07/19 01:26:13   1151s]   Total        0.000
[07/19 01:26:13   1151s]   -----------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG capacitances at end of CTS:
[07/19 01:26:13   1151s]   =====================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   --------------------------------
[07/19 01:26:13   1151s]   Type     Gate     Wire     Total
[07/19 01:26:13   1151s]   --------------------------------
[07/19 01:26:13   1151s]   Top      0.000    0.000    0.000
[07/19 01:26:13   1151s]   Trunk    0.000    0.000    0.000
[07/19 01:26:13   1151s]   Leaf     0.000    0.000    0.000
[07/19 01:26:13   1151s]   Total    0.000    0.000    0.000
[07/19 01:26:13   1151s]   --------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG sink capacitances at end of CTS:
[07/19 01:26:13   1151s]   ==========================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -----------------------------------------------
[07/19 01:26:13   1151s]   Total    Average    Std. Dev.    Min      Max
[07/19 01:26:13   1151s]   -----------------------------------------------
[07/19 01:26:13   1151s]   0.000     0.000       0.000      0.000    0.000
[07/19 01:26:13   1151s]   -----------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG net violations at end of CTS:
[07/19 01:26:13   1151s]   =======================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Fanout      -        1       5217          0        5217    [5217]
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Clock DAG primary half-corner transition distribution at end of CTS:
[07/19 01:26:13   1151s]   ====================================================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[07/19 01:26:13   1151s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Leaf        0.211       2       0.000       0.000      0.000    0.000    {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}         -
[07/19 01:26:13   1151s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Primary reporting skew groups summary at end of CTS:
[07/19 01:26:13   1151s]   ====================================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Skew group summary at end of CTS:
[07/19 01:26:13   1151s]   =================================
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   Half-corner             Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   MAX_DEALY:setup.late    clk[0]/CONSTRAINTS         0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:26:13   1151s]   MAX_DEALY:setup.late    prog_clk[0]/CONSTRAINTS    0.000     0.000     0.000       0.118         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[07/19 01:26:13   1151s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Found a total of 0 clock tree pins with a slew violation.
[07/19 01:26:13   1151s]   
[07/19 01:26:13   1151s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[07/19 01:26:13   1151s] Synthesizing clock trees done.
[07/19 01:26:13   1151s] Tidy Up And Update Timing...
[07/19 01:26:13   1151s] External - Set all clocks to propagated mode...
[07/19 01:26:13   1151s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[07/19 01:26:13   1151s]  * The following are in propagated mode:
[07/19 01:26:13   1151s]    - Root pin clk[0] of SDC clock clk[0] in view WORST_CASE
[07/19 01:26:13   1151s]    - Root pin prog_clk[0] of SDC clock prog_clk[0] in view WORST_CASE
[07/19 01:26:13   1151s]    - Root pin clk[0] of SDC clock clk[0] in view Best_CASE
[07/19 01:26:13   1151s]    - Root pin prog_clk[0] of SDC clock prog_clk[0] in view Best_CASE
[07/19 01:26:13   1151s] 
[07/19 01:26:13   1151s] Setting all clocks to propagated mode.
[07/19 01:26:13   1152s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.6 real=0:00:00.4)
[07/19 01:26:13   1152s] Clock DAG hash after update timingGraph: 51364bcae8f4a918 40ee8bcfc047a2c8 90ca80aea5c13234 cb34c5ae03d8f098 cb34c5ae03d8f098
[07/19 01:26:13   1152s] CTS services accumulated run-time stats after update timingGraph:
[07/19 01:26:13   1152s]   delay calculator: calls=12660, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:26:13   1152s]   steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:26:13   1152s] Clock DAG stats after update timingGraph:
[07/19 01:26:13   1152s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[07/19 01:26:13   1152s]   sink counts      : regular=5397, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5397
[07/19 01:26:13   1152s]   misc counts      : r=2, pp=0, mci=0
[07/19 01:26:13   1152s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[07/19 01:26:13   1152s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[07/19 01:26:13   1152s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[07/19 01:26:13   1152s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[07/19 01:26:13   1152s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:13   1152s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[07/19 01:26:13   1152s] Clock DAG net violations after update timingGraph:
[07/19 01:26:13   1152s]   Fanout : {count=1, worst=[5217]} avg=5217 sd=0 sum=5217
[07/19 01:26:13   1152s] Clock DAG primary half-corner transition distribution after update timingGraph:
[07/19 01:26:13   1152s]   Leaf : target=0.211ns count=2 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {2 <= 0.127ns, 0 <= 0.169ns, 0 <= 0.190ns, 0 <= 0.200ns, 0 <= 0.211ns}
[07/19 01:26:13   1152s] Primary reporting skew groups after update timingGraph:
[07/19 01:26:13   1152s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1152s]       min path sink: cby_2__2_/mem_right_ipin_9/DFFR_1_/q_reg_reg/CLK
[07/19 01:26:13   1152s]       max path sink: grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFFR_mem/DFFR_0_/q_reg_reg/CLK
[07/19 01:26:13   1152s] Skew group summary after update timingGraph:
[07/19 01:26:13   1152s]   skew_group clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1152s]   skew_group prog_clk[0]/CONSTRAINTS: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.118], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[07/19 01:26:13   1152s] Logging CTS constraint violations...
[07/19 01:26:13   1152s]   Clock tree prog_clk[0] has 1 cts_max_fanout violation.
[07/19 01:26:13   1152s] **WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree prog_clk[0] at (1677.945,1572.135), in power domain auto-default, has 5317 fanout.
[07/19 01:26:13   1152s] 
[07/19 01:26:13   1152s] Type 'man IMPCCOPT-1157' for more detail.
[07/19 01:26:13   1152s] Logging CTS constraint violations done.
[07/19 01:26:13   1152s] Tidy Up And Update Timing done. (took cpu=0:00:01.7 real=0:00:00.5)
[07/19 01:26:13   1152s] Runtime done. (took cpu=0:02:35 real=0:00:49.1)
[07/19 01:26:13   1153s] Runtime Report Coverage % = 99.9
[07/19 01:26:13   1153s] Runtime Summary
[07/19 01:26:13   1153s] ===============
[07/19 01:26:13   1153s] Clock Runtime:  (17%) Core CTS           8.48 (Init 2.32, Construction 1.20, Implementation 2.02, eGRPC 0.69, PostConditioning 0.57, Other 1.68)
[07/19 01:26:13   1153s] Clock Runtime:  (26%) CTS services      13.14 (RefinePlace 1.86, EarlyGlobalClock 2.60, NanoRoute 7.69, ExtractRC 1.00, TimingAnalysis 0.00)
[07/19 01:26:13   1153s] Clock Runtime:  (55%) Other CTS         27.41 (Init 1.76, CongRepair/EGR-DP 25.27, TimingUpdate 0.38, Other 0.00)
[07/19 01:26:13   1153s] Clock Runtime: (100%) Total             49.03
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] Runtime Summary:
[07/19 01:26:13   1153s] ================
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s] wall   % time  children  called  name
[07/19 01:26:13   1153s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s] 49.05  100.00   49.05      0       
[07/19 01:26:13   1153s] 49.05  100.00   49.03      1     Runtime
[07/19 01:26:13   1153s]  0.04    0.09    0.00      1     Updating ideal nets and annotations
[07/19 01:26:13   1153s]  0.18    0.37    0.18      1     CCOpt::Phase::Initialization
[07/19 01:26:13   1153s]  0.18    0.37    0.17      1       Check Prerequisites
[07/19 01:26:13   1153s]  0.17    0.35    0.00      1         Leaving CCOpt scope - CheckPlace
[07/19 01:26:13   1153s]  3.67    7.48    3.60      1     CCOpt::Phase::PreparingToBalance
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[07/19 01:26:13   1153s]  1.59    3.25    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[07/19 01:26:13   1153s]  0.12    0.25    0.05      1       Legalization setup
[07/19 01:26:13   1153s]  0.05    0.10    0.00      1         Leaving CCOpt scope - Initializing placement interface
[07/19 01:26:13   1153s]  1.88    3.84    0.00      1       Validating CTS configuration
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1         Checking module port directions
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[07/19 01:26:13   1153s]  0.18    0.37    0.05      1     Preparing To Balance
[07/19 01:26:13   1153s]  0.02    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:26:13   1153s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:26:13   1153s] 27.36   55.77   27.36      1     CCOpt::Phase::Construction
[07/19 01:26:13   1153s] 26.86   54.76   26.84      1       Stage::Clustering
[07/19 01:26:13   1153s]  1.22    2.49    1.11      1         Clustering
[07/19 01:26:13   1153s]  0.12    0.25    0.00      1           Initialize for clustering
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1             Preplacing multi-input logics
[07/19 01:26:13   1153s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[07/19 01:26:13   1153s]  0.20    0.40    0.00      1           Bottom-up phase
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.80    1.62    0.75      1           Legalizing clock trees
[07/19 01:26:13   1153s]  0.68    1.38    0.00      1             Leaving CCOpt scope - ClockRefiner
[07/19 01:26:13   1153s]  0.02    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:26:13   1153s]  0.04    0.09    0.00      1             Leaving CCOpt scope - Initializing placement interface
[07/19 01:26:13   1153s]  0.01    0.03    0.00      1             Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s] 25.62   52.23   25.50      1         CongRepair After Initial Clustering
[07/19 01:26:13   1153s] 25.15   51.27   24.94      1           Leaving CCOpt scope - Early Global Route
[07/19 01:26:13   1153s]  1.16    2.37    0.00      1             Early Global Route - eGR only step
[07/19 01:26:13   1153s] 23.78   48.47    0.00      1             Congestion Repair
[07/19 01:26:13   1153s]  0.33    0.67    0.00      1           Leaving CCOpt scope - extractRC
[07/19 01:26:13   1153s]  0.02    0.05    0.00      1           Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.16    0.32    0.16      1       Stage::DRV Fixing
[07/19 01:26:13   1153s]  0.07    0.15    0.00      1         Fixing clock tree slew time and max cap violations
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[07/19 01:26:13   1153s]  0.34    0.69    0.33      1       Stage::Insertion Delay Reduction
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1         Removing unnecessary root buffering
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1         Removing unconstrained drivers
[07/19 01:26:13   1153s]  0.07    0.14    0.00      1         Reducing insertion delay 1
[07/19 01:26:13   1153s]  0.07    0.14    0.00      1         Removing longest path buffering
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1         Reducing delay of long paths
[07/19 01:26:13   1153s]  2.60    5.31    2.60      1     CCOpt::Phase::Implementation
[07/19 01:26:13   1153s]  0.21    0.42    0.20      1       Stage::Reducing Power
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1         Improving clock tree routing
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1         Reducing clock tree power 1
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1           Legalizing clock trees
[07/19 01:26:13   1153s]  0.08    0.16    0.00      1         Reducing clock tree power 2
[07/19 01:26:13   1153s]  0.79    1.62    0.79      1       Stage::Balancing
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1         Improving subtree skew
[07/19 01:26:13   1153s]  0.08    0.16    0.00      1         Offloading subtrees by buffering
[07/19 01:26:13   1153s]  0.43    0.88    0.35      1         AdjustingMinPinPIDs for balancing
[07/19 01:26:13   1153s]  0.26    0.53    0.22      1           Approximately balancing fragments step
[07/19 01:26:13   1153s]  0.10    0.21    0.00      1             Resolve constraints - Approximately balancing fragments
[07/19 01:26:13   1153s]  0.01    0.01    0.00      1             Estimate delay to be added in balancing - Approximately balancing fragments
[07/19 01:26:13   1153s]  0.04    0.09    0.00      1             Moving gates to improve sub-tree skew
[07/19 01:26:13   1153s]  0.03    0.07    0.00      1             Approximately balancing fragments bottom up
[07/19 01:26:13   1153s]  0.04    0.08    0.00      1             Approximately balancing fragments, wire and cell delays
[07/19 01:26:13   1153s]  0.09    0.18    0.00      1           Improving fragments clock skew
[07/19 01:26:13   1153s]  0.12    0.24    0.06      1         Approximately balancing step
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1           Resolve constraints - Approximately balancing
[07/19 01:26:13   1153s]  0.04    0.08    0.00      1           Approximately balancing, wire and cell delays
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1         Approximately balancing paths
[07/19 01:26:13   1153s]  0.95    1.93    0.85      1       Stage::Polishing
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1         Merging balancing drivers for power
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1         Improving clock skew
[07/19 01:26:13   1153s]  0.14    0.29    0.06      1         Moving gates to reduce wire capacitance
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1           Artificially removing short and long paths
[07/19 01:26:13   1153s]  0.02    0.04    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1             Legalizing clock trees
[07/19 01:26:13   1153s]  0.01    0.03    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1             Legalizing clock trees
[07/19 01:26:13   1153s]  0.11    0.23    0.03      1         Reducing clock tree power 3
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1           Artificially removing short and long paths
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1           Legalizing clock trees
[07/19 01:26:13   1153s]  0.10    0.20    0.00      1         Improving insertion delay
[07/19 01:26:13   1153s]  0.35    0.72    0.27      1         Wire Opt OverFix
[07/19 01:26:13   1153s]  0.16    0.32    0.08      1           Wire Reduction extra effort
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1             Artificially removing short and long paths
[07/19 01:26:13   1153s]  0.02    0.03    0.00      1             Global shorten wires A0
[07/19 01:26:13   1153s]  0.02    0.03    0.00      2             Move For Wirelength - core
[07/19 01:26:13   1153s]  0.01    0.02    0.00      1             Global shorten wires A1
[07/19 01:26:13   1153s]  0.01    0.02    0.00      1             Global shorten wires B
[07/19 01:26:13   1153s]  0.01    0.02    0.00      1             Move For Wirelength - branch
[07/19 01:26:13   1153s]  0.12    0.24    0.12      1           Optimizing orientation
[07/19 01:26:13   1153s]  0.12    0.24    0.00      1             FlipOpt
[07/19 01:26:13   1153s]  0.65    1.33    0.61      1       Stage::Updating netlist
[07/19 01:26:13   1153s]  0.02    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:26:13   1153s]  0.58    1.19    0.00      1         Leaving CCOpt scope - ClockRefiner
[07/19 01:26:13   1153s]  2.85    5.82    2.61      1     CCOpt::Phase::eGRPC
[07/19 01:26:13   1153s]  1.31    2.67    1.22      1       Leaving CCOpt scope - Routing Tools
[07/19 01:26:13   1153s]  1.22    2.49    0.00      1         Early Global Route - eGR only step
[07/19 01:26:13   1153s]  0.34    0.70    0.00      1       Leaving CCOpt scope - extractRC
[07/19 01:26:13   1153s]  0.03    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1       Loading clock net RC data
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1         Preprocessing clock nets
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1       Disconnecting
[07/19 01:26:13   1153s]  0.02    0.04    0.02      1       Reset bufferability constraints
[07/19 01:26:13   1153s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.07    0.15    0.02      1       eGRPC Moving buffers
[07/19 01:26:13   1153s]  0.02    0.03    0.00      1         Violation analysis
[07/19 01:26:13   1153s]  0.12    0.25    0.03      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1         Artificially removing short and long paths
[07/19 01:26:13   1153s]  0.07    0.13    0.00      1       eGRPC Fixing DRVs
[07/19 01:26:13   1153s]  0.01    0.02    0.00      1       Reconnecting optimized routes
[07/19 01:26:13   1153s]  0.01    0.02    0.00      1       Violation analysis
[07/19 01:26:13   1153s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[07/19 01:26:13   1153s]  0.60    1.22    0.00      1       Leaving CCOpt scope - ClockRefiner
[07/19 01:26:13   1153s] 11.01   22.45   10.89      1     CCOpt::Phase::Routing
[07/19 01:26:13   1153s] 10.56   21.52   10.39      1       Leaving CCOpt scope - Routing Tools
[07/19 01:26:13   1153s]  1.21    2.46    0.00      1         Early Global Route - eGR->Nr High Frequency step
[07/19 01:26:13   1153s]  7.69   15.67    0.00      1         NanoRoute
[07/19 01:26:13   1153s]  1.49    3.04    0.00      1         Route Remaining Unrouted Nets
[07/19 01:26:13   1153s]  0.33    0.66    0.00      1       Leaving CCOpt scope - extractRC
[07/19 01:26:13   1153s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.57    1.16    0.38      1     CCOpt::Phase::PostConditioning
[07/19 01:26:13   1153s]  0.05    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1       Reset bufferability constraints
[07/19 01:26:13   1153s]  0.07    0.15    0.00      1       PostConditioning Upsizing To Fix DRVs
[07/19 01:26:13   1153s]  0.03    0.06    0.00      1       Recomputing CTS skew targets
[07/19 01:26:13   1153s]  0.06    0.12    0.00      1       PostConditioning Fixing DRVs
[07/19 01:26:13   1153s]  0.07    0.14    0.00      1       Buffering to fix DRVs
[07/19 01:26:13   1153s]  0.08    0.17    0.00      1       PostConditioning Fixing Skew by cell sizing
[07/19 01:26:13   1153s]  0.01    0.03    0.00      1       Reconnecting optimized routes
[07/19 01:26:13   1153s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[07/19 01:26:13   1153s]  0.01    0.01    0.00      1       Clock tree timing engine global stage delay update for MAX_DEALY:setup.late
[07/19 01:26:13   1153s]  0.06    0.13    0.00      1     Post-balance tidy up or trial balance steps
[07/19 01:26:13   1153s]  0.49    0.99    0.38      1     Tidy Up And Update Timing
[07/19 01:26:13   1153s]  0.38    0.77    0.00      1       External - Set all clocks to propagated mode
[07/19 01:26:13   1153s]  0.00    0.00    0.00      0         Clock tree timing engine global stage delay update for MIN_DEALY:hold.late
[07/19 01:26:13   1153s] --------------------------------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:26:13   1153s] (I)      Release Steiner core (key=)
[07/19 01:26:13   1153s] Leaving CCOpt scope - Cleaning up placement interface...
[07/19 01:26:13   1153s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:9792.8M, EPOCH TIME: 1752881173.598816
[07/19 01:26:13   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5397).
[07/19 01:26:13   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.096, REAL:0.026, MEM:9792.8M, EPOCH TIME: 1752881173.624332
[07/19 01:26:13   1153s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:26:13   1153s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[07/19 01:26:13   1153s] *** CTS #1 [finish] (clock_opt_design #2) : cpu/real = 0:02:34.3/0:00:48.9 (3.2), totSession cpu/real = 0:19:14.1/0:43:36.2 (0.4), mem = 9792.8M
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] =============================================================================================
[07/19 01:26:13   1153s]  Step TAT Report : CTS #1 / clock_opt_design #2                                 23.14-s088_1
[07/19 01:26:13   1153s] =============================================================================================
[07/19 01:26:13   1153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:13   1153s] ---------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:13   1153s] [ IncrReplace            ]      1   0:00:20.0  (  40.8 % )     0:00:23.8 /  0:01:51.8    4.7
[07/19 01:26:13   1153s] [ RefinePlace            ]      4   0:00:02.8  (   5.7 % )     0:00:02.8 /  0:00:06.3    2.3
[07/19 01:26:13   1153s] [ DetailPlaceInit        ]     10   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.1
[07/19 01:26:13   1153s] [ EarlyGlobalRoute       ]      5   0:00:06.3  (  12.9 % )     0:00:06.3 /  0:00:10.0    1.6
[07/19 01:26:13   1153s] [ DetailRoute            ]      1   0:00:01.8  (   3.6 % )     0:00:01.8 /  0:00:10.3    5.8
[07/19 01:26:13   1153s] [ ExtractRC              ]      4   0:00:01.3  (   2.6 % )     0:00:01.3 /  0:00:01.3    1.0
[07/19 01:26:13   1153s] [ FullDelayCalc          ]      1   0:00:01.9  (   3.8 % )     0:00:02.2 /  0:00:10.9    5.1
[07/19 01:26:13   1153s] [ TimingUpdate           ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:01.4    3.6
[07/19 01:26:13   1153s] [ MISC                   ]          0:00:14.1  (  28.9 % )     0:00:14.1 /  0:00:17.4    1.2
[07/19 01:26:13   1153s] ---------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s]  CTS #1 TOTAL                       0:00:48.9  ( 100.0 % )     0:00:48.9 /  0:02:34.3    3.2
[07/19 01:26:13   1153s] ---------------------------------------------------------------------------------------------
[07/19 01:26:13   1153s] Synthesizing clock trees with CCOpt done.
[07/19 01:26:13   1153s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:26:13   1153s] UM:*                                                                   cts
[07/19 01:26:13   1153s] Begin: Reorder Scan Chains
[07/19 01:26:13   1153s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/19 01:26:13   1153s] Type 'man IMPSP-9025' for more detail.
[07/19 01:26:13   1153s] End: Reorder Scan Chains
[07/19 01:26:13   1153s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4163.6M, totSessionCpu=0:19:14 **
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] Active Setup views: WORST_CASE 
[07/19 01:26:13   1153s] GigaOpt running with 8 threads.
[07/19 01:26:13   1153s] *** InitOpt #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:14.3/0:43:36.4 (0.4), mem = 7444.8M
[07/19 01:26:13   1153s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/19 01:26:13   1153s] Need call spDPlaceInit before registerPrioInstLoc.
[07/19 01:26:13   1153s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:26:13   1153s] OPERPROF: Starting DPlace-Init at level 1, MEM:7444.8M, EPOCH TIME: 1752881173.838569
[07/19 01:26:13   1153s] Processing tracks to init pin-track alignment.
[07/19 01:26:13   1153s] z: 1, totalTracks: 1
[07/19 01:26:13   1153s] z: 3, totalTracks: 1
[07/19 01:26:13   1153s] z: 5, totalTracks: 1
[07/19 01:26:13   1153s] z: 7, totalTracks: 1
[07/19 01:26:13   1153s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:13   1153s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7444.8M, EPOCH TIME: 1752881173.853357
[07/19 01:26:13   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:13   1153s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:13   1153s] OPERPROF:     Starting CMU at level 3, MEM:7444.8M, EPOCH TIME: 1752881173.863329
[07/19 01:26:13   1153s] OPERPROF:     Finished CMU at level 3, CPU:0.003, REAL:0.002, MEM:7444.8M, EPOCH TIME: 1752881173.865210
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] Bad Lib Cell Checking (CMU) is done! (0)
[07/19 01:26:13   1153s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.018, REAL:0.014, MEM:7444.8M, EPOCH TIME: 1752881173.867587
[07/19 01:26:13   1153s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7444.8M, EPOCH TIME: 1752881173.867638
[07/19 01:26:13   1153s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7444.8M, EPOCH TIME: 1752881173.867797
[07/19 01:26:13   1153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7444.8MB).
[07/19 01:26:13   1153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.033, MEM:7444.8M, EPOCH TIME: 1752881173.871564
[07/19 01:26:13   1153s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7444.8M, EPOCH TIME: 1752881173.871712
[07/19 01:26:13   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:13   1153s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.092, REAL:0.024, MEM:7090.8M, EPOCH TIME: 1752881173.895788
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] Creating Lib Analyzer ...
[07/19 01:26:13   1153s] **Info: Design Mode has illegal Min Route Layer 1/[2,7].
[07/19 01:26:13   1153s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:13   1153s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:13   1153s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:13   1153s] 
[07/19 01:26:13   1153s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:14   1153s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:15 mem=7090.8M
[07/19 01:26:14   1153s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:15 mem=7090.8M
[07/19 01:26:14   1153s] Creating Lib Analyzer, finished. 
[07/19 01:26:14   1153s] Effort level <high> specified for reg2reg path_group
[07/19 01:26:14   1154s] Info: IPO magic value 0x8483BEEF.
[07/19 01:26:14   1154s] Info: Using SynthesisEngine executable '/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS2314/bin/innovus_'.
[07/19 01:26:14   1154s]       (normalized executable '/mnt/cae_storage_sw/eda/cadence/2024-25/RHELx86/DDIEXPORT_23.31.000/INNOVUS2314/bin/innovus_')
[07/19 01:26:14   1154s]       SynthesisEngine workers will not check out additional licenses.
[07/19 01:26:25   1154s] **INFO: Using Advanced Metric Collection system.
[07/19 01:26:25   1154s] **optDesign ... cpu = 0:00:01, real = 0:00:12, mem = 4166.3M, totSessionCpu=0:19:15 **
[07/19 01:26:25   1154s] #optDebug: { P: 130 W: 5195 FE: standard PE: none LDR: 1}
[07/19 01:26:25   1154s] *** optDesign -postCTS ***
[07/19 01:26:25   1154s] DRC Margin: user margin 0.0; extra margin 0.2
[07/19 01:26:25   1154s] Hold Target Slack: user slack 0
[07/19 01:26:25   1154s] Setup Target Slack: user slack 0; extra slack 0.0
[07/19 01:26:25   1154s] setUsefulSkewMode -opt_skew_eco_route false
[07/19 01:26:25   1154s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7090.8M, EPOCH TIME: 1752881185.448676
[07/19 01:26:25   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:25   1154s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:25   1154s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.018, REAL:0.013, MEM:7090.8M, EPOCH TIME: 1752881185.461982
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] Multi-VT timing optimization disabled based on library information.
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Deleting Cell Server Begin ...
[07/19 01:26:25   1154s] Deleting Lib Analyzer.
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Deleting Cell Server End ...
[07/19 01:26:25   1154s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 01:26:25   1154s] Summary for sequential cells identification: 
[07/19 01:26:25   1154s]   Identified SBFF number: 3
[07/19 01:26:25   1154s]   Identified MBFF number: 0
[07/19 01:26:25   1154s]   Identified SB Latch number: 5
[07/19 01:26:25   1154s]   Identified MB Latch number: 0
[07/19 01:26:25   1154s]   Not identified SBFF number: 0
[07/19 01:26:25   1154s]   Not identified MBFF number: 0
[07/19 01:26:25   1154s]   Not identified SB Latch number: 0
[07/19 01:26:25   1154s]   Not identified MB Latch number: 0
[07/19 01:26:25   1154s]   Number of sequential cells which are not FFs: 2
[07/19 01:26:25   1154s]  Visiting view : WORST_CASE
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 01:26:25   1154s]  Visiting view : Best_CASE
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 01:26:25   1154s] TLC MultiMap info (StdDelay):
[07/19 01:26:25   1154s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 01:26:25   1154s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 01:26:25   1154s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 01:26:25   1154s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 01:26:25   1154s]  Setting StdDelay to: 25.6ps
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Deleting Cell Server Begin ...
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Deleting Cell Server End ...
[07/19 01:26:25   1154s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:7090.8M, EPOCH TIME: 1752881185.764593
[07/19 01:26:25   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] Cell fpga_top LLGs are deleted
[07/19 01:26:25   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:25   1154s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:7090.8M, EPOCH TIME: 1752881185.764758
[07/19 01:26:25   1154s] Start to check current routing status for nets...
[07/19 01:26:25   1154s] All nets are already routed correctly.
[07/19 01:26:25   1154s] End to check current routing status for nets (mem=7090.8M)
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] Creating Lib Analyzer ...
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/19 01:26:25   1154s] Summary for sequential cells identification: 
[07/19 01:26:25   1154s]   Identified SBFF number: 3
[07/19 01:26:25   1154s]   Identified MBFF number: 0
[07/19 01:26:25   1154s]   Identified SB Latch number: 5
[07/19 01:26:25   1154s]   Identified MB Latch number: 0
[07/19 01:26:25   1154s]   Not identified SBFF number: 0
[07/19 01:26:25   1154s]   Not identified MBFF number: 0
[07/19 01:26:25   1154s]   Not identified SB Latch number: 0
[07/19 01:26:25   1154s]   Not identified MB Latch number: 0
[07/19 01:26:25   1154s]   Number of sequential cells which are not FFs: 2
[07/19 01:26:25   1154s]  Visiting view : WORST_CASE
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[07/19 01:26:25   1154s]  Visiting view : Best_CASE
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[07/19 01:26:25   1154s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[07/19 01:26:25   1154s] TLC MultiMap info (StdDelay):
[07/19 01:26:25   1154s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[07/19 01:26:25   1154s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[07/19 01:26:25   1154s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[07/19 01:26:25   1154s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[07/19 01:26:25   1154s]  Setting StdDelay to: 25.6ps
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/19 01:26:25   1154s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:25   1154s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:25   1154s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:25   1154s] 
[07/19 01:26:25   1154s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:26   1154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:16 mem=7090.8M
[07/19 01:26:26   1154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:16 mem=7090.8M
[07/19 01:26:26   1154s] Creating Lib Analyzer, finished. 
[07/19 01:26:26   1154s] #optDebug: Start CG creation (mem=7090.8M)
[07/19 01:26:26   1154s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:26   1154s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:26   1154s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:26   1154s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:26   1154s] ToF 969.8460um
[07/19 01:26:26   1155s] (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgPrt (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgEgp (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgPbk (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgNrb(cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgObs (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgCon (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s]  ...processing cgPdm (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=7090.8M)
[07/19 01:26:26   1155s] Compute RC Scale Done ...
[07/19 01:26:26   1155s] Cell fpga_top LLGs are deleted
[07/19 01:26:26   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7090.8M, EPOCH TIME: 1752881186.922604
[07/19 01:26:26   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7090.8M, EPOCH TIME: 1752881186.923471
[07/19 01:26:26   1155s] Max number of tech site patterns supported in site array is 256.
[07/19 01:26:26   1155s] Core basic site is CoreSite
[07/19 01:26:26   1155s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:26:26   1155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:26:26   1155s] Fast DP-INIT is on for default
[07/19 01:26:26   1155s] Atter site array init, number of instance map data is 0.
[07/19 01:26:26   1155s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.026, REAL:0.015, MEM:7090.8M, EPOCH TIME: 1752881186.938751
[07/19 01:26:26   1155s] 
[07/19 01:26:26   1155s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:26   1155s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:26   1155s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.033, REAL:0.022, MEM:7090.8M, EPOCH TIME: 1752881186.944707
[07/19 01:26:26   1155s] 
[07/19 01:26:26   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:26   1155s] Starting delay calculation for Setup views
[07/19 01:26:27   1155s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:26:27   1155s] #################################################################################
[07/19 01:26:27   1155s] # Design Stage: PreRoute
[07/19 01:26:27   1155s] # Design Name: fpga_top
[07/19 01:26:27   1155s] # Design Mode: 130nm
[07/19 01:26:27   1155s] # Analysis Mode: MMMC OCV 
[07/19 01:26:27   1155s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:26:27   1155s] # Signoff Settings: SI Off 
[07/19 01:26:27   1155s] #################################################################################
[07/19 01:26:27   1156s] Calculate early delays in OCV mode...
[07/19 01:26:27   1156s] Calculate late delays in OCV mode...
[07/19 01:26:27   1157s] Topological Sorting (REAL = 0:00:00.0, MEM = 7088.8M, InitMEM = 7088.8M)
[07/19 01:26:27   1157s] Start delay calculation (fullDC) (8 T). (MEM=4260.42)
[07/19 01:26:27   1157s] End AAE Lib Interpolated Model. (MEM=4278.128906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:26:28   1166s] Total number of fetched objects 44468
[07/19 01:26:28   1166s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:26:28   1166s] End delay calculation. (MEM=4361.03 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 01:26:28   1166s] End delay calculation (fullDC). (MEM=4361.03 CPU=0:00:09.3 REAL=0:00:01.0)
[07/19 01:26:28   1166s] *** CDM Built up (cpu=0:00:10.5  real=0:00:01.0  mem= 7152.9M) ***
[07/19 01:26:29   1169s] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:03.0 totSessionCpu=0:19:30 mem=7152.9M)
[07/19 01:26:30   1170s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.581%
------------------------------------------------------------------

[07/19 01:26:30   1170s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 4270.0M, totSessionCpu=0:19:31 **
[07/19 01:26:30   1170s] Begin: Collecting metrics
[07/19 01:26:30   1170s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.014 |   0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
 ----------------------------------------------------------------------------------- 
[07/19 01:26:30   1170s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4270.0M, current mem=4270.0M)

[07/19 01:26:30   1170s] End: Collecting metrics
[07/19 01:26:30   1170s] *** InitOpt #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:17.0/0:00:16.5 (1.0), totSession cpu/real = 0:19:31.2/0:43:52.9 (0.4), mem = 7184.9M
[07/19 01:26:30   1170s] 
[07/19 01:26:30   1170s] =============================================================================================
[07/19 01:26:30   1170s]  Step TAT Report : InitOpt #1 / clock_opt_design #2                             23.14-s088_1
[07/19 01:26:30   1170s] =============================================================================================
[07/19 01:26:30   1170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:30   1170s] ---------------------------------------------------------------------------------------------
[07/19 01:26:30   1170s] [ ViewPruning            ]      2   0:00:00.1  (   0.6 % )     0:00:00.5 /  0:00:02.0    3.8
[07/19 01:26:30   1170s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:03.2 /  0:00:14.5    4.5
[07/19 01:26:30   1170s] [ MetricReport           ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 01:26:30   1170s] [ DrvReport              ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.5    1.9
[07/19 01:26:30   1170s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:30   1170s] [ LibAnalyzerInit        ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.5    1.1
[07/19 01:26:30   1170s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:30   1170s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 01:26:30   1170s] [ ChannelGraphInit       ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 01:26:30   1170s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:30   1170s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/19 01:26:30   1170s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   1.1 % )     0:00:02.8 /  0:00:13.8    4.9
[07/19 01:26:30   1170s] [ FullDelayCalc          ]      1   0:00:01.9  (  11.3 % )     0:00:01.9 /  0:00:10.5    5.6
[07/19 01:26:30   1170s] [ TimingUpdate           ]      2   0:00:00.7  (   3.9 % )     0:00:00.7 /  0:00:02.9    4.5
[07/19 01:26:30   1170s] [ TimingReport           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.5
[07/19 01:26:30   1170s] [ MISC                   ]          0:00:12.4  (  75.0 % )     0:00:12.4 /  0:00:01.5    0.1
[07/19 01:26:30   1170s] ---------------------------------------------------------------------------------------------
[07/19 01:26:30   1170s]  InitOpt #1 TOTAL                   0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:17.0    1.0
[07/19 01:26:30   1170s] ---------------------------------------------------------------------------------------------
[07/19 01:26:30   1170s] ** INFO : this run is activating low effort ccoptDesign flow
[07/19 01:26:30   1170s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 01:26:30   1170s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:31 mem=7184.9M
[07/19 01:26:30   1170s] OPERPROF: Starting DPlace-Init at level 1, MEM:7184.9M, EPOCH TIME: 1752881190.291845
[07/19 01:26:30   1170s] Processing tracks to init pin-track alignment.
[07/19 01:26:30   1170s] z: 1, totalTracks: 1
[07/19 01:26:30   1170s] z: 3, totalTracks: 1
[07/19 01:26:30   1170s] z: 5, totalTracks: 1
[07/19 01:26:30   1170s] z: 7, totalTracks: 1
[07/19 01:26:30   1170s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:30   1170s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7184.9M, EPOCH TIME: 1752881190.309920
[07/19 01:26:30   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] 
[07/19 01:26:30   1170s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:30   1170s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:30   1170s] 
[07/19 01:26:30   1170s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:30   1170s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.013, MEM:7184.9M, EPOCH TIME: 1752881190.322439
[07/19 01:26:30   1170s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7184.9M, EPOCH TIME: 1752881190.322525
[07/19 01:26:30   1170s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7184.9M, EPOCH TIME: 1752881190.322735
[07/19 01:26:30   1170s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7184.9MB).
[07/19 01:26:30   1170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.034, MEM:7184.9M, EPOCH TIME: 1752881190.326325
[07/19 01:26:30   1170s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:31 mem=7184.9M
[07/19 01:26:30   1170s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7184.9M, EPOCH TIME: 1752881190.367546
[07/19 01:26:30   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:30   1170s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.099, REAL:0.024, MEM:7184.9M, EPOCH TIME: 1752881190.391986
[07/19 01:26:30   1170s] OPTC: m4 20.0 50.0 [ 350.0 20.0 50.0 ]
[07/19 01:26:30   1170s] OPTC: view 50.0:350.0 [ 0.0500 ]
[07/19 01:26:31   1172s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[07/19 01:26:31   1174s] #optDebug: fT-E <X 2 0 0 1>
[07/19 01:26:31   1174s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[07/19 01:26:31   1174s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 8 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[07/19 01:26:31   1174s] Begin: GigaOpt Route Type Constraints Refinement
[07/19 01:26:31   1174s] *** CongRefineRouteType #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:35.6/0:43:54.2 (0.4), mem = 7152.9M
[07/19 01:26:31   1174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.9
[07/19 01:26:31   1174s] ### Creating RouteCongInterface, started
[07/19 01:26:31   1174s] {MMLU 1 1 43505}
[07/19 01:26:31   1174s] [oiLAM] Zs 7, 8
[07/19 01:26:31   1174s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=7152.9M
[07/19 01:26:31   1174s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=7152.9M
[07/19 01:26:31   1174s] 
[07/19 01:26:31   1174s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:26:31   1174s] 
[07/19 01:26:31   1174s] #optDebug: {0, 1.000}
[07/19 01:26:31   1174s] ### Creating RouteCongInterface, finished
[07/19 01:26:31   1174s] Updated routing constraints on 0 nets.
[07/19 01:26:31   1174s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.9
[07/19 01:26:31   1174s] Bottom Preferred Layer:
[07/19 01:26:31   1174s] +---------------+------------+----------+
[07/19 01:26:31   1174s] |     Layer     |    CLK     |   Rule   |
[07/19 01:26:31   1174s] +---------------+------------+----------+
[07/19 01:26:31   1174s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:26:31   1174s] +---------------+------------+----------+
[07/19 01:26:31   1174s] Via Pillar Rule:
[07/19 01:26:31   1174s]     None
[07/19 01:26:31   1174s] Finished writing unified metrics of routing constraints.
[07/19 01:26:31   1174s] *** CongRefineRouteType #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.1 (1.6), totSession cpu/real = 0:19:35.8/0:43:54.3 (0.4), mem = 7184.9M
[07/19 01:26:31   1174s] 
[07/19 01:26:31   1174s] =============================================================================================
[07/19 01:26:31   1174s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #2                 23.14-s088_1
[07/19 01:26:31   1174s] =============================================================================================
[07/19 01:26:31   1174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:31   1174s] ---------------------------------------------------------------------------------------------
[07/19 01:26:31   1174s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  89.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:31   1174s] [ MISC                   ]          0:00:00.0  (  11.0 % )     0:00:00.0 /  0:00:00.0    3.5
[07/19 01:26:31   1174s] ---------------------------------------------------------------------------------------------
[07/19 01:26:31   1174s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.6
[07/19 01:26:31   1174s] ---------------------------------------------------------------------------------------------
[07/19 01:26:31   1174s] End: GigaOpt Route Type Constraints Refinement
[07/19 01:26:31   1174s] Begin: Collecting metrics
[07/19 01:26:31   1174s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.014 |   0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        7185 |      |     |
 ----------------------------------------------------------------------------------------- 
[07/19 01:26:31   1175s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4271.8M, current mem=4271.8M)

[07/19 01:26:31   1175s] End: Collecting metrics
[07/19 01:26:31   1175s] Deleting Lib Analyzer.
[07/19 01:26:31   1175s] *** SimplifyNetlist #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:36.0/0:43:54.5 (0.4), mem = 7184.9M
[07/19 01:26:31   1175s] Info: 71 io nets excluded
[07/19 01:26:31   1175s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:31   1175s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:26:31   1175s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=7184.9M
[07/19 01:26:31   1175s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=7184.9M
[07/19 01:26:31   1175s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 01:26:31   1175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.10
[07/19 01:26:31   1175s] 
[07/19 01:26:31   1175s] Creating Lib Analyzer ...
[07/19 01:26:31   1175s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:31   1175s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:31   1175s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:31   1175s] 
[07/19 01:26:31   1175s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:32   1175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:36 mem=7184.9M
[07/19 01:26:32   1175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:36 mem=7184.9M
[07/19 01:26:32   1175s] Creating Lib Analyzer, finished. 
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] Active Setup views: WORST_CASE 
[07/19 01:26:32   1175s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7184.9M, EPOCH TIME: 1752881192.275967
[07/19 01:26:32   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:32   1175s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:32   1175s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.012, MEM:7184.9M, EPOCH TIME: 1752881192.288398
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 01:26:32   1175s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:26:32   1175s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 01:26:32   1175s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:36 mem=7184.9M
[07/19 01:26:32   1175s] OPERPROF: Starting DPlace-Init at level 1, MEM:7184.9M, EPOCH TIME: 1752881192.299770
[07/19 01:26:32   1175s] Processing tracks to init pin-track alignment.
[07/19 01:26:32   1175s] z: 1, totalTracks: 1
[07/19 01:26:32   1175s] z: 3, totalTracks: 1
[07/19 01:26:32   1175s] z: 5, totalTracks: 1
[07/19 01:26:32   1175s] z: 7, totalTracks: 1
[07/19 01:26:32   1175s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:32   1175s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7184.9M, EPOCH TIME: 1752881192.314215
[07/19 01:26:32   1175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:32   1175s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:32   1175s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.012, MEM:7184.9M, EPOCH TIME: 1752881192.326517
[07/19 01:26:32   1175s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7184.9M, EPOCH TIME: 1752881192.326582
[07/19 01:26:32   1175s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7184.9M, EPOCH TIME: 1752881192.326777
[07/19 01:26:32   1175s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7184.9MB).
[07/19 01:26:32   1175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:7184.9M, EPOCH TIME: 1752881192.330379
[07/19 01:26:32   1175s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:32   1175s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:26:32   1175s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:37 mem=7184.9M
[07/19 01:26:32   1175s] ### Creating RouteCongInterface, started
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] #optDebug: {0, 1.000}
[07/19 01:26:32   1175s] ### Creating RouteCongInterface, finished
[07/19 01:26:32   1175s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:32   1175s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:32   1175s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:32   1175s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7312.9M, EPOCH TIME: 1752881192.549236
[07/19 01:26:32   1175s] Found 0 hard placement blockage before merging.
[07/19 01:26:32   1175s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:7312.9M, EPOCH TIME: 1752881192.549888
[07/19 01:26:32   1175s] 
[07/19 01:26:32   1175s] Netlist preparation processing... 
[07/19 01:26:32   1175s] Removed 0 instance
[07/19 01:26:32   1175s] *info: Marking 0 isolation instances dont touch
[07/19 01:26:32   1175s] *info: Marking 0 level shifter instances dont touch
[07/19 01:26:32   1176s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:26:32   1176s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:26:32   1176s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7385.7M, EPOCH TIME: 1752881192.766982
[07/19 01:26:32   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:32   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:32   1176s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.102, REAL:0.028, MEM:7385.7M, EPOCH TIME: 1752881192.795125
[07/19 01:26:32   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.10
[07/19 01:26:32   1176s] *** SimplifyNetlist #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:01.5/0:00:00.9 (1.6), totSession cpu/real = 0:19:37.5/0:43:55.4 (0.4), mem = 7385.7M
[07/19 01:26:32   1176s] 
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #2                     23.14-s088_1
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 01:26:32   1176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.2    1.9
[07/19 01:26:32   1176s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 01:26:32   1176s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:32   1176s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.4    5.9
[07/19 01:26:32   1176s] [ IncrDelayCalc          ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.4    7.6
[07/19 01:26:32   1176s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 01:26:32   1176s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] [ MISC                   ]          0:00:00.3  (  33.3 % )     0:00:00.3 /  0:00:00.4    1.3
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.5    1.6
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] Begin: Collecting metrics
[07/19 01:26:32   1176s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.014 |   0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement |       |     |             | 0:00:00  |        7185 |      |     |
| simplify_netlist      |       |     |             | 0:00:01  |        7386 |      |     |
 ----------------------------------------------------------------------------------------- 
[07/19 01:26:32   1176s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4272.1M, current mem=4272.1M)

[07/19 01:26:32   1176s] End: Collecting metrics
[07/19 01:26:32   1176s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:37.7/0:43:55.6 (0.4), mem = 7385.7M
[07/19 01:26:32   1176s] *** Starting optimizing excluded clock nets MEM= 7385.7M) ***
[07/19 01:26:32   1176s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 7385.7M) ***
[07/19 01:26:32   1176s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:37.7/0:43:55.6 (0.4), mem = 7385.7M
[07/19 01:26:32   1176s] 
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #2                 23.14-s088_1
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:37.7/0:43:55.6 (0.4), mem = 7385.7M
[07/19 01:26:32   1176s] *** Starting optimizing excluded clock nets MEM= 7385.7M) ***
[07/19 01:26:32   1176s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 7385.7M) ***
[07/19 01:26:32   1176s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:37.7/0:43:55.6 (0.4), mem = 7385.7M
[07/19 01:26:32   1176s] 
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #2                 23.14-s088_1
[07/19 01:26:32   1176s] =============================================================================================
[07/19 01:26:32   1176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:32   1176s] ---------------------------------------------------------------------------------------------
[07/19 01:26:32   1176s] Begin: Collecting metrics
[07/19 01:26:33   1176s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.014 |   0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |       |     |             | 0:00:00  |        7185 |      |     |
| simplify_netlist        |       |     |             | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:01  |        7386 |      |     |
 ------------------------------------------------------------------------------------------- 
[07/19 01:26:33   1176s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4272.1M, current mem=4272.1M)

[07/19 01:26:33   1176s] End: Collecting metrics
[07/19 01:26:33   1176s] Info: Done creating the CCOpt slew target map.
[07/19 01:26:33   1176s] Begin: GigaOpt high fanout net optimization
[07/19 01:26:33   1176s] GigaOpt HFN: use maxLocalDensity 1.2
[07/19 01:26:33   1176s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/19 01:26:33   1176s] *** DrvOpt #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:37.9/0:43:55.8 (0.4), mem = 7385.7M
[07/19 01:26:33   1176s] Info: 71 io nets excluded
[07/19 01:26:33   1176s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:33   1176s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:26:33   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.11
[07/19 01:26:33   1177s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] Active Setup views: WORST_CASE 
[07/19 01:26:33   1177s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881193.331893
[07/19 01:26:33   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:33   1177s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:33   1177s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:7385.7M, EPOCH TIME: 1752881193.344149
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 01:26:33   1177s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:26:33   1177s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 01:26:33   1177s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:38 mem=7385.7M
[07/19 01:26:33   1177s] OPERPROF: Starting DPlace-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881193.355027
[07/19 01:26:33   1177s] Processing tracks to init pin-track alignment.
[07/19 01:26:33   1177s] z: 1, totalTracks: 1
[07/19 01:26:33   1177s] z: 3, totalTracks: 1
[07/19 01:26:33   1177s] z: 5, totalTracks: 1
[07/19 01:26:33   1177s] z: 7, totalTracks: 1
[07/19 01:26:33   1177s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:33   1177s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7385.7M, EPOCH TIME: 1752881193.369398
[07/19 01:26:33   1177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:33   1177s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:33   1177s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.012, MEM:7385.7M, EPOCH TIME: 1752881193.381595
[07/19 01:26:33   1177s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7385.7M, EPOCH TIME: 1752881193.381666
[07/19 01:26:33   1177s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7385.7M, EPOCH TIME: 1752881193.381896
[07/19 01:26:33   1177s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7385.7MB).
[07/19 01:26:33   1177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.030, MEM:7385.7M, EPOCH TIME: 1752881193.385475
[07/19 01:26:33   1177s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:33   1177s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:26:33   1177s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:38 mem=7385.7M
[07/19 01:26:33   1177s] ### Creating RouteCongInterface, started
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 01:26:33   1177s] 
[07/19 01:26:33   1177s] #optDebug: {0, 1.000}
[07/19 01:26:33   1177s] ### Creating RouteCongInterface, finished
[07/19 01:26:33   1177s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:33   1177s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:33   1177s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:26:33   1177s] AoF 5883.6330um
[07/19 01:26:33   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 01:26:33   1178s] Dumping Information for Job ...
[07/19 01:26:33   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 01:26:33   1178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 01:26:33   1178s] [GPS-DRV] Optimizer inputs ============================= 
[07/19 01:26:33   1178s] [GPS-DRV] drvFixingStage: Large Scale
[07/19 01:26:33   1178s] [GPS-DRV] costLowerBound: 0.1
[07/19 01:26:33   1178s] [GPS-DRV] setupTNSCost  : 0
[07/19 01:26:33   1178s] [GPS-DRV] maxIter       : 1
[07/19 01:26:33   1178s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[07/19 01:26:33   1178s] [GPS-DRV] Optimizer parameters ============================= 
[07/19 01:26:33   1178s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/19 01:26:33   1178s] [GPS-DRV] maxDensity (design): 0.95
[07/19 01:26:33   1178s] [GPS-DRV] maxLocalDensity: 1.2
[07/19 01:26:33   1178s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/19 01:26:33   1178s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/19 01:26:33   1178s] [GPS-DRV] isCPECostingOn: false
[07/19 01:26:33   1178s] [GPS-DRV] All active and enabled setup views
[07/19 01:26:33   1178s] [GPS-DRV]     WORST_CASE
[07/19 01:26:33   1178s] [GPS-DRV] maxTran off
[07/19 01:26:33   1178s] [GPS-DRV] maxCap off
[07/19 01:26:33   1178s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/19 01:26:33   1178s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/19 01:26:33   1178s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/19 01:26:33   1178s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7513.7M, EPOCH TIME: 1752881193.766139
[07/19 01:26:33   1178s] Found 0 hard placement blockage before merging.
[07/19 01:26:33   1178s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7513.7M, EPOCH TIME: 1752881193.766507
[07/19 01:26:33   1178s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[07/19 01:26:33   1178s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/19 01:26:33   1178s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:33   1178s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 01:26:33   1178s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:33   1178s] |   60.58%|        -|   0.000|   0.000|   0:00:00.0| 7513.7M|
[07/19 01:26:33   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 01:26:34   1178s] Dumping Information for Job ...
[07/19 01:26:34   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 01:26:34   1178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 01:26:34   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 01:26:34   1178s] Dumping Information for Job ...
[07/19 01:26:34   1178s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 01:26:34   1178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 01:26:34   1178s] |   60.58%|        -|   0.000|   0.000|   0:00:01.0| 7513.7M|
[07/19 01:26:34   1178s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=7513.7M) ***
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] ###############################################################################
[07/19 01:26:34   1178s] #
[07/19 01:26:34   1178s] #  Large fanout net report:  
[07/19 01:26:34   1178s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[07/19 01:26:34   1178s] #     - current density: 60.58
[07/19 01:26:34   1178s] #
[07/19 01:26:34   1178s] #  List of high fanout nets:
[07/19 01:26:34   1178s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/19 01:26:34   1178s] #                   - multi-driver net with 2 drivers
[07/19 01:26:34   1178s] #                   - Ignored for optimization
[07/19 01:26:34   1178s] #
[07/19 01:26:34   1178s] ###############################################################################
[07/19 01:26:34   1178s] Bottom Preferred Layer:
[07/19 01:26:34   1178s] +---------------+------------+----------+
[07/19 01:26:34   1178s] |     Layer     |    CLK     |   Rule   |
[07/19 01:26:34   1178s] +---------------+------------+----------+
[07/19 01:26:34   1178s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:26:34   1178s] +---------------+------------+----------+
[07/19 01:26:34   1178s] Via Pillar Rule:
[07/19 01:26:34   1178s]     None
[07/19 01:26:34   1178s] Finished writing unified metrics of routing constraints.
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] =======================================================================
[07/19 01:26:34   1178s]                 Reasons for remaining drv violations
[07/19 01:26:34   1178s] =======================================================================
[07/19 01:26:34   1178s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] HFNFixing failure reasons
[07/19 01:26:34   1178s] ------------------------------------------------
[07/19 01:26:34   1178s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:26:34   1178s] Total-nets :: 38097, Stn-nets :: 64, ratio :: 0.167992 %, Total-len 1.30675e+06, Stn-len 0
[07/19 01:26:34   1178s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:26:34   1178s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7385.7M, EPOCH TIME: 1752881194.068321
[07/19 01:26:34   1178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:34   1178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:34   1178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:34   1178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:34   1178s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.102, REAL:0.028, MEM:7385.7M, EPOCH TIME: 1752881194.096452
[07/19 01:26:34   1178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.11
[07/19 01:26:34   1178s] *** DrvOpt #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:01.7/0:00:00.9 (1.8), totSession cpu/real = 0:19:39.6/0:43:56.7 (0.4), mem = 7385.7M
[07/19 01:26:34   1178s] 
[07/19 01:26:34   1178s] =============================================================================================
[07/19 01:26:34   1178s]  Step TAT Report : DrvOpt #1 / clock_opt_design #2                              23.14-s088_1
[07/19 01:26:34   1178s] =============================================================================================
[07/19 01:26:34   1178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:34   1178s] ---------------------------------------------------------------------------------------------
[07/19 01:26:34   1178s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.3 % )     0:00:00.1 /  0:00:00.2    1.2
[07/19 01:26:34   1178s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.2    2.0
[07/19 01:26:34   1178s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 01:26:34   1178s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 01:26:34   1178s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ OptimizationStep       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    2.6
[07/19 01:26:34   1178s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:34   1178s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    4.3
[07/19 01:26:34   1178s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/19 01:26:34   1178s] [ IncrTimingUpdate       ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 01:26:34   1178s] [ MISC                   ]          0:00:00.5  (  48.5 % )     0:00:00.5 /  0:00:01.0    2.1
[07/19 01:26:34   1178s] ---------------------------------------------------------------------------------------------
[07/19 01:26:34   1178s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:01.7    1.8
[07/19 01:26:34   1178s] ---------------------------------------------------------------------------------------------
[07/19 01:26:34   1178s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/19 01:26:34   1178s] End: GigaOpt high fanout net optimization
[07/19 01:26:34   1179s] Number of setup views: 1
[07/19 01:26:34   1179s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 01:26:34   1179s] Deleting Lib Analyzer.
[07/19 01:26:34   1179s] Begin: GigaOpt Global Optimization
[07/19 01:26:34   1179s] *info: use new DP (enabled)
[07/19 01:26:34   1179s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/19 01:26:34   1179s] Info: 71 io nets excluded
[07/19 01:26:34   1179s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:34   1179s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:26:34   1179s] *** GlobalOpt #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:40.2/0:43:57.3 (0.4), mem = 7385.7M
[07/19 01:26:34   1179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.12
[07/19 01:26:34   1179s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/19 01:26:34   1179s] 
[07/19 01:26:34   1179s] Creating Lib Analyzer ...
[07/19 01:26:34   1179s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:34   1179s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:34   1179s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:34   1179s] 
[07/19 01:26:34   1179s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:34   1179s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:41 mem=7385.7M
[07/19 01:26:34   1179s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:41 mem=7385.7M
[07/19 01:26:34   1179s] Creating Lib Analyzer, finished. 
[07/19 01:26:34   1179s] 
[07/19 01:26:34   1179s] Active Setup views: WORST_CASE 
[07/19 01:26:35   1179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881195.007449
[07/19 01:26:35   1179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:35   1179s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:35   1179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.013, MEM:7385.7M, EPOCH TIME: 1752881195.020340
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 01:26:35   1179s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:26:35   1179s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[07/19 01:26:35   1179s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:41 mem=7385.7M
[07/19 01:26:35   1179s] OPERPROF: Starting DPlace-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881195.032910
[07/19 01:26:35   1179s] Processing tracks to init pin-track alignment.
[07/19 01:26:35   1179s] z: 1, totalTracks: 1
[07/19 01:26:35   1179s] z: 3, totalTracks: 1
[07/19 01:26:35   1179s] z: 5, totalTracks: 1
[07/19 01:26:35   1179s] z: 7, totalTracks: 1
[07/19 01:26:35   1179s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:35   1179s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7385.7M, EPOCH TIME: 1752881195.047652
[07/19 01:26:35   1179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:35   1179s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:35   1179s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.013, MEM:7385.7M, EPOCH TIME: 1752881195.060952
[07/19 01:26:35   1179s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7385.7M, EPOCH TIME: 1752881195.061013
[07/19 01:26:35   1179s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7385.7M, EPOCH TIME: 1752881195.061203
[07/19 01:26:35   1179s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7385.7MB).
[07/19 01:26:35   1179s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.032, MEM:7385.7M, EPOCH TIME: 1752881195.064689
[07/19 01:26:35   1179s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:35   1179s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:26:35   1179s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:41 mem=7385.7M
[07/19 01:26:35   1179s] ### Creating RouteCongInterface, started
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:26:35   1179s] 
[07/19 01:26:35   1179s] #optDebug: {0, 1.000}
[07/19 01:26:35   1179s] ### Creating RouteCongInterface, finished
[07/19 01:26:35   1179s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:35   1179s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:35   1179s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:35   1179s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:35   1179s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:35   1179s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:35   1179s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:35   1179s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:35   1180s] *info: 71 io nets excluded
[07/19 01:26:35   1180s] *info: 2 clock nets excluded
[07/19 01:26:35   1180s] *info: 70 multi-driver nets excluded.
[07/19 01:26:35   1180s] *info: 19429 no-driver nets excluded.
[07/19 01:26:35   1180s] *info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:35   1180s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7513.7M, EPOCH TIME: 1752881195.611578
[07/19 01:26:35   1180s] Found 0 hard placement blockage before merging.
[07/19 01:26:35   1180s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:7513.7M, EPOCH TIME: 1752881195.612183
[07/19 01:26:35   1180s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/19 01:26:35   1180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 01:26:35   1180s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[07/19 01:26:35   1180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 01:26:35   1180s] |   0.000|   0.000|   60.58%|   0:00:00.0| 7513.7M|WORST_CASE|       NA| NA                                                 |
[07/19 01:26:35   1180s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[07/19 01:26:35   1180s] 
[07/19 01:26:35   1180s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=7513.7M) ***
[07/19 01:26:35   1180s] 
[07/19 01:26:35   1180s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=7513.7M) ***
[07/19 01:26:35   1180s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:26:35   1180s] Bottom Preferred Layer:
[07/19 01:26:35   1180s] +---------------+------------+----------+
[07/19 01:26:35   1180s] |     Layer     |    CLK     |   Rule   |
[07/19 01:26:35   1180s] +---------------+------------+----------+
[07/19 01:26:35   1180s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:26:35   1180s] +---------------+------------+----------+
[07/19 01:26:35   1180s] Via Pillar Rule:
[07/19 01:26:35   1180s]     None
[07/19 01:26:35   1180s] Finished writing unified metrics of routing constraints.
[07/19 01:26:35   1180s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/19 01:26:35   1180s] Total-nets :: 38097, Stn-nets :: 64, ratio :: 0.167992 %, Total-len 1.30675e+06, Stn-len 0
[07/19 01:26:35   1180s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:26:35   1180s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7385.7M, EPOCH TIME: 1752881195.845582
[07/19 01:26:35   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:35   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:35   1180s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.101, REAL:0.028, MEM:7385.7M, EPOCH TIME: 1752881195.873479
[07/19 01:26:35   1180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.12
[07/19 01:26:35   1180s] *** GlobalOpt #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:01.5/0:00:01.2 (1.2), totSession cpu/real = 0:19:41.7/0:43:58.5 (0.4), mem = 7385.7M
[07/19 01:26:35   1180s] 
[07/19 01:26:35   1180s] =============================================================================================
[07/19 01:26:35   1180s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #2                           23.14-s088_1
[07/19 01:26:35   1180s] =============================================================================================
[07/19 01:26:35   1180s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:35   1180s] ---------------------------------------------------------------------------------------------
[07/19 01:26:35   1180s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:35   1180s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  20.6 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 01:26:35   1180s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:35   1180s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.2    2.1
[07/19 01:26:35   1180s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 01:26:35   1180s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.2    1.3
[07/19 01:26:35   1180s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:35   1180s] [ TransformInit          ]      1   0:00:00.3  (  29.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 01:26:35   1180s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 01:26:35   1180s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:35   1180s] [ MISC                   ]          0:00:00.2  (  19.7 % )     0:00:00.2 /  0:00:00.4    1.6
[07/19 01:26:35   1180s] ---------------------------------------------------------------------------------------------
[07/19 01:26:35   1180s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.5    1.2
[07/19 01:26:35   1180s] ---------------------------------------------------------------------------------------------
[07/19 01:26:35   1180s] End: GigaOpt Global Optimization
[07/19 01:26:35   1180s] Begin: Collecting metrics
[07/19 01:26:35   1180s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 | 0:00:01  |        7386 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:26:36   1180s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4277.4M, current mem=4275.9M)

[07/19 01:26:36   1180s] End: Collecting metrics
[07/19 01:26:36   1180s] *** Timing Is met
[07/19 01:26:36   1180s] *** Check timing (0:00:00.0)
[07/19 01:26:36   1180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 01:26:36   1180s] Deleting Lib Analyzer.
[07/19 01:26:36   1180s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[07/19 01:26:36   1180s] Info: 71 io nets excluded
[07/19 01:26:36   1180s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:36   1180s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:26:36   1180s] ### Creating LA Mngr. totSessionCpu=0:19:42 mem=7385.7M
[07/19 01:26:36   1180s] ### Creating LA Mngr, finished. totSessionCpu=0:19:42 mem=7385.7M
[07/19 01:26:36   1180s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/19 01:26:36   1181s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881196.172955
[07/19 01:26:36   1181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:36   1181s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:36   1181s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:7385.7M, EPOCH TIME: 1752881196.185302
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7513.7M, EPOCH TIME: 1752881196.216493
[07/19 01:26:36   1181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:36   1181s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:36   1181s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:7513.7M, EPOCH TIME: 1752881196.228710
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] [oiPhyDebug] optDemand 2025310838400.00, spDemand 671710838400.00.
[07/19 01:26:36   1181s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:26:36   1181s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 01:26:36   1181s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:42 mem=7513.7M
[07/19 01:26:36   1181s] OPERPROF: Starting DPlace-Init at level 1, MEM:7513.7M, EPOCH TIME: 1752881196.239601
[07/19 01:26:36   1181s] Processing tracks to init pin-track alignment.
[07/19 01:26:36   1181s] z: 1, totalTracks: 1
[07/19 01:26:36   1181s] z: 3, totalTracks: 1
[07/19 01:26:36   1181s] z: 5, totalTracks: 1
[07/19 01:26:36   1181s] z: 7, totalTracks: 1
[07/19 01:26:36   1181s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:36   1181s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7513.7M, EPOCH TIME: 1752881196.254072
[07/19 01:26:36   1181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:36   1181s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:36   1181s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.012, MEM:7513.7M, EPOCH TIME: 1752881196.266479
[07/19 01:26:36   1181s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7513.7M, EPOCH TIME: 1752881196.266539
[07/19 01:26:36   1181s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7513.7M, EPOCH TIME: 1752881196.266759
[07/19 01:26:36   1181s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7513.7MB).
[07/19 01:26:36   1181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.031, MEM:7513.7M, EPOCH TIME: 1752881196.270264
[07/19 01:26:36   1181s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:36   1181s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:26:36   1181s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:42 mem=7513.7M
[07/19 01:26:36   1181s] Begin: Area Reclaim Optimization
[07/19 01:26:36   1181s] *** AreaOpt #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:42.3/0:43:58.9 (0.4), mem = 7513.7M
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Creating Lib Analyzer ...
[07/19 01:26:36   1181s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:36   1181s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:36   1181s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:36   1181s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:43 mem=7513.7M
[07/19 01:26:36   1181s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:43 mem=7513.7M
[07/19 01:26:36   1181s] Creating Lib Analyzer, finished. 
[07/19 01:26:36   1181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.13
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] Active Setup views: WORST_CASE 
[07/19 01:26:36   1181s] [LDM::Info] TotalInstCnt at InitDesignMc2: 38047
[07/19 01:26:36   1181s] ### Creating RouteCongInterface, started
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:26:36   1181s] 
[07/19 01:26:36   1181s] #optDebug: {0, 1.000}
[07/19 01:26:36   1181s] ### Creating RouteCongInterface, finished
[07/19 01:26:36   1181s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:36   1181s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:36   1181s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:36   1181s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7513.7M, EPOCH TIME: 1752881196.772549
[07/19 01:26:36   1181s] Found 0 hard placement blockage before merging.
[07/19 01:26:36   1181s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7513.7M, EPOCH TIME: 1752881196.772912
[07/19 01:26:36   1181s] Reclaim Optimization WNS Slack 0.077  TNS Slack 0.000 Density 60.58
[07/19 01:26:36   1181s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:36   1181s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 01:26:36   1181s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:36   1181s] |   60.58%|        -|   0.077|   0.000|   0:00:00.0| 7513.7M|
[07/19 01:26:37   1183s] |   60.57%|       21|   0.077|   0.000|   0:00:01.0| 7593.7M|
[07/19 01:26:37   1184s] |   60.57%|       15|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:37   1184s] |   60.57%|        6|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:37   1184s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 01:26:37   1184s] |   60.57%|        0|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:38   1186s] |   60.57%|        0|   0.077|   0.000|   0:00:01.0| 7593.7M|
[07/19 01:26:38   1187s] |   60.55%|       42|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:38   1187s] |   60.55%|        0|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:38   1187s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 01:26:38   1187s] |   60.55%|        0|   0.077|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:38   1187s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:38   1187s] Reclaim Optimization End WNS Slack 0.077  TNS Slack 0.000 Density 60.55
[07/19 01:26:38   1187s] 
[07/19 01:26:38   1187s] ** Summary: Restruct = 42 Buffer Deletion = 0 Declone = 0 Resize = 42 **
[07/19 01:26:38   1187s] --------------------------------------------------------------
[07/19 01:26:38   1187s] |                                   | Total     | Sequential |
[07/19 01:26:38   1187s] --------------------------------------------------------------
[07/19 01:26:38   1187s] | Num insts resized                 |      42  |       0    |
[07/19 01:26:38   1187s] | Num insts undone                  |       0  |       0    |
[07/19 01:26:38   1187s] | Num insts Downsized               |      42  |       0    |
[07/19 01:26:38   1187s] | Num insts Samesized               |       0  |       0    |
[07/19 01:26:38   1187s] | Num insts Upsized                 |       0  |       0    |
[07/19 01:26:38   1187s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 01:26:38   1187s] --------------------------------------------------------------
[07/19 01:26:38   1187s] Bottom Preferred Layer:
[07/19 01:26:38   1187s] +---------------+------------+----------+
[07/19 01:26:38   1187s] |     Layer     |    CLK     |   Rule   |
[07/19 01:26:38   1187s] +---------------+------------+----------+
[07/19 01:26:38   1187s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:26:38   1187s] +---------------+------------+----------+
[07/19 01:26:38   1187s] Via Pillar Rule:
[07/19 01:26:38   1187s]     None
[07/19 01:26:38   1187s] Finished writing unified metrics of routing constraints.
[07/19 01:26:38   1187s] 
[07/19 01:26:38   1187s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/19 01:26:38   1187s] End: Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:02.0) **
[07/19 01:26:38   1187s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:26:38   1187s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 38047
[07/19 01:26:38   1187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.13
[07/19 01:26:38   1187s] *** AreaOpt #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:06.5/0:00:02.3 (2.8), totSession cpu/real = 0:19:48.8/0:44:01.2 (0.5), mem = 7593.7M
[07/19 01:26:38   1187s] 
[07/19 01:26:38   1187s] =============================================================================================
[07/19 01:26:38   1187s]  Step TAT Report : AreaOpt #1 / clock_opt_design #2                             23.14-s088_1
[07/19 01:26:38   1187s] =============================================================================================
[07/19 01:26:38   1187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:38   1187s] ---------------------------------------------------------------------------------------------
[07/19 01:26:38   1187s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:38   1187s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.3    1.1
[07/19 01:26:38   1187s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:38   1187s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 01:26:38   1187s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 01:26:38   1187s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:38   1187s] [ OptimizationStep       ]      1   0:00:00.7  (  30.5 % )     0:00:01.7 /  0:00:05.8    3.4
[07/19 01:26:38   1187s] [ OptSingleIteration     ]      8   0:00:00.1  (   6.5 % )     0:00:01.0 /  0:00:05.2    5.1
[07/19 01:26:38   1187s] [ OptGetWeight           ]    114   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:38   1187s] [ OptEval                ]    114   0:00:00.6  (  25.1 % )     0:00:00.6 /  0:00:04.3    7.4
[07/19 01:26:38   1187s] [ OptCommit              ]    114   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    2.0
[07/19 01:26:38   1187s] [ PostCommitDelayUpdate  ]    114   0:00:00.0  (   1.1 % )     0:00:00.2 /  0:00:00.5    2.7
[07/19 01:26:38   1187s] [ IncrDelayCalc          ]     63   0:00:00.2  (   7.6 % )     0:00:00.2 /  0:00:00.5    2.8
[07/19 01:26:38   1187s] [ IncrTimingUpdate       ]     20   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.9
[07/19 01:26:38   1187s] [ MISC                   ]          0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.2
[07/19 01:26:38   1187s] ---------------------------------------------------------------------------------------------
[07/19 01:26:38   1187s]  AreaOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:06.5    2.8
[07/19 01:26:38   1187s] ---------------------------------------------------------------------------------------------
[07/19 01:26:38   1187s] Executing incremental physical updates
[07/19 01:26:38   1187s] Executing incremental physical updates
[07/19 01:26:38   1187s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:26:38   1187s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7465.7M, EPOCH TIME: 1752881198.637206
[07/19 01:26:38   1187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:38   1187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:38   1187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:38   1187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:38   1187s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.102, REAL:0.028, MEM:7465.7M, EPOCH TIME: 1752881198.665308
[07/19 01:26:38   1187s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:02, mem=7465.69M, totSessionCpu=0:19:49).
[07/19 01:26:38   1187s] Begin: Collecting metrics
[07/19 01:26:38   1188s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 | 0:00:02  |        7466 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:26:38   1188s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4346.6M, current mem=4346.6M)

[07/19 01:26:38   1188s] End: Collecting metrics
[07/19 01:26:39   1188s] Deleting Lib Analyzer.
[07/19 01:26:39   1188s] **INFO: Flow update: Design timing is met.
[07/19 01:26:39   1188s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/19 01:26:39   1188s] **INFO: Flow update: Design timing is met.
[07/19 01:26:39   1188s] GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[07/19 01:26:39   1188s] Info: 71 io nets excluded
[07/19 01:26:39   1188s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:26:39   1188s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:26:39   1188s] ### Creating LA Mngr. totSessionCpu=0:19:50 mem=7465.7M
[07/19 01:26:39   1188s] ### Creating LA Mngr, finished. totSessionCpu=0:19:50 mem=7465.7M
[07/19 01:26:39   1188s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7561.7M, EPOCH TIME: 1752881199.606459
[07/19 01:26:39   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1188s] 
[07/19 01:26:39   1188s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:39   1188s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:39   1188s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:7561.7M, EPOCH TIME: 1752881199.618757
[07/19 01:26:39   1188s] 
[07/19 01:26:39   1188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1188s] [oiPhyDebug] optDemand 2024929814400.00, spDemand 671329814400.00.
[07/19 01:26:39   1188s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:26:39   1188s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 01:26:39   1188s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:19:50 mem=7561.7M
[07/19 01:26:39   1188s] OPERPROF: Starting DPlace-Init at level 1, MEM:7561.7M, EPOCH TIME: 1752881199.630055
[07/19 01:26:39   1188s] Processing tracks to init pin-track alignment.
[07/19 01:26:39   1188s] z: 1, totalTracks: 1
[07/19 01:26:39   1188s] z: 3, totalTracks: 1
[07/19 01:26:39   1188s] z: 5, totalTracks: 1
[07/19 01:26:39   1188s] z: 7, totalTracks: 1
[07/19 01:26:39   1188s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:39   1189s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7561.7M, EPOCH TIME: 1752881199.644199
[07/19 01:26:39   1189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:39   1189s] 
[07/19 01:26:39   1189s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:39   1189s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:39   1189s] 
[07/19 01:26:39   1189s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:39   1189s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.017, REAL:0.012, MEM:7561.7M, EPOCH TIME: 1752881199.656533
[07/19 01:26:39   1189s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7561.7M, EPOCH TIME: 1752881199.656591
[07/19 01:26:39   1189s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7561.7M, EPOCH TIME: 1752881199.656762
[07/19 01:26:39   1189s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7561.7MB).
[07/19 01:26:39   1189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.030, MEM:7561.7M, EPOCH TIME: 1752881199.660183
[07/19 01:26:39   1189s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:39   1189s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:26:39   1189s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:19:50 mem=7593.7M
[07/19 01:26:39   1189s] Begin: Area Reclaim Optimization
[07/19 01:26:39   1189s] *** AreaOpt #2 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:50.2/0:44:02.3 (0.5), mem = 7593.7M
[07/19 01:26:39   1189s] 
[07/19 01:26:39   1189s] Creating Lib Analyzer ...
[07/19 01:26:39   1189s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[07/19 01:26:39   1189s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[07/19 01:26:39   1189s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[07/19 01:26:39   1189s] 
[07/19 01:26:39   1189s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:26:39   1189s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:50 mem=7593.7M
[07/19 01:26:39   1189s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:50 mem=7593.7M
[07/19 01:26:39   1189s] Creating Lib Analyzer, finished. 
[07/19 01:26:39   1189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.14
[07/19 01:26:40   1189s] 
[07/19 01:26:40   1189s] Active Setup views: WORST_CASE 
[07/19 01:26:40   1189s] [LDM::Info] TotalInstCnt at InitDesignMc2: 38047
[07/19 01:26:40   1189s] ### Creating RouteCongInterface, started
[07/19 01:26:40   1189s] 
[07/19 01:26:40   1189s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:26:40   1189s] 
[07/19 01:26:40   1189s] #optDebug: {0, 1.000}
[07/19 01:26:40   1189s] ### Creating RouteCongInterface, finished
[07/19 01:26:40   1189s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:40   1189s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:26:40   1189s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:26:40   1189s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7593.7M, EPOCH TIME: 1752881200.148580
[07/19 01:26:40   1189s] Found 0 hard placement blockage before merging.
[07/19 01:26:40   1189s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881200.148895
[07/19 01:26:40   1189s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 60.55
[07/19 01:26:40   1189s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:40   1189s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/19 01:26:40   1189s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:40   1189s] |   60.55%|        -|   0.051|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:40   1191s] |   60.55%|        0|   0.051|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:40   1191s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 01:26:40   1191s] |   60.55%|        0|   0.051|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:41   1193s] |   60.55%|        0|   0.051|   0.000|   0:00:01.0| 7593.7M|
[07/19 01:26:41   1193s] |   60.55%|        0|   0.051|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:41   1193s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[07/19 01:26:41   1193s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[07/19 01:26:41   1194s] |   60.55%|        0|   0.051|   0.000|   0:00:00.0| 7593.7M|
[07/19 01:26:41   1194s] +---------+---------+--------+--------+------------+--------+
[07/19 01:26:41   1194s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 60.55
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/19 01:26:41   1194s] --------------------------------------------------------------
[07/19 01:26:41   1194s] |                                   | Total     | Sequential |
[07/19 01:26:41   1194s] --------------------------------------------------------------
[07/19 01:26:41   1194s] | Num insts resized                 |       0  |       0    |
[07/19 01:26:41   1194s] | Num insts undone                  |       0  |       0    |
[07/19 01:26:41   1194s] | Num insts Downsized               |       0  |       0    |
[07/19 01:26:41   1194s] | Num insts Samesized               |       0  |       0    |
[07/19 01:26:41   1194s] | Num insts Upsized                 |       0  |       0    |
[07/19 01:26:41   1194s] | Num multiple commits+uncommits    |       0  |       -    |
[07/19 01:26:41   1194s] --------------------------------------------------------------
[07/19 01:26:41   1194s] Bottom Preferred Layer:
[07/19 01:26:41   1194s] +---------------+------------+----------+
[07/19 01:26:41   1194s] |     Layer     |    CLK     |   Rule   |
[07/19 01:26:41   1194s] +---------------+------------+----------+
[07/19 01:26:41   1194s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:26:41   1194s] +---------------+------------+----------+
[07/19 01:26:41   1194s] Via Pillar Rule:
[07/19 01:26:41   1194s]     None
[07/19 01:26:41   1194s] Finished writing unified metrics of routing constraints.
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/19 01:26:41   1194s] End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
[07/19 01:26:41   1194s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7593.7M, EPOCH TIME: 1752881201.369475
[07/19 01:26:41   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:41   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:41   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:41   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:41   1194s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.110, REAL:0.029, MEM:7593.7M, EPOCH TIME: 1752881201.398749
[07/19 01:26:41   1194s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:7593.7M, EPOCH TIME: 1752881201.405452
[07/19 01:26:41   1194s] OPERPROF:   Starting DPlace-Init at level 2, MEM:7593.7M, EPOCH TIME: 1752881201.405527
[07/19 01:26:41   1194s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:7593.7M, EPOCH TIME: 1752881201.420556
[07/19 01:26:41   1194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:41   1194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:41   1194s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:41   1194s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.016, REAL:0.012, MEM:7593.7M, EPOCH TIME: 1752881201.432948
[07/19 01:26:41   1194s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:7593.7M, EPOCH TIME: 1752881201.433013
[07/19 01:26:41   1194s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881201.433152
[07/19 01:26:41   1194s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:7593.7M, EPOCH TIME: 1752881201.436562
[07/19 01:26:41   1194s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881201.436843
[07/19 01:26:41   1194s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.035, REAL:0.031, MEM:7593.7M, EPOCH TIME: 1752881201.436925
[07/19 01:26:41   1194s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.035, REAL:0.031, MEM:7593.7M, EPOCH TIME: 1752881201.436951
[07/19 01:26:41   1194s] TDRefine: refinePlace mode is spiral
[07/19 01:26:41   1194s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:26:41   1194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.12
[07/19 01:26:41   1194s] OPERPROF: Starting Refine-Place at level 1, MEM:7593.7M, EPOCH TIME: 1752881201.438813
[07/19 01:26:41   1194s] *** Starting refinePlace (0:19:55 mem=7593.7M) ***
[07/19 01:26:41   1194s] Total net bbox length = 1.124e+06 (5.522e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:41   1194s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:41   1194s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:41   1194s] Set min layer with design mode ( 1 )
[07/19 01:26:41   1194s] Set max layer with design mode ( 7 )
[07/19 01:26:41   1194s] Set min layer with design mode ( 1 )
[07/19 01:26:41   1194s] Set max layer with design mode ( 7 )
[07/19 01:26:41   1194s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:7593.7M, EPOCH TIME: 1752881201.477267
[07/19 01:26:41   1194s] Starting refinePlace ...
[07/19 01:26:41   1194s] Set min layer with design mode ( 1 )
[07/19 01:26:41   1194s] Set max layer with design mode ( 7 )
[07/19 01:26:41   1194s] One DDP V2 for no tweak run.
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:26:41   1194s] 
[07/19 01:26:41   1194s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:26:41   1195s] 
[07/19 01:26:41   1195s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:26:41   1195s] 
[07/19 01:26:41   1195s]  Info: 0 filler has been deleted!
[07/19 01:26:41   1195s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:26:41   1195s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[07/19 01:26:41   1195s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:26:41   1195s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=7561.7MB) @(0:19:55 - 0:19:56).
[07/19 01:26:41   1195s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:41   1195s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:41   1195s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 7561.7MB
[07/19 01:26:41   1195s] Statistics of distance of Instance movement in refine placement:
[07/19 01:26:41   1195s]   maximum (X+Y) =         0.00 um
[07/19 01:26:41   1195s]   mean    (X+Y) =         0.00 um
[07/19 01:26:41   1195s] Summary Report:
[07/19 01:26:41   1195s] Instances move: 0 (out of 37963 movable)
[07/19 01:26:41   1195s] Instances flipped: 0
[07/19 01:26:41   1195s] Mean displacement: 0.00 um
[07/19 01:26:41   1195s] Max displacement: 0.00 um 
[07/19 01:26:41   1195s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:26:41   1195s] Total instances moved : 0
[07/19 01:26:41   1195s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.021, REAL:0.390, MEM:7561.7M, EPOCH TIME: 1752881201.867598
[07/19 01:26:41   1195s] Total net bbox length = 1.124e+06 (5.522e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:26:41   1195s] Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 7561.7MB
[07/19 01:26:41   1195s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:00.0, mem=7561.7MB) @(0:19:55 - 0:19:56).
[07/19 01:26:41   1195s] *** Finished refinePlace (0:19:56 mem=7561.7M) ***
[07/19 01:26:41   1195s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.12
[07/19 01:26:41   1195s] OPERPROF: Finished Refine-Place at level 1, CPU:1.075, REAL:0.444, MEM:7561.7M, EPOCH TIME: 1752881201.883278
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:26:41   1195s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:26:42   1195s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7561.7M, EPOCH TIME: 1752881202.104655
[07/19 01:26:42   1195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:42   1195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.108, REAL:0.036, MEM:7593.7M, EPOCH TIME: 1752881202.140431
[07/19 01:26:42   1195s] *** maximum move = 0.00 um ***
[07/19 01:26:42   1195s] *** Finished re-routing un-routed nets (7593.7M) ***
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
[07/19 01:26:42   1195s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[44].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[43].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[42].
[07/19 01:26:42   1195s] OPERPROF: Starting DPlace-Init at level 1, MEM:7593.7M, EPOCH TIME: 1752881202.171755
[07/19 01:26:42   1195s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7593.7M, EPOCH TIME: 1752881202.187939
[07/19 01:26:42   1195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] 
[07/19 01:26:42   1195s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:42   1195s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:42   1195s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.012, MEM:7593.7M, EPOCH TIME: 1752881202.200274
[07/19 01:26:42   1195s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7593.7M, EPOCH TIME: 1752881202.200345
[07/19 01:26:42   1195s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881202.200526
[07/19 01:26:42   1195s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:7593.7M, EPOCH TIME: 1752881202.204004
[07/19 01:26:42   1195s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881202.204276
[07/19 01:26:42   1195s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.033, MEM:7593.7M, EPOCH TIME: 1752881202.204355
[07/19 01:26:42   1195s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:26:42   1195s] 
[07/19 01:26:42   1195s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=7593.7M) ***
[07/19 01:26:42   1195s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:26:42   1195s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 38047
[07/19 01:26:42   1195s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.14
[07/19 01:26:42   1195s] *** AreaOpt #2 [finish] (clock_opt_design #2) : cpu/real = 0:00:06.8/0:00:02.6 (2.7), totSession cpu/real = 0:19:57.0/0:44:04.9 (0.5), mem = 7593.7M
[07/19 01:26:42   1195s] 
[07/19 01:26:42   1195s] =============================================================================================
[07/19 01:26:42   1195s]  Step TAT Report : AreaOpt #2 / clock_opt_design #2                             23.14-s088_1
[07/19 01:26:42   1195s] =============================================================================================
[07/19 01:26:42   1195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:42   1195s] ---------------------------------------------------------------------------------------------
[07/19 01:26:42   1195s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:42   1195s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.3    1.0
[07/19 01:26:42   1195s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/19 01:26:42   1195s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:26:42   1195s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ OptimizationStep       ]      1   0:00:00.5  (  20.5 % )     0:00:01.1 /  0:00:04.3    4.0
[07/19 01:26:42   1195s] [ OptSingleIteration     ]      5   0:00:00.1  (   3.6 % )     0:00:00.6 /  0:00:03.7    6.8
[07/19 01:26:42   1195s] [ OptGetWeight           ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ OptEval                ]     57   0:00:00.5  (  17.8 % )     0:00:00.5 /  0:00:03.7    8.1
[07/19 01:26:42   1195s] [ OptCommit              ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ RefinePlace            ]      1   0:00:00.9  (  35.4 % )     0:00:00.9 /  0:00:01.8    2.0
[07/19 01:26:42   1195s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[07/19 01:26:42   1195s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:42   1195s] [ MISC                   ]          0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.5
[07/19 01:26:42   1195s] ---------------------------------------------------------------------------------------------
[07/19 01:26:42   1195s]  AreaOpt #2 TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:06.8    2.7
[07/19 01:26:42   1195s] ---------------------------------------------------------------------------------------------
[07/19 01:26:42   1195s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:26:42   1195s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7465.7M, EPOCH TIME: 1752881202.284460
[07/19 01:26:42   1195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1196s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.097, REAL:0.024, MEM:7465.7M, EPOCH TIME: 1752881202.308570
[07/19 01:26:42   1196s] End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:03, mem=7465.69M, totSessionCpu=0:19:57).
[07/19 01:26:42   1196s] Begin: Collecting metrics
[07/19 01:26:42   1196s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 | 0:00:02  |        7466 |      |     |
| area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 | 0:00:03  |        7466 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:26:42   1196s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4384.9M, current mem=4346.7M)

[07/19 01:26:42   1196s] End: Collecting metrics
[07/19 01:26:42   1196s] *** LocalWireReclaim #1 [begin] (clock_opt_design #2) : totSession cpu/real = 0:19:57.3/0:44:05.1 (0.5), mem = 7465.7M
[07/19 01:26:42   1196s] Starting local wire reclaim
[07/19 01:26:42   1196s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7465.7M, EPOCH TIME: 1752881202.519357
[07/19 01:26:42   1196s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7465.7M, EPOCH TIME: 1752881202.519404
[07/19 01:26:42   1196s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7465.7M, EPOCH TIME: 1752881202.519464
[07/19 01:26:42   1196s] Processing tracks to init pin-track alignment.
[07/19 01:26:42   1196s] z: 1, totalTracks: 1
[07/19 01:26:42   1196s] z: 3, totalTracks: 1
[07/19 01:26:42   1196s] z: 5, totalTracks: 1
[07/19 01:26:42   1196s] z: 7, totalTracks: 1
[07/19 01:26:42   1196s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:26:42   1196s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7465.7M, EPOCH TIME: 1752881202.535373
[07/19 01:26:42   1196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:42   1196s] 
[07/19 01:26:42   1196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:42   1196s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:42   1196s] 
[07/19 01:26:42   1196s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:26:42   1196s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.016, REAL:0.012, MEM:7465.7M, EPOCH TIME: 1752881202.547734
[07/19 01:26:42   1196s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7465.7M, EPOCH TIME: 1752881202.547795
[07/19 01:26:42   1196s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7465.7M, EPOCH TIME: 1752881202.547985
[07/19 01:26:42   1196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7465.7MB).
[07/19 01:26:42   1196s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.032, MEM:7465.7M, EPOCH TIME: 1752881202.551507
[07/19 01:26:42   1196s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.035, REAL:0.032, MEM:7465.7M, EPOCH TIME: 1752881202.551542
[07/19 01:26:42   1196s] TDRefine: refinePlace mode is spiral
[07/19 01:26:42   1196s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:26:42   1196s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.13
[07/19 01:26:42   1196s] OPERPROF:   Starting Refine-Place at level 2, MEM:7465.7M, EPOCH TIME: 1752881202.553854
[07/19 01:26:42   1196s] *** Starting refinePlace (0:19:57 mem=7465.7M) ***
[07/19 01:26:42   1196s] Total net bbox length = 1.124e+06 (5.522e+05 5.715e+05) (ext = 6.838e+04)
[07/19 01:26:42   1196s] 
[07/19 01:26:42   1196s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:26:42   1196s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:26:42   1196s] Set min layer with design mode ( 1 )
[07/19 01:26:42   1196s] Set max layer with design mode ( 7 )
[07/19 01:26:42   1196s] Set min layer with design mode ( 1 )
[07/19 01:26:42   1196s] Set max layer with design mode ( 7 )
[07/19 01:26:42   1196s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7465.7M, EPOCH TIME: 1752881202.591626
[07/19 01:26:42   1196s] Starting refinePlace ...
[07/19 01:26:42   1196s] Set min layer with design mode ( 1 )
[07/19 01:26:42   1196s] Set max layer with design mode ( 7 )
[07/19 01:26:42   1196s] One DDP V2 for no tweak run.
[07/19 01:26:42   1196s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:7465.7M, EPOCH TIME: 1752881202.601394
[07/19 01:26:42   1196s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:7593.7M, EPOCH TIME: 1752881202.653160
[07/19 01:26:42   1196s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:7593.7M, EPOCH TIME: 1752881202.654939
[07/19 01:26:42   1196s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:7593.7M, EPOCH TIME: 1752881202.654988
[07/19 01:26:42   1196s] MP Top (37963): mp=1.050. U=0.605.
[07/19 01:26:42   1196s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.009, REAL:0.009, MEM:7593.7M, EPOCH TIME: 1752881202.662269
[07/19 01:26:42   1196s] [Pin padding] pin density ratio 0.45
[07/19 01:26:42   1196s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:7593.7M, EPOCH TIME: 1752881202.663892
[07/19 01:26:42   1196s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:7593.7M, EPOCH TIME: 1752881202.663931
[07/19 01:26:42   1196s] OPERPROF:             Starting InitSKP at level 7, MEM:7593.7M, EPOCH TIME: 1752881202.664184
[07/19 01:26:42   1196s] no activity file in design. spp won't run.
[07/19 01:26:42   1196s] no activity file in design. spp won't run.
[07/19 01:26:43   1197s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/19 01:26:43   1197s] SKP cleared!
[07/19 01:26:43   1197s] OPERPROF:             Finished InitSKP at level 7, CPU:0.769, REAL:0.388, MEM:7593.7M, EPOCH TIME: 1752881203.052096
[07/19 01:26:43   1197s] **WARN: AAE based timing driven is off.
[07/19 01:26:43   1197s] Init TDGP AAE failed.
[07/19 01:26:43   1197s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.770, REAL:0.388, MEM:7593.7M, EPOCH TIME: 1752881203.052206
[07/19 01:26:43   1197s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.770, REAL:0.388, MEM:7593.7M, EPOCH TIME: 1752881203.052238
[07/19 01:26:43   1197s] Build timing info failed.
[07/19 01:26:43   1197s] AAE Timing clean up.
[07/19 01:26:43   1197s] Tweakage: fix icg 1, fix clk 0.
[07/19 01:26:43   1197s] Tweakage: density cost 1, scale 0.4.
[07/19 01:26:43   1197s] Tweakage: activity cost 0, scale 1.0.
[07/19 01:26:43   1197s] Tweakage: congestion cost on, scale 1.0.
[07/19 01:26:43   1197s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:7593.7M, EPOCH TIME: 1752881203.052296
[07/19 01:26:43   1197s] Cut to 3 partitions.
[07/19 01:26:43   1197s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:7593.7M, EPOCH TIME: 1752881203.078339
[07/19 01:26:43   1198s] Tweakage swap 1610 pairs.
[07/19 01:26:44   1199s] Tweakage swap 939 pairs.
[07/19 01:26:44   1199s] Tweakage swap 758 pairs.
[07/19 01:26:45   1200s] Tweakage swap 421 pairs.
[07/19 01:26:45   1201s] Tweakage swap 222 pairs.
[07/19 01:26:46   1202s] Tweakage swap 147 pairs.
[07/19 01:26:46   1203s] Tweakage swap 95 pairs.
[07/19 01:26:47   1204s] Tweakage swap 49 pairs.
[07/19 01:26:48   1204s] Tweakage swap 57 pairs.
[07/19 01:26:48   1205s] Tweakage swap 23 pairs.
[07/19 01:26:49   1206s] Tweakage swap 17 pairs.
[07/19 01:26:49   1207s] Tweakage swap 7 pairs.
[07/19 01:26:50   1208s] Tweakage swap 599 pairs.
[07/19 01:26:50   1209s] Tweakage swap 431 pairs.
[07/19 01:26:51   1209s] Tweakage swap 336 pairs.
[07/19 01:26:51   1210s] Tweakage swap 224 pairs.
[07/19 01:26:51   1210s] Cleanup congestion map
[07/19 01:26:51   1210s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:51   1210s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:51   1210s] High layer ICDP is OFF.
[07/19 01:26:51   1210s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:51   1210s] Starting Early Global Route supply map. mem = 7593.7M
[07/19 01:26:51   1210s] (I)      Initializing eGR engine (regular)
[07/19 01:26:51   1210s] Set min layer with design mode ( 1 )
[07/19 01:26:51   1210s] Set max layer with design mode ( 7 )
[07/19 01:26:51   1210s] (I)      clean place blk overflow:
[07/19 01:26:51   1210s] (I)      H : enabled 1.00 0
[07/19 01:26:51   1210s] (I)      V : enabled 1.00 0
[07/19 01:26:51   1210s] (I)      Initializing eGR engine (regular)
[07/19 01:26:51   1210s] Set min layer with design mode ( 1 )
[07/19 01:26:51   1210s] Set max layer with design mode ( 7 )
[07/19 01:26:51   1210s] (I)      clean place blk overflow:
[07/19 01:26:51   1210s] (I)      H : enabled 1.00 0
[07/19 01:26:51   1210s] (I)      V : enabled 1.00 0
[07/19 01:26:51   1210s] (I)      Started Early Global Route kernel ( Curr Mem: 6.82 MB )
[07/19 01:26:51   1210s] (I)      Running eGR Regular flow
[07/19 01:26:51   1210s] (I)      # wire layers (front) : 8
[07/19 01:26:51   1210s] (I)      # wire layers (back)  : 0
[07/19 01:26:51   1210s] (I)      min wire layer : 1
[07/19 01:26:51   1210s] (I)      max wire layer : 7
[07/19 01:26:51   1210s] (I)      # cut layers (front) : 7
[07/19 01:26:51   1210s] (I)      # cut layers (back)  : 0
[07/19 01:26:51   1210s] (I)      min cut layer : 1
[07/19 01:26:51   1210s] (I)      max cut layer : 6
[07/19 01:26:51   1210s] (I)      ================================= Layers =================================
[07/19 01:26:51   1210s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:51   1210s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[07/19 01:26:51   1210s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:51   1210s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[07/19 01:26:51   1210s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:51   1210s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:51   1210s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[07/19 01:26:51   1210s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[07/19 01:26:51   1210s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[07/19 01:26:51   1210s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[07/19 01:26:51   1210s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[07/19 01:26:51   1210s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:51   1210s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[07/19 01:26:51   1210s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[07/19 01:26:51   1210s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[07/19 01:26:51   1210s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[07/19 01:26:51   1210s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[07/19 01:26:52   1211s] Finished Early Global Route supply map. mem = 7593.7M
[07/19 01:26:52   1211s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:52   1211s] icdp demand smooth ratio : 0.748433
[07/19 01:26:52   1211s] Cleanup congestion map
[07/19 01:26:52   1211s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:52   1211s] Cleanup congestion map
[07/19 01:26:52   1211s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:52   1211s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:52   1211s] High layer ICDP is OFF.
[07/19 01:26:52   1211s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:52   1211s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:52   1212s] icdp demand smooth ratio : 0.746018
[07/19 01:26:52   1212s] Cleanup congestion map
[07/19 01:26:52   1212s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:52   1212s] Cleanup congestion map
[07/19 01:26:52   1212s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:52   1212s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:52   1212s] High layer ICDP is OFF.
[07/19 01:26:52   1212s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:52   1212s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:52   1212s] icdp demand smooth ratio : 0.745166
[07/19 01:26:52   1212s] Cleanup congestion map
[07/19 01:26:52   1212s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:53   1213s] Cleanup congestion map
[07/19 01:26:53   1213s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:53   1213s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:53   1213s] High layer ICDP is OFF.
[07/19 01:26:53   1213s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:53   1213s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:53   1213s] icdp demand smooth ratio : 0.744603
[07/19 01:26:53   1213s] Cleanup congestion map
[07/19 01:26:53   1213s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:53   1214s] Tweakage swap 118 pairs.
[07/19 01:26:54   1214s] Tweakage swap 81 pairs.
[07/19 01:26:54   1215s] Tweakage swap 65 pairs.
[07/19 01:26:54   1215s] Tweakage swap 34 pairs.
[07/19 01:26:54   1216s] Cleanup congestion map
[07/19 01:26:54   1216s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:54   1216s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:54   1216s] High layer ICDP is OFF.
[07/19 01:26:54   1216s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:54   1216s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:54   1216s] icdp demand smooth ratio : 0.744000
[07/19 01:26:54   1216s] Cleanup congestion map
[07/19 01:26:54   1216s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:55   1216s] Cleanup congestion map
[07/19 01:26:55   1216s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:55   1216s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:55   1216s] High layer ICDP is OFF.
[07/19 01:26:55   1216s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:55   1216s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:55   1216s] icdp demand smooth ratio : 0.743791
[07/19 01:26:55   1216s] Cleanup congestion map
[07/19 01:26:55   1216s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:55   1217s] Cleanup congestion map
[07/19 01:26:55   1217s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:55   1217s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:55   1217s] High layer ICDP is OFF.
[07/19 01:26:55   1217s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:55   1217s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:55   1217s] icdp demand smooth ratio : 0.743737
[07/19 01:26:55   1217s] Cleanup congestion map
[07/19 01:26:55   1217s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:55   1217s] Cleanup congestion map
[07/19 01:26:55   1217s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:55   1217s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:55   1217s] High layer ICDP is OFF.
[07/19 01:26:55   1217s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:55   1217s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:55   1218s] icdp demand smooth ratio : 0.743676
[07/19 01:26:55   1218s] Cleanup congestion map
[07/19 01:26:55   1218s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:56   1218s] Tweakage swap 15 pairs.
[07/19 01:26:56   1219s] Tweakage swap 11 pairs.
[07/19 01:26:56   1220s] Tweakage swap 7 pairs.
[07/19 01:26:57   1220s] Tweakage swap 11 pairs.
[07/19 01:26:57   1220s] Cleanup congestion map
[07/19 01:26:57   1220s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:57   1220s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:57   1221s] High layer ICDP is OFF.
[07/19 01:26:57   1221s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:57   1221s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:57   1221s] icdp demand smooth ratio : 0.743613
[07/19 01:26:57   1221s] Cleanup congestion map
[07/19 01:26:57   1221s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:57   1221s] Cleanup congestion map
[07/19 01:26:57   1221s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:57   1221s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:57   1221s] High layer ICDP is OFF.
[07/19 01:26:57   1221s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:57   1221s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:57   1221s] icdp demand smooth ratio : 0.743585
[07/19 01:26:57   1221s] Cleanup congestion map
[07/19 01:26:57   1221s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:57   1222s] Cleanup congestion map
[07/19 01:26:57   1222s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:57   1222s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:57   1222s] High layer ICDP is OFF.
[07/19 01:26:57   1222s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:57   1222s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:57   1222s] icdp demand smooth ratio : 0.743560
[07/19 01:26:57   1222s] Cleanup congestion map
[07/19 01:26:57   1222s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:58   1222s] Cleanup congestion map
[07/19 01:26:58   1222s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[07/19 01:26:58   1222s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[07/19 01:26:58   1222s] High layer ICDP is OFF.
[07/19 01:26:58   1222s] icdpInitRowCol for fpga_top: nrRow 72 -> 72, nrCol 66 -> 66
[07/19 01:26:58   1222s] icdp deduct supply (H , V) = 20 , 20
[07/19 01:26:58   1222s] icdp demand smooth ratio : 0.743556
[07/19 01:26:58   1222s] Cleanup congestion map
[07/19 01:26:58   1222s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[07/19 01:26:58   1223s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:25.795, REAL:15.258, MEM:7593.7M, EPOCH TIME: 1752881218.336600
[07/19 01:26:58   1223s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:25.827, REAL:15.290, MEM:7593.7M, EPOCH TIME: 1752881218.342729
[07/19 01:26:58   1223s] Cleanup congestion map
[07/19 01:26:58   1223s] Call icdpEval cleanup ...
[07/19 01:26:58   1223s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:26.685, REAL:15.753, MEM:7465.7M, EPOCH TIME: 1752881218.353922
[07/19 01:26:58   1223s] Move report: Congestion aware Tweak moves 13181 insts, mean move: 6.41 um, max move: 75.78 um 
[07/19 01:26:58   1223s] 	Max move on inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1277.00, 1502.72) --> (1205.00, 1498.94)
[07/19 01:26:58   1223s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:26.7, real=0:00:16.0, mem=7465.7mb) @(0:19:57 - 0:20:24).
[07/19 01:26:58   1223s] Cleanup congestion map
[07/19 01:26:58   1223s] 
[07/19 01:26:58   1223s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:26:58   1223s] 
[07/19 01:26:58   1223s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:26:58   1224s] 
[07/19 01:26:58   1224s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:26:58   1224s] 
[07/19 01:26:58   1224s]  Info: 0 filler has been deleted!
[07/19 01:26:58   1224s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:26:58   1224s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:26:58   1224s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:26:58   1224s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=7433.7MB) @(0:20:24 - 0:20:25).
[07/19 01:26:58   1224s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:26:58   1224s] Move report: Detail placement moves 13181 insts, mean move: 6.41 um, max move: 75.78 um 
[07/19 01:26:58   1224s] 	Max move on inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1277.00, 1502.72) --> (1205.00, 1498.94)
[07/19 01:26:58   1224s] 	Runtime: CPU: 0:00:27.7 REAL: 0:00:16.0 MEM: 7433.7MB
[07/19 01:26:58   1224s] Statistics of distance of Instance movement in refine placement:
[07/19 01:26:58   1224s]   maximum (X+Y) =        75.78 um
[07/19 01:26:58   1224s]   inst (grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) with max move: (1277, 1502.72) -> (1205, 1498.94)
[07/19 01:26:58   1224s]   mean    (X+Y) =         6.41 um
[07/19 01:26:58   1224s] Total instances flipped for legalization: 34
[07/19 01:26:58   1224s] Summary Report:
[07/19 01:26:58   1224s] Instances move: 13181 (out of 37963 movable)
[07/19 01:26:58   1224s] Instances flipped: 34
[07/19 01:26:58   1224s] Mean displacement: 6.41 um
[07/19 01:26:58   1224s] Max displacement: 75.78 um (Instance: grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1277, 1502.72) -> (1205, 1498.94)
[07/19 01:26:58   1224s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
[07/19 01:26:58   1224s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:26:58   1224s] Total instances moved : 13181
[07/19 01:26:58   1224s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:27.710, REAL:16.137, MEM:7433.7M, EPOCH TIME: 1752881218.729072
[07/19 01:26:58   1224s] Total net bbox length = 1.108e+06 (5.412e+05 5.673e+05) (ext = 7.604e+04)
[07/19 01:26:58   1224s] Runtime: CPU: 0:00:27.7 REAL: 0:00:16.0 MEM: 7433.7MB
[07/19 01:26:58   1224s] [CPU] RefinePlace/total (cpu=0:00:27.7, real=0:00:16.0, mem=7433.7MB) @(0:19:57 - 0:20:25).
[07/19 01:26:58   1224s] *** Finished refinePlace (0:20:25 mem=7433.7M) ***
[07/19 01:26:58   1224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.13
[07/19 01:26:58   1224s] OPERPROF:   Finished Refine-Place at level 2, CPU:27.763, REAL:16.191, MEM:7433.7M, EPOCH TIME: 1752881218.744581
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.78 um
RPlace-Summary:     Max move: inst grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107 cell sg13g2_ebufn_2 loc (1277.00, 1502.72) -> (1205.00, 1498.94)
RPlace-Summary:     Average move dist: 6.41
RPlace-Summary:     Number of inst moved: 13181
RPlace-Summary:     Number of movable inst: 37963
[07/19 01:26:58   1224s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:26:58   1224s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7433.7M, EPOCH TIME: 1752881218.746670
[07/19 01:26:58   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:26:58   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:58   1224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:58   1224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:26:58   1224s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.108, REAL:0.035, MEM:7465.7M, EPOCH TIME: 1752881218.781557
[07/19 01:26:58   1224s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:27.911, REAL:16.262, MEM:7465.7M, EPOCH TIME: 1752881218.781659
[07/19 01:26:58   1224s] *** LocalWireReclaim #1 [finish] (clock_opt_design #2) : cpu/real = 0:00:27.9/0:00:16.3 (1.7), totSession cpu/real = 0:20:25.2/0:44:21.4 (0.5), mem = 7465.7M
[07/19 01:26:58   1224s] 
[07/19 01:26:58   1224s] =============================================================================================
[07/19 01:26:58   1224s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #2                    23.14-s088_1
[07/19 01:26:58   1224s] =============================================================================================
[07/19 01:26:58   1224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:26:58   1224s] ---------------------------------------------------------------------------------------------
[07/19 01:26:58   1224s] [ RefinePlace            ]      1   0:00:16.2  (  99.5 % )     0:00:16.2 /  0:00:27.8    1.7
[07/19 01:26:58   1224s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 01:26:58   1224s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:26:58   1224s] [ MISC                   ]          0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.6
[07/19 01:26:58   1224s] ---------------------------------------------------------------------------------------------
[07/19 01:26:58   1224s]  LocalWireReclaim #1 TOTAL          0:00:16.3  ( 100.0 % )     0:00:16.3 /  0:00:27.9    1.7
[07/19 01:26:58   1224s] ---------------------------------------------------------------------------------------------
[07/19 01:26:58   1224s] Begin: Collecting metrics
[07/19 01:26:58   1224s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 | 0:00:02  |        7466 |      |     |
| area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 | 0:00:03  |        7466 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:16  |        7466 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:26:58   1224s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4660.8M, current mem=4444.9M)

[07/19 01:26:58   1224s] End: Collecting metrics
[07/19 01:26:59   1224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:26:59   1224s] #################################################################################
[07/19 01:26:59   1224s] # Design Stage: PreRoute
[07/19 01:26:59   1224s] # Design Name: fpga_top
[07/19 01:26:59   1224s] # Design Mode: 130nm
[07/19 01:26:59   1224s] # Analysis Mode: MMMC OCV 
[07/19 01:26:59   1224s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:26:59   1224s] # Signoff Settings: SI Off 
[07/19 01:26:59   1224s] #################################################################################
[07/19 01:26:59   1226s] Calculate early delays in OCV mode...
[07/19 01:26:59   1226s] Calculate late delays in OCV mode...
[07/19 01:26:59   1226s] Topological Sorting (REAL = 0:00:00.0, MEM = 7365.9M, InitMEM = 7365.9M)
[07/19 01:26:59   1226s] Start delay calculation (fullDC) (8 T). (MEM=4392.38)
[07/19 01:27:00   1226s] End AAE Lib Interpolated Model. (MEM=4410.023438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:27:01   1235s] Total number of fetched objects 44468
[07/19 01:27:01   1235s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:27:01   1235s] End delay calculation. (MEM=4476.34 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 01:27:01   1235s] End delay calculation (fullDC). (MEM=4476.34 CPU=0:00:09.3 REAL=0:00:02.0)
[07/19 01:27:01   1235s] *** CDM Built up (cpu=0:00:11.3  real=0:00:02.0  mem= 7353.7M) ***
[07/19 01:27:01   1237s] eGR doReRoute: optGuide
[07/19 01:27:01   1237s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:7385.7M, EPOCH TIME: 1752881221.883909
[07/19 01:27:01   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:01   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:01   1237s] Cell fpga_top LLGs are deleted
[07/19 01:27:01   1237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:01   1237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:01   1237s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:7385.7M, EPOCH TIME: 1752881221.884021
[07/19 01:27:01   1237s] {MMLU 0 1 43505}
[07/19 01:27:01   1237s] [oiLAM] Zs 7, 8
[07/19 01:27:01   1237s] ### Creating LA Mngr. totSessionCpu=0:20:38 mem=7385.7M
[07/19 01:27:01   1237s] ### Creating LA Mngr, finished. totSessionCpu=0:20:38 mem=7385.7M
[07/19 01:27:01   1237s] Running pre-eGR process
[07/19 01:27:01   1237s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[07/19 01:27:01   1237s] Type 'man IMPPTN-1250' for more detail.
[07/19 01:27:01   1237s] Set min layer with design mode ( 1 )
[07/19 01:27:01   1237s] Set max layer with design mode ( 7 )
[07/19 01:27:01   1237s] Set min layer with design mode ( 1 )
[07/19 01:27:01   1237s] Set max layer with design mode ( 7 )
[07/19 01:27:01   1237s] (I)      Started Import and model ( Curr Mem: 6.53 MB )
[07/19 01:27:02   1237s] (I)      == Non-default Options ==
[07/19 01:27:02   1237s] (I)      Maximum routing layer                              : 7
[07/19 01:27:02   1237s] (I)      Minimum routing layer                              : 1
[07/19 01:27:02   1237s] (I)      Top routing layer                                  : 7
[07/19 01:27:02   1237s] (I)      Bottom routing layer                               : 1
[07/19 01:27:02   1237s] (I)      Number of threads                                  : 8
[07/19 01:27:02   1237s] (I)      Route tie net to shape                             : auto
[07/19 01:27:02   1237s] (I)      Method to set GCell size                           : row
[07/19 01:27:02   1237s] (I)      Tie hi/lo max distance                             : 37.800000
[07/19 01:27:02   1237s] (I)      Counted 17576 PG shapes. eGR will not process PG shapes layer by layer.
[07/19 01:27:02   1237s] (I)      ============== Pin Summary ==============
[07/19 01:27:02   1237s] (I)      +-------+--------+---------+------------+
[07/19 01:27:02   1237s] (I)      | Layer | # pins | % total |      Group |
[07/19 01:27:02   1237s] (I)      +-------+--------+---------+------------+
[07/19 01:27:02   1237s] (I)      |     1 | 123249 |   95.60 |        Pin |
[07/19 01:27:02   1237s] (I)      |     2 |   5397 |    4.19 | Pin access |
[07/19 01:27:02   1237s] (I)      |     3 |    199 |    0.15 | Pin access |
[07/19 01:27:02   1237s] (I)      |     4 |      0 |    0.00 |      Other |
[07/19 01:27:02   1237s] (I)      |     5 |      0 |    0.00 |      Other |
[07/19 01:27:02   1237s] (I)      |     6 |      0 |    0.00 |      Other |
[07/19 01:27:02   1237s] (I)      |     7 |     71 |    0.06 |      Other |
[07/19 01:27:02   1237s] (I)      +-------+--------+---------+------------+
[07/19 01:27:02   1237s] (I)      Custom ignore net properties:
[07/19 01:27:02   1237s] (I)      1 : NotLegal
[07/19 01:27:02   1237s] (I)      Default ignore net properties:
[07/19 01:27:02   1237s] (I)      1 : Special
[07/19 01:27:02   1237s] (I)      2 : Analog
[07/19 01:27:02   1237s] (I)      3 : Fixed
[07/19 01:27:02   1237s] (I)      4 : Skipped
[07/19 01:27:02   1237s] (I)      5 : MixedSignal
[07/19 01:27:02   1237s] (I)      Prerouted net properties:
[07/19 01:27:02   1237s] (I)      1 : NotLegal
[07/19 01:27:02   1237s] (I)      2 : Special
[07/19 01:27:02   1237s] (I)      3 : Analog
[07/19 01:27:02   1237s] (I)      4 : Fixed
[07/19 01:27:02   1237s] (I)      5 : Skipped
[07/19 01:27:02   1237s] (I)      6 : MixedSignal
[07/19 01:27:02   1237s] [NR-eGR] Early global route reroute all routable nets
[07/19 01:27:02   1237s] (I)      Use row-based GCell size
[07/19 01:27:02   1237s] (I)      Use row-based GCell align
[07/19 01:27:02   1237s] (I)      layer 0 area = 90000
[07/19 01:27:02   1237s] (I)      layer 1 area = 144000
[07/19 01:27:02   1237s] (I)      layer 2 area = 144000
[07/19 01:27:02   1237s] (I)      layer 3 area = 144000
[07/19 01:27:02   1237s] (I)      layer 4 area = 144000
[07/19 01:27:02   1237s] (I)      layer 5 area = 0
[07/19 01:27:02   1237s] (I)      layer 6 area = 0
[07/19 01:27:02   1237s] (I)      GCell unit size   : 3780
[07/19 01:27:02   1237s] (I)      GCell multiplier  : 1
[07/19 01:27:02   1237s] (I)      GCell row height  : 3780
[07/19 01:27:02   1237s] (I)      Actual row height : 3780
[07/19 01:27:02   1237s] (I)      GCell align ref   : 425480 425420
[07/19 01:27:02   1237s] [NR-eGR] Track table information for default rule: 
[07/19 01:27:02   1237s] [NR-eGR] Metal1 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] Metal2 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] Metal3 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] Metal4 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] Metal5 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] TopMetal1 has single uniform track structure
[07/19 01:27:02   1237s] [NR-eGR] TopMetal2 has single uniform track structure
[07/19 01:27:02   1237s] (I)      ================ Default via =================
[07/19 01:27:02   1237s] (I)      +---+-------------------+--------------------+
[07/19 01:27:02   1237s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[07/19 01:27:02   1237s] (I)      +---+-------------------+--------------------+
[07/19 01:27:02   1237s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[07/19 01:27:02   1237s] (I)      | 2 |   77  Via2_XX_so  |  123  Via2_DV3S_so |
[07/19 01:27:02   1237s] (I)      | 3 |  151  Via3_XX_so  |  197  Via3_DV3S_so |
[07/19 01:27:02   1237s] (I)      | 4 |  225  Via4_XX_so  |  271  Via4_DV3S_so |
[07/19 01:27:02   1237s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[07/19 01:27:02   1237s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[07/19 01:27:02   1237s] (I)      +---+-------------------+--------------------+
[07/19 01:27:02   1237s] (I)      Design has 84 placement macros with 84 shapes. 
[07/19 01:27:02   1237s] [NR-eGR] Read 33388 PG shapes
[07/19 01:27:02   1237s] [NR-eGR] Read 0 clock shapes
[07/19 01:27:02   1237s] [NR-eGR] Read 0 other shapes
[07/19 01:27:02   1237s] [NR-eGR] #Routing Blockages  : 0
[07/19 01:27:02   1237s] [NR-eGR] #Bump Blockages     : 0
[07/19 01:27:02   1237s] [NR-eGR] #Instance Blockages : 1248715
[07/19 01:27:02   1237s] [NR-eGR] #PG Blockages       : 33388
[07/19 01:27:02   1237s] [NR-eGR] #Halo Blockages     : 0
[07/19 01:27:02   1237s] [NR-eGR] #Boundary Blockages : 0
[07/19 01:27:02   1237s] [NR-eGR] #Clock Blockages    : 0
[07/19 01:27:02   1237s] [NR-eGR] #Other Blockages    : 0
[07/19 01:27:02   1237s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/19 01:27:02   1237s] [NR-eGR] #prerouted nets         : 2
[07/19 01:27:02   1237s] [NR-eGR] #prerouted special nets : 0
[07/19 01:27:02   1237s] [NR-eGR] #prerouted wires        : 17860
[07/19 01:27:02   1237s] [NR-eGR] Read 38097 nets ( ignored 2 )
[07/19 01:27:02   1237s] (I)        Front-side 38097 ( ignored 2 )
[07/19 01:27:02   1237s] (I)        Back-side  0 ( ignored 0 )
[07/19 01:27:02   1237s] (I)        Both-side  0 ( ignored 0 )
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[07/19 01:27:02   1237s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[07/19 01:27:02   1237s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[07/19 01:27:02   1237s] (I)      handle routing halo
[07/19 01:27:02   1237s] (I)      Reading macro buffers
[07/19 01:27:02   1237s] (I)      Number of macro buffers: 0
[07/19 01:27:02   1237s] (I)      early_global_route_priority property id does not exist.
[07/19 01:27:02   1237s] (I)      Read Num Blocks=1282103  Num Prerouted Wires=17860  Num CS=0
[07/19 01:27:02   1237s] (I)      Layer 0 (V) : #blockages 1226219 : #preroutes 5403
[07/19 01:27:02   1237s] (I)      Layer 1 (H) : #blockages 27787 : #preroutes 10988
[07/19 01:27:02   1237s] (I)      Layer 2 (V) : #blockages 6317 : #preroutes 1421
[07/19 01:27:02   1237s] (I)      Layer 3 (H) : #blockages 6122 : #preroutes 44
[07/19 01:27:02   1237s] (I)      Layer 4 (V) : #blockages 6124 : #preroutes 4
[07/19 01:27:02   1237s] (I)      Layer 5 (H) : #blockages 6162 : #preroutes 0
[07/19 01:27:02   1237s] (I)      Layer 6 (V) : #blockages 3372 : #preroutes 0
[07/19 01:27:02   1237s] (I)      Number of ignored nets                =      2
[07/19 01:27:02   1237s] (I)      Number of connected nets              =      0
[07/19 01:27:02   1237s] (I)      Number of fixed nets                  =      2.  Ignored: Yes
[07/19 01:27:02   1237s] (I)      Number of clock nets                  =      2.  Ignored: No
[07/19 01:27:02   1237s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/19 01:27:02   1237s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/19 01:27:02   1237s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/19 01:27:02   1237s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/19 01:27:02   1237s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/19 01:27:02   1237s] (I)      Ndr track 0 does not exist
[07/19 01:27:02   1237s] (I)      ---------------------Grid Graph Info--------------------
[07/19 01:27:02   1237s] (I)      Routing area        : (200, -40) - (1857800, 1950860)
[07/19 01:27:02   1237s] (I)      Core area           : (425480, 425420) - (1433480, 1525400)
[07/19 01:27:02   1237s] (I)      Site width          :   480  (dbu)
[07/19 01:27:02   1237s] (I)      Row height          :  3780  (dbu)
[07/19 01:27:02   1237s] (I)      GCell row height    :  3780  (dbu)
[07/19 01:27:02   1237s] (I)      GCell width         :  3780  (dbu)
[07/19 01:27:02   1237s] (I)      GCell height        :  3780  (dbu)
[07/19 01:27:02   1237s] (I)      Grid                :   491   516     7
[07/19 01:27:02   1237s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[07/19 01:27:02   1237s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[07/19 01:27:02   1237s] (I)      Vertical capacity   :  3780     0  3780     0  3780     0  3780
[07/19 01:27:02   1237s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[07/19 01:27:02   1237s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[07/19 01:27:02   1237s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[07/19 01:27:02   1237s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[07/19 01:27:02   1237s] (I)      Default pitch size  :   480   420   480   420   480  3280  4000
[07/19 01:27:02   1237s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[07/19 01:27:02   1237s] (I)      Num tracks per GCell:  7.88  9.00  7.88  9.00  7.88  1.15  0.94
[07/19 01:27:02   1237s] (I)      Total num of tracks :  3869  4644  3869  4644  3869   774   464
[07/19 01:27:02   1237s] (I)      --------------------------------------------------------
[07/19 01:27:02   1237s] 
[07/19 01:27:02   1237s] [NR-eGR] ============ Routing rule table ============
[07/19 01:27:02   1237s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 38031
[07/19 01:27:02   1237s] [NR-eGR] ========================================
[07/19 01:27:02   1237s] [NR-eGR] 
[07/19 01:27:02   1237s] (I)      ==== NDR : (Default) ====
[07/19 01:27:02   1237s] (I)      +--------------+--------+
[07/19 01:27:02   1237s] (I)      |           ID |      0 |
[07/19 01:27:02   1237s] (I)      |      Default |    yes |
[07/19 01:27:02   1237s] (I)      |  Clk Special |     no |
[07/19 01:27:02   1237s] (I)      | Hard spacing |     no |
[07/19 01:27:02   1237s] (I)      |    NDR track | (none) |
[07/19 01:27:02   1237s] (I)      |      NDR via | (none) |
[07/19 01:27:02   1237s] (I)      |  Extra space |      0 |
[07/19 01:27:02   1237s] (I)      |      Shields |      0 |
[07/19 01:27:02   1237s] (I)      |   Demand (H) |      1 |
[07/19 01:27:02   1237s] (I)      |   Demand (V) |      1 |
[07/19 01:27:02   1237s] (I)      |        #Nets |  38031 |
[07/19 01:27:02   1237s] (I)      +--------------+--------+
[07/19 01:27:02   1237s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:27:02   1237s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[07/19 01:27:02   1237s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:27:02   1237s] (I)      |    Metal1    160      180    480      480      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[07/19 01:27:02   1237s] (I)      +-----------------------------------------------------------------------------------------+
[07/19 01:27:02   1237s] (I)      =============== Blocked Tracks ===============
[07/19 01:27:02   1237s] (I)      +-------+---------+----------+---------------+
[07/19 01:27:02   1237s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/19 01:27:02   1237s] (I)      +-------+---------+----------+---------------+
[07/19 01:27:02   1237s] (I)      |     1 | 1996404 |  1404285 |        70.34% |
[07/19 01:27:02   1237s] (I)      |     2 | 2280204 |   979479 |        42.96% |
[07/19 01:27:02   1237s] (I)      |     3 | 1996404 |  1182531 |        59.23% |
[07/19 01:27:02   1237s] (I)      |     4 | 2280204 |  1298830 |        56.96% |
[07/19 01:27:02   1237s] (I)      |     5 | 1996404 |  1182679 |        59.24% |
[07/19 01:27:02   1237s] (I)      |     6 |  380034 |   246472 |        64.86% |
[07/19 01:27:02   1237s] (I)      |     7 |  239424 |   123312 |        51.50% |
[07/19 01:27:02   1237s] (I)      +-------+---------+----------+---------------+
[07/19 01:27:02   1237s] (I)      Finished Import and model ( CPU: 0.45 sec, Real: 0.45 sec, Curr Mem: 6.57 MB )
[07/19 01:27:02   1237s] (I)      Delete wires for 38031 nets (async)
[07/19 01:27:02   1237s] (I)      Reset routing kernel
[07/19 01:27:02   1237s] (I)      Started Global Routing ( Curr Mem: 6.57 MB )
[07/19 01:27:02   1237s] (I)      totalPins=118054  totalGlobalPin=114552 (97.03%)
[07/19 01:27:02   1237s] (I)      ================== Net Group Info ===================
[07/19 01:27:02   1237s] (I)      +----+----------------+--------------+--------------+
[07/19 01:27:02   1237s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[07/19 01:27:02   1237s] (I)      +----+----------------+--------------+--------------+
[07/19 01:27:02   1237s] (I)      |  1 |          38031 |    Metal1(1) | TopMetal2(7) |
[07/19 01:27:02   1237s] (I)      +----+----------------+--------------+--------------+
[07/19 01:27:02   1237s] (I)      total 2D Cap : 5029379 = (2476230 H, 2553149 V)
[07/19 01:27:02   1237s] (I)      total 2D Demand : 27157 = (10054 H, 17103 V)
[07/19 01:27:02   1237s] (I)      init route region map
[07/19 01:27:02   1237s] (I)      #blocked GCells = 73008
[07/19 01:27:02   1237s] (I)      #regions = 1
[07/19 01:27:02   1237s] (I)      init safety region map
[07/19 01:27:02   1237s] (I)      #blocked GCells = 73008
[07/19 01:27:02   1238s] (I)      #regions = 1
[07/19 01:27:02   1238s] (I)      Adjusted 0 GCells for pin access
[07/19 01:27:02   1238s] [NR-eGR] Layer group 1: route 38031 net(s) in layer range [1, 7]
[07/19 01:27:02   1238s] (I)      
[07/19 01:27:02   1238s] (I)      ============  Phase 1a Route ============
[07/19 01:27:02   1238s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 20
[07/19 01:27:02   1238s] (I)      Usage: 316718 = (154765 H, 161953 V) = (6.25% H, 6.34% V) = (5.850e+05um H, 6.122e+05um V)
[07/19 01:27:02   1238s] (I)      
[07/19 01:27:02   1238s] (I)      ============  Phase 1b Route ============
[07/19 01:27:02   1238s] (I)      Usage: 316718 = (154765 H, 161953 V) = (6.25% H, 6.34% V) = (5.850e+05um H, 6.122e+05um V)
[07/19 01:27:02   1238s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 1.197194e+06um
[07/19 01:27:02   1238s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[07/19 01:27:02   1238s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/19 01:27:02   1238s] (I)      
[07/19 01:27:02   1238s] (I)      ============  Phase 1c Route ============
[07/19 01:27:02   1238s] (I)      Level2 Grid: 99 x 104
[07/19 01:27:02   1238s] (I)      Usage: 316718 = (154765 H, 161953 V) = (6.25% H, 6.34% V) = (5.850e+05um H, 6.122e+05um V)
[07/19 01:27:02   1238s] (I)      
[07/19 01:27:02   1238s] (I)      ============  Phase 1d Route ============
[07/19 01:27:02   1239s] (I)      Usage: 316721 = (154768 H, 161953 V) = (6.25% H, 6.34% V) = (5.850e+05um H, 6.122e+05um V)
[07/19 01:27:02   1239s] (I)      
[07/19 01:27:02   1239s] (I)      ============  Phase 1e Route ============
[07/19 01:27:02   1239s] (I)      Usage: 316721 = (154768 H, 161953 V) = (6.25% H, 6.34% V) = (5.850e+05um H, 6.122e+05um V)
[07/19 01:27:02   1239s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197205e+06um
[07/19 01:27:02   1239s] (I)      
[07/19 01:27:02   1239s] (I)      ============  Phase 1l Route ============
[07/19 01:27:02   1239s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/19 01:27:02   1239s] (I)      Layer  1:     696152      3021       135     1188802      802510    (59.70%) 
[07/19 01:27:02   1239s] (I)      Layer  2:    1332571    162363         1      832788     1442772    (36.60%) 
[07/19 01:27:02   1239s] (I)      Layer  3:     881689    135735         3     1018726      972586    (51.16%) 
[07/19 01:27:02   1239s] (I)      Layer  4:    1018568     25597         0     1152315     1123245    (50.64%) 
[07/19 01:27:02   1239s] (I)      Layer  5:     877345     14429         0     1019056      972255    (51.18%) 
[07/19 01:27:02   1239s] (I)      Layer  6:     139005         0         0      177265      114118    (60.84%) 
[07/19 01:27:02   1239s] (I)      Layer  7:     117854         0         0      125627      113330    (52.57%) 
[07/19 01:27:02   1239s] (I)      Total:       5063184    341145       139     5514577     5540814    (49.88%) 
[07/19 01:27:02   1239s] (I)      
[07/19 01:27:02   1239s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/19 01:27:02   1239s] [NR-eGR]                        OverCon            
[07/19 01:27:02   1239s] [NR-eGR]                         #Gcell     %Gcell
[07/19 01:27:02   1239s] [NR-eGR]        Layer             (1-2)    OverCon
[07/19 01:27:02   1239s] [NR-eGR] ----------------------------------------------
[07/19 01:27:02   1239s] [NR-eGR]  Metal1 ( 1)       133( 0.13%)   ( 0.13%) 
[07/19 01:27:02   1239s] [NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR]  Metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[07/19 01:27:02   1239s] [NR-eGR] ----------------------------------------------
[07/19 01:27:02   1239s] [NR-eGR]        Total       137( 0.02%)   ( 0.02%) 
[07/19 01:27:02   1239s] [NR-eGR] 
[07/19 01:27:02   1239s] (I)      Finished Global Routing ( CPU: 1.83 sec, Real: 0.56 sec, Curr Mem: 6.58 MB )
[07/19 01:27:02   1239s] (I)      Updating congestion map
[07/19 01:27:03   1239s] (I)      total 2D Cap : 5073870 = (2493496 H, 2580374 V)
[07/19 01:27:03   1239s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/19 01:27:03   1239s] (I)      Running track assignment and export wires
[07/19 01:27:03   1239s] (I)      ============= Track Assignment ============
[07/19 01:27:03   1239s] (I)      Started Track Assignment (8T) ( Curr Mem: 6.57 MB )
[07/19 01:27:03   1239s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[07/19 01:27:03   1239s] (I)      Run Multi-thread track assignment
[07/19 01:27:03   1240s] (I)      Finished Track Assignment (8T) ( CPU: 0.56 sec, Real: 0.10 sec, Curr Mem: 6.66 MB )
[07/19 01:27:03   1240s] (I)      Started Export ( Curr Mem: 6.66 MB )
[07/19 01:27:03   1240s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[07/19 01:27:03   1240s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/19 01:27:03   1240s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:27:03   1240s] [NR-eGR]                    Length (um)    Vias 
[07/19 01:27:03   1240s] [NR-eGR] ---------------------------------------
[07/19 01:27:03   1240s] [NR-eGR]  Metal1     (1V)        107128  120609 
[07/19 01:27:03   1240s] [NR-eGR]  Metal2     (2H)        524814   79791 
[07/19 01:27:03   1240s] [NR-eGR]  Metal3     (3V)        505810    4987 
[07/19 01:27:03   1240s] [NR-eGR]  Metal4     (4H)         91438    1807 
[07/19 01:27:03   1240s] [NR-eGR]  Metal5     (5V)         54907       4 
[07/19 01:27:03   1240s] [NR-eGR]  TopMetal1  (6H)             1       0 
[07/19 01:27:03   1240s] [NR-eGR]  TopMetal2  (7V)             0       0 
[07/19 01:27:03   1240s] [NR-eGR] ---------------------------------------
[07/19 01:27:03   1240s] [NR-eGR]             Total      1284098  207198 
[07/19 01:27:03   1240s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:27:03   1240s] [NR-eGR] Total half perimeter of net bounding box: 1108495um
[07/19 01:27:03   1240s] [NR-eGR] Total length: 1284098um, number of vias: 207198
[07/19 01:27:03   1240s] [NR-eGR] --------------------------------------------------------------------------
[07/19 01:27:03   1240s] (I)      == Layer wire length by net rule ==
[07/19 01:27:03   1240s] (I)                           Default 
[07/19 01:27:03   1240s] (I)      -----------------------------
[07/19 01:27:03   1240s] (I)       Metal1     (1V)    107128um 
[07/19 01:27:03   1240s] (I)       Metal2     (2H)    524814um 
[07/19 01:27:03   1240s] (I)       Metal3     (3V)    505810um 
[07/19 01:27:03   1240s] (I)       Metal4     (4H)     91438um 
[07/19 01:27:03   1240s] (I)       Metal5     (5V)     54907um 
[07/19 01:27:03   1240s] (I)       TopMetal1  (6H)         1um 
[07/19 01:27:03   1240s] (I)       TopMetal2  (7V)         0um 
[07/19 01:27:03   1240s] (I)      -----------------------------
[07/19 01:27:03   1240s] (I)                  Total  1284098um 
[07/19 01:27:03   1240s] (I)      == Layer via count by net rule ==
[07/19 01:27:03   1240s] (I)                         Default 
[07/19 01:27:03   1240s] (I)      ---------------------------
[07/19 01:27:03   1240s] (I)       Metal1     (1V)    120609 
[07/19 01:27:03   1240s] (I)       Metal2     (2H)     79791 
[07/19 01:27:03   1240s] (I)       Metal3     (3V)      4987 
[07/19 01:27:03   1240s] (I)       Metal4     (4H)      1807 
[07/19 01:27:03   1240s] (I)       Metal5     (5V)         4 
[07/19 01:27:03   1240s] (I)       TopMetal1  (6H)         0 
[07/19 01:27:03   1240s] (I)       TopMetal2  (7V)         0 
[07/19 01:27:03   1240s] (I)      ---------------------------
[07/19 01:27:03   1240s] (I)                  Total   207198 
[07/19 01:27:03   1240s] (I)      Finished Export ( CPU: 0.70 sec, Real: 0.47 sec, Curr Mem: 6.52 MB )
[07/19 01:27:03   1240s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:27:03   1240s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.60 sec, Real: 1.64 sec, Curr Mem: 6.52 MB )
[07/19 01:27:03   1240s] [NR-eGR] Finished Early Global Route ( CPU: 3.61 sec, Real: 1.66 sec, Curr Mem: 6.42 MB )
[07/19 01:27:03   1240s] (I)      ========================================== Runtime Summary ===========================================
[07/19 01:27:03   1240s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[07/19 01:27:03   1240s] (I)      ------------------------------------------------------------------------------------------------------
[07/19 01:27:03   1240s] (I)       Early Global Route                             100.00%  2474.36 sec  2476.01 sec  1.66 sec  3.61 sec 
[07/19 01:27:03   1240s] (I)       +-Early Global Route kernel                     99.18%  2474.36 sec  2476.00 sec  1.64 sec  3.60 sec 
[07/19 01:27:03   1240s] (I)       | +-Import and model                            26.92%  2474.36 sec  2474.80 sec  0.45 sec  0.45 sec 
[07/19 01:27:03   1240s] (I)       | | +-Create place DB                            7.72%  2474.36 sec  2474.49 sec  0.13 sec  0.13 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Import place data                        7.72%  2474.36 sec  2474.49 sec  0.13 sec  0.13 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read instances and placement           2.01%  2474.36 sec  2474.39 sec  0.03 sec  0.03 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read nets                              5.58%  2474.39 sec  2474.49 sec  0.09 sec  0.09 sec 
[07/19 01:27:03   1240s] (I)       | | +-Create route DB                           18.32%  2474.49 sec  2474.79 sec  0.30 sec  0.30 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Import route data (8T)                  18.30%  2474.49 sec  2474.79 sec  0.30 sec  0.30 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read blockages ( Layer 1-7 )           7.35%  2474.51 sec  2474.63 sec  0.12 sec  0.12 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read routing blockages               0.00%  2474.51 sec  2474.51 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read bump blockages                  0.00%  2474.51 sec  2474.51 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read instance blockages              6.88%  2474.51 sec  2474.62 sec  0.11 sec  0.11 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read PG blockages                    0.24%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | | +-Allocate memory for PG via list    0.07%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read clock blockages                 0.00%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read other blockages                 0.00%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read halo blockages                  0.04%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Read boundary cut boxes              0.00%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read blackboxes                        0.00%  2474.63 sec  2474.63 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read prerouted                         0.43%  2474.63 sec  2474.64 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Read nets                              0.78%  2474.64 sec  2474.65 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Set up via pillars                     0.55%  2474.66 sec  2474.67 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Initialize 3D grid graph               0.27%  2474.67 sec  2474.67 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Model blockage capacity                6.22%  2474.68 sec  2474.78 sec  0.10 sec  0.10 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Initialize 3D capacity               5.83%  2474.68 sec  2474.77 sec  0.10 sec  0.10 sec 
[07/19 01:27:03   1240s] (I)       | | +-Read aux data                              0.00%  2474.79 sec  2474.79 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | +-Others data preparation                    0.00%  2474.79 sec  2474.79 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | +-Create route kernel                        0.48%  2474.79 sec  2474.80 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | +-Global Routing                              34.09%  2474.81 sec  2475.37 sec  0.56 sec  1.83 sec 
[07/19 01:27:03   1240s] (I)       | | +-Initialization                             0.86%  2474.81 sec  2474.82 sec  0.01 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)       | | +-Net group 1                               31.90%  2474.82 sec  2475.35 sec  0.53 sec  1.79 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Generate topology (8T)                   1.83%  2474.82 sec  2474.85 sec  0.03 sec  0.16 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1a                                 6.17%  2474.91 sec  2475.02 sec  0.10 sec  0.32 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Pattern routing (8T)                   4.13%  2474.91 sec  2474.98 sec  0.07 sec  0.29 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.07%  2474.98 sec  2475.00 sec  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Add via demand to 2D                   0.88%  2475.00 sec  2475.02 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1b                                 3.08%  2475.02 sec  2475.07 sec  0.05 sec  0.07 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Monotonic routing (8T)                 1.41%  2475.02 sec  2475.04 sec  0.02 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1c                                 1.34%  2475.07 sec  2475.09 sec  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Two level Routing                      1.34%  2475.07 sec  2475.09 sec  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Two Level Routing (Regular)          1.11%  2475.07 sec  2475.09 sec  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Two Level Routing (Strong)           0.13%  2475.09 sec  2475.09 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1d                                 7.89%  2475.09 sec  2475.22 sec  0.13 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Detoured routing (8T)                  7.87%  2475.09 sec  2475.22 sec  0.13 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1e                                 0.66%  2475.22 sec  2475.23 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Route legalization                     0.61%  2475.22 sec  2475.23 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | | | +-Legalize Blockage Violations         0.61%  2475.22 sec  2475.23 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Phase 1l                                 7.17%  2475.23 sec  2475.35 sec  0.12 sec  0.44 sec 
[07/19 01:27:03   1240s] (I)       | | | | +-Layer assignment (8T)                  6.51%  2475.24 sec  2475.35 sec  0.11 sec  0.43 sec 
[07/19 01:27:03   1240s] (I)       | +-Export cong map                              2.77%  2475.37 sec  2475.42 sec  0.05 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)       | | +-Export 2D cong map                         0.77%  2475.40 sec  2475.42 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | +-Extract Global 3D Wires                      0.65%  2475.42 sec  2475.43 sec  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)       | +-Track Assignment (8T)                        6.06%  2475.43 sec  2475.53 sec  0.10 sec  0.56 sec 
[07/19 01:27:03   1240s] (I)       | | +-Initialization                             0.15%  2475.43 sec  2475.43 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | | +-Track Assignment Kernel                    5.82%  2475.43 sec  2475.53 sec  0.10 sec  0.56 sec 
[07/19 01:27:03   1240s] (I)       | | +-Free Memory                                0.00%  2475.53 sec  2475.53 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)       | +-Export                                      28.39%  2475.53 sec  2476.00 sec  0.47 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)       | | +-Export DB wires                            6.51%  2475.53 sec  2475.64 sec  0.11 sec  0.27 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Export all nets (8T)                     5.77%  2475.53 sec  2475.63 sec  0.10 sec  0.21 sec 
[07/19 01:27:03   1240s] (I)       | | | +-Set wire vias (8T)                       0.47%  2475.63 sec  2475.64 sec  0.01 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)       | | +-Report wirelength                          8.51%  2475.64 sec  2475.78 sec  0.14 sec  0.14 sec 
[07/19 01:27:03   1240s] (I)       | | +-Update net boxes                           1.18%  2475.78 sec  2475.80 sec  0.02 sec  0.09 sec 
[07/19 01:27:03   1240s] (I)       | | +-Update timing                             11.73%  2475.80 sec  2475.99 sec  0.19 sec  0.19 sec 
[07/19 01:27:03   1240s] (I)       | +-Postprocess design                           0.08%  2476.00 sec  2476.00 sec  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)      ======================= Summary by functions ========================
[07/19 01:27:03   1240s] (I)       Lv  Step                                      %      Real       CPU 
[07/19 01:27:03   1240s] (I)      ---------------------------------------------------------------------
[07/19 01:27:03   1240s] (I)        0  Early Global Route                  100.00%  1.66 sec  3.61 sec 
[07/19 01:27:03   1240s] (I)        1  Early Global Route kernel            99.18%  1.64 sec  3.60 sec 
[07/19 01:27:03   1240s] (I)        2  Global Routing                       34.09%  0.56 sec  1.83 sec 
[07/19 01:27:03   1240s] (I)        2  Export                               28.39%  0.47 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)        2  Import and model                     26.92%  0.45 sec  0.45 sec 
[07/19 01:27:03   1240s] (I)        2  Track Assignment (8T)                 6.06%  0.10 sec  0.56 sec 
[07/19 01:27:03   1240s] (I)        2  Export cong map                       2.77%  0.05 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)        2  Extract Global 3D Wires               0.65%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        2  Postprocess design                    0.08%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        3  Net group 1                          31.90%  0.53 sec  1.79 sec 
[07/19 01:27:03   1240s] (I)        3  Create route DB                      18.32%  0.30 sec  0.30 sec 
[07/19 01:27:03   1240s] (I)        3  Update timing                        11.73%  0.19 sec  0.19 sec 
[07/19 01:27:03   1240s] (I)        3  Report wirelength                     8.51%  0.14 sec  0.14 sec 
[07/19 01:27:03   1240s] (I)        3  Create place DB                       7.72%  0.13 sec  0.13 sec 
[07/19 01:27:03   1240s] (I)        3  Export DB wires                       6.51%  0.11 sec  0.27 sec 
[07/19 01:27:03   1240s] (I)        3  Track Assignment Kernel               5.82%  0.10 sec  0.56 sec 
[07/19 01:27:03   1240s] (I)        3  Update net boxes                      1.18%  0.02 sec  0.09 sec 
[07/19 01:27:03   1240s] (I)        3  Initialization                        1.01%  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)        3  Export 2D cong map                    0.77%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        3  Create route kernel                   0.48%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        4  Import route data (8T)               18.30%  0.30 sec  0.30 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1d                              7.89%  0.13 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)        4  Import place data                     7.72%  0.13 sec  0.13 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1l                              7.17%  0.12 sec  0.44 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1a                              6.17%  0.10 sec  0.32 sec 
[07/19 01:27:03   1240s] (I)        4  Export all nets (8T)                  5.77%  0.10 sec  0.21 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1b                              3.08%  0.05 sec  0.07 sec 
[07/19 01:27:03   1240s] (I)        4  Generate topology (8T)                1.83%  0.03 sec  0.16 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1c                              1.34%  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)        4  Phase 1e                              0.66%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        4  Set wire vias (8T)                    0.47%  0.01 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)        5  Detoured routing (8T)                 7.87%  0.13 sec  0.70 sec 
[07/19 01:27:03   1240s] (I)        5  Read blockages ( Layer 1-7 )          7.35%  0.12 sec  0.12 sec 
[07/19 01:27:03   1240s] (I)        5  Layer assignment (8T)                 6.51%  0.11 sec  0.43 sec 
[07/19 01:27:03   1240s] (I)        5  Read nets                             6.36%  0.11 sec  0.11 sec 
[07/19 01:27:03   1240s] (I)        5  Model blockage capacity               6.22%  0.10 sec  0.10 sec 
[07/19 01:27:03   1240s] (I)        5  Pattern routing (8T)                  4.13%  0.07 sec  0.29 sec 
[07/19 01:27:03   1240s] (I)        5  Read instances and placement          2.01%  0.03 sec  0.03 sec 
[07/19 01:27:03   1240s] (I)        5  Monotonic routing (8T)                1.41%  0.02 sec  0.05 sec 
[07/19 01:27:03   1240s] (I)        5  Two level Routing                     1.34%  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)        5  Pattern Routing Avoiding Blockages    1.07%  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)        5  Add via demand to 2D                  0.88%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        5  Route legalization                    0.61%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        5  Set up via pillars                    0.55%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        5  Read prerouted                        0.43%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        5  Initialize 3D grid graph              0.27%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read instance blockages               6.88%  0.11 sec  0.11 sec 
[07/19 01:27:03   1240s] (I)        6  Initialize 3D capacity                5.83%  0.10 sec  0.10 sec 
[07/19 01:27:03   1240s] (I)        6  Two Level Routing (Regular)           1.11%  0.02 sec  0.02 sec 
[07/19 01:27:03   1240s] (I)        6  Legalize Blockage Violations          0.61%  0.01 sec  0.01 sec 
[07/19 01:27:03   1240s] (I)        6  Read PG blockages                     0.24%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] (I)        7  Allocate memory for PG via list       0.07%  0.00 sec  0.00 sec 
[07/19 01:27:03   1240s] Running post-eGR process
[07/19 01:27:03   1240s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:27:03   1240s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:27:03   1240s] RC Extraction called in multi-corner(2) mode.
[07/19 01:27:03   1240s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:27:03   1240s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:27:03   1240s] RCMode: PreRoute
[07/19 01:27:03   1240s]       RC Corner Indexes            0       1   
[07/19 01:27:03   1240s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:27:03   1240s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:03   1240s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:03   1240s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:03   1240s] Shrink Factor                : 1.00000
[07/19 01:27:03   1240s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:27:03   1240s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:27:03   1241s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:27:03   1241s] eee: pegSigSF=1.070000
[07/19 01:27:03   1241s] Initializing multi-corner resistance tables ...
[07/19 01:27:03   1241s] eee: Grid unit RC data computation started
[07/19 01:27:03   1241s] eee: Grid unit RC data computation completed
[07/19 01:27:03   1241s] eee: l=1 avDens=0.040667 usedTrk=2932.643126 availTrk=72114.143479 sigTrk=2932.643126
[07/19 01:27:03   1241s] eee: l=2 avDens=0.147110 usedTrk=14106.911117 availTrk=95893.945500 sigTrk=14106.911117
[07/19 01:27:03   1241s] eee: l=3 avDens=0.129122 usedTrk=15469.951718 availTrk=119809.023787 sigTrk=15469.951718
[07/19 01:27:03   1241s] eee: l=4 avDens=0.033928 usedTrk=4310.223841 availTrk=127041.768646 sigTrk=4310.223841
[07/19 01:27:03   1241s] eee: l=5 avDens=0.037011 usedTrk=3542.751590 availTrk=95722.256048 sigTrk=3542.751590
[07/19 01:27:03   1241s] eee: l=6 avDens=0.182839 usedTrk=2065.067757 availTrk=11294.472984 sigTrk=2065.067757
[07/19 01:27:03   1241s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:27:03   1241s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:27:03   1241s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:27:03   1241s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.312306 uaWl=1.000000 uaWlH=0.116400 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=83 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:27:03   1241s] eee: NetCapCache creation started. (Current Mem: 7367.934M) 
[07/19 01:27:03   1241s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 7367.934M) 
[07/19 01:27:03   1241s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:27:03   1241s] eee: Metal Layers Info:
[07/19 01:27:03   1241s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:03   1241s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:27:03   1241s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:03   1241s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:27:03   1241s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:27:03   1241s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:27:03   1241s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:27:03   1241s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:27:03   1241s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:27:03   1241s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:27:03   1241s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:03   1241s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:27:03   1241s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:27:03   1241s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:27:03   1241s] eee: +----------------------------------------------------+
[07/19 01:27:03   1241s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:27:03   1241s] eee: +----------------------------------------------------+
[07/19 01:27:03   1241s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:27:03   1241s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:27:03   1241s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:27:03   1241s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:27:03   1241s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:27:03   1241s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:27:03   1241s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:27:03   1241s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 7367.934M)
[07/19 01:27:04   1241s] Compute RC Scale Done ...
[07/19 01:27:04   1241s] OPERPROF: Starting HotSpotCal at level 1, MEM:7367.9M, EPOCH TIME: 1752881224.473249
[07/19 01:27:04   1241s] [hotspot] +------------+---------------+---------------+
[07/19 01:27:04   1241s] [hotspot] |            |   max hotspot | total hotspot |
[07/19 01:27:04   1241s] [hotspot] +------------+---------------+---------------+
[07/19 01:27:04   1241s] [hotspot] | normalized |          0.00 |          0.00 |
[07/19 01:27:04   1241s] [hotspot] +------------+---------------+---------------+
[07/19 01:27:04   1241s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/19 01:27:04   1241s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/19 01:27:04   1241s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.018, MEM:7367.9M, EPOCH TIME: 1752881224.491018
[07/19 01:27:04   1241s] Begin: Collecting metrics
[07/19 01:27:04   1241s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 |            |              | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 |            |              | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:02  |        7466 |      |     |
| area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:03  |        7466 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:16  |        7466 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        7368 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:27:04   1241s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4444.9M, current mem=4270.9M)

[07/19 01:27:04   1241s] End: Collecting metrics
[07/19 01:27:04   1241s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 8 -resetVeryShortNets -rescheduleForAdherence  
[07/19 01:27:04   1241s] Begin: GigaOpt Route Type Constraints Refinement
[07/19 01:27:04   1241s] *** CongRefineRouteType #2 [begin] (clock_opt_design #2) : totSession cpu/real = 0:20:43.0/0:44:27.3 (0.5), mem = 7367.9M
[07/19 01:27:04   1241s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.15
[07/19 01:27:04   1241s] ### Creating RouteCongInterface, started
[07/19 01:27:04   1242s] 
[07/19 01:27:04   1242s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[07/19 01:27:04   1242s] 
[07/19 01:27:04   1242s] #optDebug: {0, 1.000}
[07/19 01:27:04   1242s] ### Creating RouteCongInterface, finished
[07/19 01:27:04   1242s] Updated routing constraints on 0 nets.
[07/19 01:27:04   1242s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.15
[07/19 01:27:04   1242s] Bottom Preferred Layer:
[07/19 01:27:04   1242s] +---------------+------------+----------+
[07/19 01:27:04   1242s] |     Layer     |    CLK     |   Rule   |
[07/19 01:27:04   1242s] +---------------+------------+----------+
[07/19 01:27:04   1242s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:27:04   1242s] +---------------+------------+----------+
[07/19 01:27:04   1242s] Via Pillar Rule:
[07/19 01:27:04   1242s]     None
[07/19 01:27:04   1242s] Finished writing unified metrics of routing constraints.
[07/19 01:27:04   1242s] *** CongRefineRouteType #2 [finish] (clock_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.1 (1.4), totSession cpu/real = 0:20:43.2/0:44:27.4 (0.5), mem = 7367.9M
[07/19 01:27:04   1242s] 
[07/19 01:27:04   1242s] =============================================================================================
[07/19 01:27:04   1242s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #2                 23.14-s088_1
[07/19 01:27:04   1242s] =============================================================================================
[07/19 01:27:04   1242s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:27:04   1242s] ---------------------------------------------------------------------------------------------
[07/19 01:27:04   1242s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  90.8 % )     0:00:00.1 /  0:00:00.2    1.2
[07/19 01:27:04   1242s] [ MISC                   ]          0:00:00.0  (   9.2 % )     0:00:00.0 /  0:00:00.0    3.7
[07/19 01:27:04   1242s] ---------------------------------------------------------------------------------------------
[07/19 01:27:04   1242s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.4
[07/19 01:27:04   1242s] ---------------------------------------------------------------------------------------------
[07/19 01:27:04   1242s] End: GigaOpt Route Type Constraints Refinement
[07/19 01:27:04   1242s] Begin: Collecting metrics
[07/19 01:27:04   1242s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 |            |              | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 |            |              | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:02  |        7466 |      |     |
| area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:03  |        7466 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:16  |        7466 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        7368 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        7368 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:27:05   1242s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4272.3M, current mem=4272.3M)

[07/19 01:27:05   1242s] End: Collecting metrics
[07/19 01:27:05   1242s] skip EGR on cluster skew clock nets.
[07/19 01:27:05   1242s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[07/19 01:27:05   1242s]                                            # bool, default=false, private
[07/19 01:27:05   1242s] Starting delay calculation for Setup views
[07/19 01:27:05   1242s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:27:05   1242s] #################################################################################
[07/19 01:27:05   1242s] # Design Stage: PreRoute
[07/19 01:27:05   1242s] # Design Name: fpga_top
[07/19 01:27:05   1242s] # Design Mode: 130nm
[07/19 01:27:05   1242s] # Analysis Mode: MMMC OCV 
[07/19 01:27:05   1242s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:27:05   1242s] # Signoff Settings: SI Off 
[07/19 01:27:05   1242s] #################################################################################
[07/19 01:27:05   1244s] Calculate early delays in OCV mode...
[07/19 01:27:05   1244s] Calculate late delays in OCV mode...
[07/19 01:27:05   1244s] Topological Sorting (REAL = 0:00:00.0, MEM = 7365.9M, InitMEM = 7365.9M)
[07/19 01:27:05   1244s] Start delay calculation (fullDC) (8 T). (MEM=4386.97)
[07/19 01:27:05   1244s] End AAE Lib Interpolated Model. (MEM=4404.613281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:27:07   1253s] Total number of fetched objects 44468
[07/19 01:27:07   1253s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:27:07   1253s] End delay calculation. (MEM=4481.84 CPU=0:00:08.3 REAL=0:00:01.0)
[07/19 01:27:07   1253s] End delay calculation (fullDC). (MEM=4481.84 CPU=0:00:09.3 REAL=0:00:02.0)
[07/19 01:27:07   1253s] *** CDM Built up (cpu=0:00:11.2  real=0:00:02.0  mem= 7353.7M) ***
[07/19 01:27:07   1254s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:02.0 totSessionCpu=0:20:56 mem=7353.7M)
[07/19 01:27:07   1254s] Begin: GigaOpt postEco DRV Optimization
[07/19 01:27:07   1254s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 8 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS -max_fanout
[07/19 01:27:07   1254s] *** DrvOpt #2 [begin] (clock_opt_design #2) : totSession cpu/real = 0:20:55.7/0:44:30.0 (0.5), mem = 7353.7M
[07/19 01:27:07   1254s] Info: 71 io nets excluded
[07/19 01:27:07   1254s] Info: 2 nets with fixed/cover wires excluded.
[07/19 01:27:07   1254s] Info: 2 clock nets excluded from IPO operation.
[07/19 01:27:07   1254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1452085.16
[07/19 01:27:07   1254s] 
[07/19 01:27:07   1254s] Active Setup views: WORST_CASE 
[07/19 01:27:07   1254s] Cell fpga_top LLGs are deleted
[07/19 01:27:07   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7353.7M, EPOCH TIME: 1752881227.589915
[07/19 01:27:07   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7353.7M, EPOCH TIME: 1752881227.590703
[07/19 01:27:07   1254s] Max number of tech site patterns supported in site array is 256.
[07/19 01:27:07   1254s] Core basic site is CoreSite
[07/19 01:27:07   1254s] After signature check, allow fast init is true, keep pre-filter is true.
[07/19 01:27:07   1254s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/19 01:27:07   1254s] Fast DP-INIT is on for default
[07/19 01:27:07   1254s] Atter site array init, number of instance map data is 0.
[07/19 01:27:07   1254s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.033, REAL:0.019, MEM:7385.7M, EPOCH TIME: 1752881227.610086
[07/19 01:27:07   1254s] 
[07/19 01:27:07   1254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:27:07   1254s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:27:07   1254s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.040, REAL:0.026, MEM:7385.7M, EPOCH TIME: 1752881227.615830
[07/19 01:27:07   1254s] 
[07/19 01:27:07   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] [oiPhyDebug] optDemand 2024929814400.00, spDemand 671329814400.00.
[07/19 01:27:07   1254s] [LDM::Info] TotalInstCnt at InitDesignMc1: 38047
[07/19 01:27:07   1254s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[07/19 01:27:07   1254s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:20:56 mem=7385.7M
[07/19 01:27:07   1254s] OPERPROF: Starting DPlace-Init at level 1, MEM:7385.7M, EPOCH TIME: 1752881227.626843
[07/19 01:27:07   1254s] Processing tracks to init pin-track alignment.
[07/19 01:27:07   1254s] z: 1, totalTracks: 1
[07/19 01:27:07   1254s] z: 3, totalTracks: 1
[07/19 01:27:07   1254s] z: 5, totalTracks: 1
[07/19 01:27:07   1254s] z: 7, totalTracks: 1
[07/19 01:27:07   1254s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:27:07   1254s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7385.7M, EPOCH TIME: 1752881227.641366
[07/19 01:27:07   1254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:07   1254s] 
[07/19 01:27:07   1254s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:27:07   1254s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:27:07   1254s] 
[07/19 01:27:07   1254s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:27:07   1254s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.013, MEM:7385.7M, EPOCH TIME: 1752881227.653923
[07/19 01:27:07   1254s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:7385.7M, EPOCH TIME: 1752881227.654001
[07/19 01:27:07   1254s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:7385.7M, EPOCH TIME: 1752881227.654197
[07/19 01:27:07   1254s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7385.7MB).
[07/19 01:27:07   1254s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.031, MEM:7385.7M, EPOCH TIME: 1752881227.657782
[07/19 01:27:07   1255s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[07/19 01:27:07   1255s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 38047
[07/19 01:27:07   1255s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:20:56 mem=7385.7M
[07/19 01:27:07   1255s] ### Creating RouteCongInterface, started
[07/19 01:27:07   1255s] 
[07/19 01:27:07   1255s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[07/19 01:27:07   1255s] 
[07/19 01:27:07   1255s] #optDebug: {0, 1.000}
[07/19 01:27:07   1255s] ### Creating RouteCongInterface, finished
[07/19 01:27:07   1255s] {MG pre T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] {MG pre T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] {MG pre T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:27:07   1255s] {MG pre T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] {MG post T:0 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] {MG post T:1 H:0 G:0  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] {MG post T:0 H:1 G:0  {6 0 240.3 1.04394} }
[07/19 01:27:07   1255s] {MG post T:0 H:0 G:1  {6 0 26.7 1.04394} }
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[07/19 01:27:07   1255s] AoF 5883.6330um
[07/19 01:27:08   1255s] [GPS-DRV] Optimizer inputs ============================= 
[07/19 01:27:08   1255s] [GPS-DRV] drvFixingStage: Small Scale
[07/19 01:27:08   1255s] [GPS-DRV] costLowerBound: 0.1
[07/19 01:27:08   1255s] [GPS-DRV] setupTNSCost  : 1
[07/19 01:27:08   1255s] [GPS-DRV] maxIter       : 3
[07/19 01:27:08   1255s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[07/19 01:27:08   1255s] [GPS-DRV] Optimizer parameters ============================= 
[07/19 01:27:08   1255s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[07/19 01:27:08   1255s] [GPS-DRV] maxDensity (design): 0.95
[07/19 01:27:08   1255s] [GPS-DRV] maxLocalDensity: 0.98
[07/19 01:27:08   1255s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[07/19 01:27:08   1255s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[07/19 01:27:08   1255s] [GPS-DRV] isCPECostingOn: false
[07/19 01:27:08   1255s] [GPS-DRV] All active and enabled setup views
[07/19 01:27:08   1255s] [GPS-DRV]     WORST_CASE
[07/19 01:27:08   1255s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 01:27:08   1255s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/19 01:27:08   1255s] [GPS-DRV] maxFanoutLoad on
[07/19 01:27:08   1255s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/19 01:27:08   1255s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/19 01:27:08   1255s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[07/19 01:27:08   1255s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:7513.7M, EPOCH TIME: 1752881228.041787
[07/19 01:27:08   1255s] Found 0 hard placement blockage before merging.
[07/19 01:27:08   1255s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:7513.7M, EPOCH TIME: 1752881228.042065
[07/19 01:27:08   1255s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[07/19 01:27:08   1255s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[07/19 01:27:08   1256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 01:27:08   1256s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/19 01:27:08   1256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 01:27:08   1256s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/19 01:27:08   1256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 01:27:08   1256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 01:27:08   1256s] Dumping Information for Job ...
[07/19 01:27:08   1256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 01:27:08   1256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 01:27:08   1256s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.11|     0.00|       0|       0|       0| 60.55%|          |         |
[07/19 01:27:08   1256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[07/19 01:27:08   1256s] Dumping Information for Job ...
[07/19 01:27:08   1256s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[07/19 01:27:08   1256s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/19 01:27:08   1256s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.11|     0.00|       0|       0|       0| 60.55%| 0:00:00.0|  7513.7M|
[07/19 01:27:08   1256s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] ###############################################################################
[07/19 01:27:08   1256s] #
[07/19 01:27:08   1256s] #  Large fanout net report:  
[07/19 01:27:08   1256s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[07/19 01:27:08   1256s] #     - current density: 60.55
[07/19 01:27:08   1256s] #
[07/19 01:27:08   1256s] #  List of high fanout nets:
[07/19 01:27:08   1256s] #        Net(1):  pReset[0]: (fanouts = 5317)
[07/19 01:27:08   1256s] #                   - multi-driver net with 2 drivers
[07/19 01:27:08   1256s] #                   - Ignored for optimization
[07/19 01:27:08   1256s] #        Net(2):  set[0]: (fanouts = 80)
[07/19 01:27:08   1256s] #                   - multi-driver net with 2 drivers
[07/19 01:27:08   1256s] #                   - Ignored for optimization
[07/19 01:27:08   1256s] #        Net(3):  reset[0]: (fanouts = 80)
[07/19 01:27:08   1256s] #                   - multi-driver net with 2 drivers
[07/19 01:27:08   1256s] #                   - Ignored for optimization
[07/19 01:27:08   1256s] #
[07/19 01:27:08   1256s] ###############################################################################
[07/19 01:27:08   1256s] Bottom Preferred Layer:
[07/19 01:27:08   1256s] +---------------+------------+----------+
[07/19 01:27:08   1256s] |     Layer     |    CLK     |   Rule   |
[07/19 01:27:08   1256s] +---------------+------------+----------+
[07/19 01:27:08   1256s] | Metal3 (z=3)  |          1 | default  |
[07/19 01:27:08   1256s] +---------------+------------+----------+
[07/19 01:27:08   1256s] Via Pillar Rule:
[07/19 01:27:08   1256s]     None
[07/19 01:27:08   1256s] Finished writing unified metrics of routing constraints.
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] =======================================================================
[07/19 01:27:08   1256s]                 Reasons for remaining drv violations
[07/19 01:27:08   1256s] =======================================================================
[07/19 01:27:08   1256s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] MultiBuffering failure reasons
[07/19 01:27:08   1256s] ------------------------------------------------
[07/19 01:27:08   1256s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] SingleBuffering failure reasons
[07/19 01:27:08   1256s] ------------------------------------------------
[07/19 01:27:08   1256s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=7513.7M) ***
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] Deleting 0 temporary hard placement blockage(s).
[07/19 01:27:08   1256s] Total-nets :: 38097, Stn-nets :: 64, ratio :: 0.167992 %, Total-len 1.2841e+06, Stn-len 0
[07/19 01:27:08   1256s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 38047
[07/19 01:27:08   1256s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:7385.7M, EPOCH TIME: 1752881228.388065
[07/19 01:27:08   1256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:27:08   1256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:08   1256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:08   1256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:08   1256s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.103, REAL:0.028, MEM:7385.7M, EPOCH TIME: 1752881228.416466
[07/19 01:27:08   1256s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1452085.16
[07/19 01:27:08   1256s] *** DrvOpt #2 [finish] (clock_opt_design #2) : cpu/real = 0:00:01.9/0:00:01.0 (1.9), totSession cpu/real = 0:20:57.6/0:44:31.0 (0.5), mem = 7385.7M
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] =============================================================================================
[07/19 01:27:08   1256s]  Step TAT Report : DrvOpt #2 / clock_opt_design #2                              23.14-s088_1
[07/19 01:27:08   1256s] =============================================================================================
[07/19 01:27:08   1256s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:27:08   1256s] ---------------------------------------------------------------------------------------------
[07/19 01:27:08   1256s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.8 % )     0:00:00.1 /  0:00:00.2    1.1
[07/19 01:27:08   1256s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.2    2.1
[07/19 01:27:08   1256s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 01:27:08   1256s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:27:08   1256s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.4    5.1
[07/19 01:27:08   1256s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:08   1256s] [ DrvFindVioNets         ]      2   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.3    6.4
[07/19 01:27:08   1256s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    3.4
[07/19 01:27:08   1256s] [ DetailPlaceInit        ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.3
[07/19 01:27:08   1256s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[07/19 01:27:08   1256s] [ MISC                   ]          0:00:00.5  (  49.9 % )     0:00:00.5 /  0:00:01.0    1.9
[07/19 01:27:08   1256s] ---------------------------------------------------------------------------------------------
[07/19 01:27:08   1256s]  DrvOpt #2 TOTAL                    0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.9    1.9
[07/19 01:27:08   1256s] ---------------------------------------------------------------------------------------------
[07/19 01:27:08   1256s] Begin: Collecting metrics
[07/19 01:27:08   1256s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.014 |           |        0 |       60.58 |            |              | 0:00:04  |        7185 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        7185 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
| global_opt              |           |    6.171 |           |        0 |       60.58 |            |              | 0:00:01  |        7386 |      |     |
| area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:02  |        7466 |      |     |
| area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:03  |        7466 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:16  |        7466 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        7368 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        7368 |      |     |
| drv_eco_fixing          |     0.000 |    6.112 |         0 |        0 |       60.55 |            |              | 0:00:01  |        7386 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:27:08   1256s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4398.4M, current mem=4398.4M)

[07/19 01:27:08   1256s] End: Collecting metrics
[07/19 01:27:08   1256s] End: GigaOpt postEco DRV Optimization
[07/19 01:27:08   1256s] **INFO: Flow update: Design timing is met.
[07/19 01:27:08   1256s] Running refinePlace -preserveRouting true -hardFence false
[07/19 01:27:08   1256s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:7385.7M, EPOCH TIME: 1752881228.618088
[07/19 01:27:08   1256s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:7385.7M, EPOCH TIME: 1752881228.618140
[07/19 01:27:08   1256s] OPERPROF:     Starting DPlace-Init at level 3, MEM:7385.7M, EPOCH TIME: 1752881228.618187
[07/19 01:27:08   1256s] Processing tracks to init pin-track alignment.
[07/19 01:27:08   1256s] z: 1, totalTracks: 1
[07/19 01:27:08   1256s] z: 3, totalTracks: 1
[07/19 01:27:08   1256s] z: 5, totalTracks: 1
[07/19 01:27:08   1256s] z: 7, totalTracks: 1
[07/19 01:27:08   1256s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:27:08   1256s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:7385.7M, EPOCH TIME: 1752881228.635679
[07/19 01:27:08   1256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:08   1256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:27:08   1256s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s]  Skipping Bad Lib Cell Checking (CMU) !
[07/19 01:27:08   1256s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.015, REAL:0.013, MEM:7385.7M, EPOCH TIME: 1752881228.648296
[07/19 01:27:08   1256s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:7385.7M, EPOCH TIME: 1752881228.648371
[07/19 01:27:08   1256s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:7385.7M, EPOCH TIME: 1752881228.648558
[07/19 01:27:08   1256s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=7385.7MB).
[07/19 01:27:08   1256s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.037, REAL:0.034, MEM:7385.7M, EPOCH TIME: 1752881228.652081
[07/19 01:27:08   1256s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.037, REAL:0.034, MEM:7385.7M, EPOCH TIME: 1752881228.652109
[07/19 01:27:08   1256s] TDRefine: refinePlace mode is spiral
[07/19 01:27:08   1256s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[07/19 01:27:08   1256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1452085.14
[07/19 01:27:08   1256s] OPERPROF:   Starting Refine-Place at level 2, MEM:7385.7M, EPOCH TIME: 1752881228.654141
[07/19 01:27:08   1256s] *** Starting refinePlace (0:20:58 mem=7385.7M) ***
[07/19 01:27:08   1256s] Total net bbox length = 1.108e+06 (5.412e+05 5.673e+05) (ext = 7.604e+04)
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:27:08   1256s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:27:08   1256s] Set min layer with design mode ( 1 )
[07/19 01:27:08   1256s] Set max layer with design mode ( 7 )
[07/19 01:27:08   1256s] Set min layer with design mode ( 1 )
[07/19 01:27:08   1256s] Set max layer with design mode ( 7 )
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] Starting Small incrNP...
[07/19 01:27:08   1256s] User Input Parameters:
[07/19 01:27:08   1256s] - Congestion Driven    : Off
[07/19 01:27:08   1256s] - Timing Driven        : Off
[07/19 01:27:08   1256s] - Area-Violation Based : Off
[07/19 01:27:08   1256s] - Start Rollback Level : -5
[07/19 01:27:08   1256s] - Legalized            : On
[07/19 01:27:08   1256s] - Window Based         : Off
[07/19 01:27:08   1256s] - eDen incr mode       : Off
[07/19 01:27:08   1256s] - Small incr mode      : On
[07/19 01:27:08   1256s] 
[07/19 01:27:08   1256s] default core: bins with density > 0.750 = 45.43 % ( 368 / 810 )
[07/19 01:27:08   1256s] Density distribution unevenness ratio = 17.984%
[07/19 01:27:08   1256s] Density distribution unevenness ratio (U70) = 7.435%
[07/19 01:27:08   1256s] Density distribution unevenness ratio (U80) = 0.252%
[07/19 01:27:08   1256s] Density distribution unevenness ratio (U90) = 0.000%
[07/19 01:27:08   1256s] cost 0.863291, thresh 1.000000
[07/19 01:27:08   1256s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=7385.7M)
[07/19 01:27:08   1256s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:27:08   1256s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:7385.7M, EPOCH TIME: 1752881228.704725
[07/19 01:27:08   1256s] Starting refinePlace ...
[07/19 01:27:08   1256s] Set min layer with design mode ( 1 )
[07/19 01:27:08   1256s] Set max layer with design mode ( 7 )
[07/19 01:27:08   1256s] One DDP V2 for no tweak run.
[07/19 01:27:08   1256s] Set min layer with design mode ( 1 )
[07/19 01:27:08   1256s] Set max layer with design mode ( 7 )
[07/19 01:27:08   1256s] DDP initSite1 nrRow 291 nrJob 291
[07/19 01:27:08   1256s] DDP markSite nrRow 291 nrJob 291
[07/19 01:27:08   1257s]   Spread Effort: high, pre-route mode, useDDP on.
[07/19 01:27:08   1257s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=7385.7MB) @(0:20:58 - 0:20:58).
[07/19 01:27:08   1257s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:27:08   1257s] wireLenOptFixPriorityInst 5397 inst fixed
[07/19 01:27:08   1257s] 
[07/19 01:27:08   1257s]  === Spiral for Logical I: (movable: 37963) ===
[07/19 01:27:08   1257s] 
[07/19 01:27:08   1257s] Running Spiral MT with 8 threads  fetchWidth=182 
[07/19 01:27:09   1257s] 
[07/19 01:27:09   1257s]  Legalizing fenced HInst  with 8 physical insts
[07/19 01:27:09   1257s] 
[07/19 01:27:09   1257s]  Info: 0 filler has been deleted!
[07/19 01:27:09   1257s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[07/19 01:27:09   1257s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[07/19 01:27:09   1257s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/19 01:27:09   1257s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=7353.7MB) @(0:20:58 - 0:20:59).
[07/19 01:27:09   1257s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:27:09   1258s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/19 01:27:09   1258s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 7353.7MB
[07/19 01:27:09   1258s] Statistics of distance of Instance movement in refine placement:
[07/19 01:27:09   1258s]   maximum (X+Y) =         0.00 um
[07/19 01:27:09   1258s]   mean    (X+Y) =         0.00 um
[07/19 01:27:09   1258s] Summary Report:
[07/19 01:27:09   1258s] Instances move: 0 (out of 37963 movable)
[07/19 01:27:09   1258s] Instances flipped: 0
[07/19 01:27:09   1258s] Mean displacement: 0.00 um
[07/19 01:27:09   1258s] Max displacement: 0.00 um 
[07/19 01:27:09   1258s] Physical-only instances move: 0 (out of 0 movable physical-only)
[07/19 01:27:09   1258s] Total instances moved : 0
[07/19 01:27:09   1258s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.097, REAL:0.470, MEM:7353.7M, EPOCH TIME: 1752881229.174284
[07/19 01:27:09   1258s] Total net bbox length = 1.108e+06 (5.412e+05 5.673e+05) (ext = 7.604e+04)
[07/19 01:27:09   1258s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 7353.7MB
[07/19 01:27:09   1258s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=7353.7MB) @(0:20:58 - 0:20:59).
[07/19 01:27:09   1258s] *** Finished refinePlace (0:20:59 mem=7353.7M) ***
[07/19 01:27:09   1258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1452085.14
[07/19 01:27:09   1258s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.169, REAL:0.538, MEM:7353.7M, EPOCH TIME: 1752881229.191786
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[07/19 01:27:09   1258s] RPlace-Summary: Global refinePlace statistics server is deleted.
[07/19 01:27:09   1258s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:7353.7M, EPOCH TIME: 1752881229.193637
[07/19 01:27:09   1258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:27:09   1258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:09   1258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:09   1258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:09   1258s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.117, REAL:0.039, MEM:7385.7M, EPOCH TIME: 1752881229.232208
[07/19 01:27:09   1258s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.327, REAL:0.614, MEM:7385.7M, EPOCH TIME: 1752881229.232306
[07/19 01:27:09   1258s] **INFO: Flow update: Design timing is met.
[07/19 01:27:09   1258s] **INFO: Flow update: Design timing is met.
[07/19 01:27:09   1258s] **INFO: Flow update: Design timing is met.
[07/19 01:27:09   1258s] #optDebug: fT-D <X 1 0 0 0>
[07/19 01:27:09   1258s] Register exp ratio and priority group on 0 nets on 43505 nets : 
[07/19 01:27:09   1258s] 
[07/19 01:27:09   1258s] Active setup views:
[07/19 01:27:09   1258s]  WORST_CASE
[07/19 01:27:09   1258s]   Dominating endpoints: 0
[07/19 01:27:09   1258s]   Dominating TNS: -0.000
[07/19 01:27:09   1258s] 
[07/19 01:27:10   1260s] Extraction called for design 'fpga_top' of instances=38047 and nets=63673 using extraction engine 'preRoute' .
[07/19 01:27:10   1260s] PreRoute RC Extraction called for design fpga_top.
[07/19 01:27:10   1260s] RC Extraction called in multi-corner(2) mode.
[07/19 01:27:10   1260s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[07/19 01:27:10   1260s] Type 'man IMPEXT-6197' for more detail.
[07/19 01:27:10   1260s] RCMode: PreRoute
[07/19 01:27:10   1260s]       RC Corner Indexes            0       1   
[07/19 01:27:10   1260s] Capacitance Scaling Factor   : 1.00000 1.00000 
[07/19 01:27:10   1260s] Resistance Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:10   1260s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:10   1260s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[07/19 01:27:10   1260s] Shrink Factor                : 1.00000
[07/19 01:27:10   1260s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/19 01:27:10   1260s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:27:10   1260s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[07/19 01:27:10   1260s] Updating RC Grid density data for preRoute extraction ...
[07/19 01:27:10   1260s] eee: pegSigSF=1.070000
[07/19 01:27:10   1260s] Initializing multi-corner resistance tables ...
[07/19 01:27:10   1260s] eee: Grid unit RC data computation started
[07/19 01:27:10   1260s] eee: Grid unit RC data computation completed
[07/19 01:27:10   1260s] eee: l=1 avDens=0.040667 usedTrk=2932.643126 availTrk=72114.143479 sigTrk=2932.643126
[07/19 01:27:10   1260s] eee: l=2 avDens=0.147110 usedTrk=14106.911117 availTrk=95893.945500 sigTrk=14106.911117
[07/19 01:27:10   1260s] eee: l=3 avDens=0.129122 usedTrk=15469.951718 availTrk=119809.023787 sigTrk=15469.951718
[07/19 01:27:10   1260s] eee: l=4 avDens=0.033928 usedTrk=4310.223841 availTrk=127041.768646 sigTrk=4310.223841
[07/19 01:27:10   1260s] eee: l=5 avDens=0.037011 usedTrk=3542.751590 availTrk=95722.256048 sigTrk=3542.751590
[07/19 01:27:10   1260s] eee: l=6 avDens=0.182839 usedTrk=2065.067757 availTrk=11294.472984 sigTrk=2065.067757
[07/19 01:27:10   1260s] eee: l=7 avDens=0.133901 usedTrk=2028.052560 availTrk=15145.957903 sigTrk=2028.052560
[07/19 01:27:10   1260s] {RT RC_BEST 0 2 7  {6 0} 1}
[07/19 01:27:10   1260s] eee: LAM-FP: thresh=1 ; dimX=4422.857143 ; dimY=4645.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[07/19 01:27:10   1260s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.312306 uaWl=1.000000 uaWlH=0.116400 aWlH=0.000000 lMod=0 pMax=0.820000 pMod=83 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[07/19 01:27:10   1260s] eee: NetCapCache creation started. (Current Mem: 7343.934M) 
[07/19 01:27:10   1260s] eee: NetCapCache completed. (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  Curr Mem: 7343.934M) 
[07/19 01:27:10   1260s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1857.800000, 1950.860000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[07/19 01:27:10   1260s] eee: Metal Layers Info:
[07/19 01:27:10   1260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:10   1260s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[07/19 01:27:10   1260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:10   1260s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  2 |
[07/19 01:27:10   1260s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:27:10   1260s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:27:10   1260s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  2 |
[07/19 01:27:10   1260s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  2 |
[07/19 01:27:10   1260s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  2 |
[07/19 01:27:10   1260s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  2 |
[07/19 01:27:10   1260s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[07/19 01:27:10   1260s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[07/19 01:27:10   1260s] eee: +-----------------------NDR Info-----------------------+
[07/19 01:27:10   1260s] eee: NDR Count = 1, Fake NDR = 0
[07/19 01:27:10   1260s] eee: +----------------------------------------------------+
[07/19 01:27:10   1260s] eee: | NDR Name = 2w2s  | Id = 1  | isHard = 0 
[07/19 01:27:10   1260s] eee: +----------------------------------------------------+
[07/19 01:27:10   1260s] eee: layerId =  1  W,S =   0.320   0.360
[07/19 01:27:10   1260s] eee: layerId =  2  W,S =   0.400   0.420
[07/19 01:27:10   1260s] eee: layerId =  3  W,S =   0.400   0.420
[07/19 01:27:10   1260s] eee: layerId =  4  W,S =   0.400   0.420
[07/19 01:27:10   1260s] eee: layerId =  5  W,S =   0.400   0.420
[07/19 01:27:10   1260s] eee: layerId =  6  W,S =   3.280   3.280
[07/19 01:27:10   1260s] eee: layerId =  7  W,S =   4.000   4.000
[07/19 01:27:10   1260s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 7343.934M)
[07/19 01:27:10   1260s] Starting delay calculation for Setup views
[07/19 01:27:10   1260s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/19 01:27:10   1260s] #################################################################################
[07/19 01:27:10   1260s] # Design Stage: PreRoute
[07/19 01:27:10   1260s] # Design Name: fpga_top
[07/19 01:27:10   1260s] # Design Mode: 130nm
[07/19 01:27:10   1260s] # Analysis Mode: MMMC OCV 
[07/19 01:27:10   1260s] # Parasitics Mode: No SPEF/RCDB 
[07/19 01:27:10   1260s] # Signoff Settings: SI Off 
[07/19 01:27:10   1260s] #################################################################################
[07/19 01:27:11   1262s] Calculate early delays in OCV mode...
[07/19 01:27:11   1262s] Calculate late delays in OCV mode...
[07/19 01:27:11   1262s] Topological Sorting (REAL = 0:00:00.0, MEM = 7341.9M, InitMEM = 7341.9M)
[07/19 01:27:11   1262s] Start delay calculation (fullDC) (8 T). (MEM=4411.89)
[07/19 01:27:11   1263s] End AAE Lib Interpolated Model. (MEM=4429.539062 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:27:12   1271s] Total number of fetched objects 44468
[07/19 01:27:12   1272s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/19 01:27:12   1272s] End delay calculation. (MEM=4493.07 CPU=0:00:08.2 REAL=0:00:01.0)
[07/19 01:27:12   1272s] End delay calculation (fullDC). (MEM=4493.07 CPU=0:00:09.2 REAL=0:00:01.0)
[07/19 01:27:12   1272s] *** CDM Built up (cpu=0:00:11.1  real=0:00:02.0  mem= 7353.7M) ***
[07/19 01:27:12   1273s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:02.0 totSessionCpu=0:21:14 mem=7353.7M)
[07/19 01:27:12   1273s] OPTC: user 20.0
[07/19 01:27:12   1273s] Reported timing to dir ./timingReports
[07/19 01:27:12   1273s] **optDesign ... cpu = 0:02:00, real = 0:00:59, mem = 4389.3M, totSessionCpu=0:21:14 **
[07/19 01:27:12   1273s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7353.7M, EPOCH TIME: 1752881232.928326
[07/19 01:27:12   1273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:12   1273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:12   1273s] 
[07/19 01:27:12   1273s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:27:12   1273s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:27:12   1273s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.012, MEM:7353.7M, EPOCH TIME: 1752881232.940680
[07/19 01:27:12   1273s] 
[07/19 01:27:12   1273s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:12   1273s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:19   1276s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.014  |   N/A   |  0.014  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   164   |   N/A   |   164   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.547%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[07/19 01:27:19   1276s] Begin: Collecting metrics
[07/19 01:27:19   1276s] **INFO: Starting Blocking QThread with 8 CPU
[07/19 01:27:19   1276s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/19 01:27:19   1276s] Multi-CPU acceleration using 8 CPU(s).
[07/19 01:27:19      0s] *** QThread MetricCollect [begin] (clock_opt_design #2) : mem = 0.7M
[07/19 01:27:19      0s] Multithreaded Timing Analysis is initialized with 8 threads
[07/19 01:27:19      0s] 
[07/19 01:27:20      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:01.0, peak res=4411.8M, current mem=3690.3M)
[07/19 01:27:20      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3760.7M, current mem=3696.2M)
[07/19 01:27:20      0s] *** QThread MetricCollect [finish] (clock_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), mem = 0.7M
[07/19 01:27:20      0s] 
[07/19 01:27:20      0s] =============================================================================================
[07/19 01:27:20      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #2                       23.14-s088_1
[07/19 01:27:20      0s] =============================================================================================
[07/19 01:27:20      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:27:20      0s] ---------------------------------------------------------------------------------------------
[07/19 01:27:20      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 01:27:20      0s] ---------------------------------------------------------------------------------------------
[07/19 01:27:20      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[07/19 01:27:20      0s] ---------------------------------------------------------------------------------------------

[07/19 01:27:20   1276s]  
_______________________________________________________________________
[07/19 01:27:20   1276s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:27:20   1276s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[07/19 01:27:20   1276s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[07/19 01:27:20   1276s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[07/19 01:27:20   1276s] | initial_summary         |           |    0.014 |           |        0 |       60.58 |            |              | 0:00:04  |        7185 |    0 |   0 |
[07/19 01:27:20   1276s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        7185 |      |     |
[07/19 01:27:20   1276s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
[07/19 01:27:20   1276s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        7386 |      |     |
[07/19 01:27:20   1276s] | global_opt              |           |    6.171 |           |        0 |       60.58 |            |              | 0:00:01  |        7386 |      |     |
[07/19 01:27:20   1276s] | area_reclaiming         |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:02  |        7466 |      |     |
[07/19 01:27:20   1276s] | area_reclaiming_2       |     0.000 |    6.171 |         0 |        0 |       60.55 |            |              | 0:00:03  |        7466 |      |     |
[07/19 01:27:20   1276s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:16  |        7466 |      |     |
[07/19 01:27:20   1276s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:03  |        7368 |      |     |
[07/19 01:27:20   1276s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        7368 |      |     |
[07/19 01:27:20   1276s] | drv_eco_fixing          |     0.000 |    6.112 |         0 |        0 |       60.55 |            |              | 0:00:01  |        7386 |    0 |   0 |
[07/19 01:27:20   1276s] | final_summary           |           |    0.014 |           |        0 |       60.55 |            |              | 0:00:08  |        7386 |    0 |   0 |
[07/19 01:27:20   1276s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[07/19 01:27:20   1276s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4411.8M, current mem=4398.4M)

[07/19 01:27:20   1276s] End: Collecting metrics
[07/19 01:27:20   1276s] **optDesign ... cpu = 0:02:04, real = 0:01:07, mem = 4398.4M, totSessionCpu=0:21:18 **
[07/19 01:27:20   1276s] *** Finished optDesign ***
[07/19 01:27:20   1276s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:27:20   1276s] UM:*                                                                   final
[07/19 01:27:20   1277s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:27:20   1277s] UM:*                                                                   opt_design_postcts
[07/19 01:27:27   1277s] Info: final physical memory for 9 CRR processes is 824.51MB.
[07/19 01:27:28   1277s] Info: Summary of CRR changes:
[07/19 01:27:28   1277s]       - Timing transform commits:       0
[07/19 01:27:28   1277s] 
[07/19 01:27:28   1277s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:29 real=  0:01:35)
[07/19 01:27:28   1277s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.7 real=0:00:01.5)
[07/19 01:27:28   1277s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:14.2 real=0:00:05.4)
[07/19 01:27:28   1277s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:15.8 real=0:00:04.2)
[07/19 01:27:28   1277s] Deleting Lib Analyzer.
[07/19 01:27:28   1277s] Info: Destroy the CCOpt slew target map.
[07/19 01:27:28   1277s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/19 01:27:28   1277s] clean pInstBBox. size 0
[07/19 01:27:28   1277s] 
[07/19 01:27:28   1277s] TimeStamp Deleting Cell Server Begin ...
[07/19 01:27:28   1277s] 
[07/19 01:27:28   1277s] TimeStamp Deleting Cell Server End ...
[07/19 01:27:28   1277s] Set place::cacheFPlanSiteMark to 0
[07/19 01:27:28   1277s] Cell fpga_top LLGs are deleted
[07/19 01:27:28   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:28   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:28   1277s] Info: pop threads available for lower-level modules during optimization.
[07/19 01:27:28   1277s] (clock_opt_design): dumping clock statistics to metric
[07/19 01:27:28   1277s] Updating ideal nets and annotations...
[07/19 01:27:29   1277s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[07/19 01:27:29   1277s] Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:27:29   1277s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[07/19 01:27:29   1277s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[07/19 01:27:29   1277s] Affected nets:
[07/19 01:27:29   1277s] prog_clk[0]
[07/19 01:27:29   1277s] clk[0]
[07/19 01:27:29   1277s] 
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early...
[07/19 01:27:29   1277s] End AAE Lib Interpolated Model. (MEM=4398.546875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late...
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MAX_DEALY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early...
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late...
[07/19 01:27:29   1277s] Clock tree timing engine global stage delay update for MIN_DEALY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/19 01:27:29   1277s] Clock DAG hash : 51364bcae8f4a918 40ee8bcfc047a2c8
[07/19 01:27:29   1277s] CTS services accumulated run-time stats :
[07/19 01:27:29   1277s]   delay calculator: calls=12668, total_wall_time=0.389s, mean_wall_time=0.031ms
[07/19 01:27:29   1277s]   steiner router: calls=12630, total_wall_time=0.103s, mean_wall_time=0.008ms
[07/19 01:27:29   1277s] UM: Running design category ...
[07/19 01:27:29   1277s] Cell fpga_top LLGs are deleted
[07/19 01:27:29   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] OPERPROF: Starting SiteArray-Init at level 1, MEM:7739.7M, EPOCH TIME: 1752881249.167617
[07/19 01:27:29   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:7739.7M, EPOCH TIME: 1752881249.169296
[07/19 01:27:29   1277s] Max number of tech site patterns supported in site array is 256.
[07/19 01:27:29   1277s] Core basic site is CoreSite
[07/19 01:27:29   1277s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:27:29   1277s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:27:29   1277s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:27:29   1277s] SiteArray: use 3,354,624 bytes
[07/19 01:27:29   1277s] SiteArray: current memory after site array memory allocation 7385.7M
[07/19 01:27:29   1277s] SiteArray: FP blocked sites are writable
[07/19 01:27:29   1277s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:7385.7M, EPOCH TIME: 1752881249.187471
[07/19 01:27:29   1277s] Process 13154 (called=24542 computed=74) wires and vias for routing blockage analysis
[07/19 01:27:29   1277s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.014, REAL:0.005, MEM:7385.7M, EPOCH TIME: 1752881249.192394
[07/19 01:27:29   1277s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:27:29   1277s] Atter site array init, number of instance map data is 0.
[07/19 01:27:29   1277s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.050, REAL:0.025, MEM:7385.7M, EPOCH TIME: 1752881249.194346
[07/19 01:27:29   1277s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.029, MEM:7385.7M, EPOCH TIME: 1752881249.196922
[07/19 01:27:29   1277s] 
[07/19 01:27:29   1277s] Cell fpga_top LLGs are deleted
[07/19 01:27:29   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] # Resetting pin-track-align track data.
[07/19 01:27:29   1277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:29   1277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:27:30   1278s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/19 01:27:30   1278s] UM:         583.87           1186          0.000 ns          0.014 ns  clock_opt_design
[07/19 01:27:30   1278s] 
[07/19 01:27:30   1278s] *** Summary of all messages that are not suppressed in this session:
[07/19 01:27:30   1278s] Severity  ID               Count  Summary                                  
[07/19 01:27:30   1278s] WARNING   IMPPTN-1250         10  Pin placement has been enabled on metal ...
[07/19 01:27:30   1278s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[07/19 01:27:30   1278s] ERROR     IMPESI-2221         62  No driver %s is found in the delay stage...
[07/19 01:27:30   1278s] WARNING   IMPSP-105           10  'setPlaceMode -maxRouteLayer' will becom...
[07/19 01:27:30   1278s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[07/19 01:27:30   1278s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/19 01:27:30   1278s] WARNING   IMPOPT-7330          5  Net %s has fanout exceed delaycal_use_de...
[07/19 01:27:30   1278s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-2423        2  Detected different ideal net constraints...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-2444        2  Detected %d nets with the ideal_net prop...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-5046        2  Net '%s' in clock tree '%s' has existing...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[07/19 01:27:30   1278s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[07/19 01:27:30   1278s] WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
[07/19 01:27:30   1278s] *** Message Summary: 126 warning(s), 62 error(s)
[07/19 01:27:30   1278s] 
[07/19 01:27:30   1278s] *** clock_opt_design #2 [finish] () : cpu/real = 0:04:40.1/0:02:05.5 (2.2), totSession cpu/real = 0:21:19.5/0:44:52.7 (0.5), mem = 7385.7M
[07/19 01:27:30   1278s] 
[07/19 01:27:30   1278s] =============================================================================================
[07/19 01:27:30   1278s]  Final TAT Report : clock_opt_design #2                                         23.14-s088_1
[07/19 01:27:30   1278s] =============================================================================================
[07/19 01:27:30   1278s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/19 01:27:30   1278s] ---------------------------------------------------------------------------------------------
[07/19 01:27:30   1278s] [ InitOpt                ]      1   0:00:13.1  (  10.5 % )     0:00:16.5 /  0:00:17.0    1.0
[07/19 01:27:30   1278s] [ GlobalOpt              ]      1   0:00:01.2  (   0.9 % )     0:00:01.2 /  0:00:01.5    1.2
[07/19 01:27:30   1278s] [ DrvOpt                 ]      2   0:00:01.9  (   1.5 % )     0:00:01.9 /  0:00:03.6    1.9
[07/19 01:27:30   1278s] [ SimplifyNetlist        ]      1   0:00:00.9  (   0.7 % )     0:00:00.9 /  0:00:01.5    1.6
[07/19 01:27:30   1278s] [ AreaOpt                ]      2   0:00:03.9  (   3.1 % )     0:00:04.8 /  0:00:13.3    2.7
[07/19 01:27:30   1278s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:30   1278s] [ ViewPruning            ]     10   0:00:00.3  (   0.2 % )     0:00:00.7 /  0:00:02.2    3.2
[07/19 01:27:30   1278s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:10.1 /  0:00:17.7    1.8
[07/19 01:27:30   1278s] [ MetricReport           ]     12   0:00:02.6  (   2.1 % )     0:00:02.6 /  0:00:02.2    0.9
[07/19 01:27:30   1278s] [ DrvReport              ]      2   0:00:06.5  (   5.2 % )     0:00:06.5 /  0:00:01.5    0.2
[07/19 01:27:30   1278s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.5
[07/19 01:27:30   1278s] [ LocalWireReclaim       ]      1   0:00:00.1  (   0.1 % )     0:00:16.3 /  0:00:27.9    1.7
[07/19 01:27:30   1278s] [ SlackTraversorInit     ]      6   0:00:00.3  (   0.2 % )     0:00:00.5 /  0:00:00.6    1.2
[07/19 01:27:30   1278s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:30   1278s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:30   1278s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.4    2.1
[07/19 01:27:30   1278s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/19 01:27:30   1278s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/19 01:27:30   1278s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.4    1.9
[07/19 01:27:30   1278s] [ ReportFanoutViolation  ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/19 01:27:30   1278s] [ IncrReplace            ]      1   0:00:20.0  (  15.9 % )     0:00:23.8 /  0:01:51.8    4.7
[07/19 01:27:30   1278s] [ RefinePlace            ]      7   0:00:20.5  (  16.3 % )     0:00:20.5 /  0:00:37.3    1.8
[07/19 01:27:30   1278s] [ DetailPlaceInit        ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[07/19 01:27:30   1278s] [ CTS                    ]      1   0:00:16.3  (  13.0 % )     0:00:48.9 /  0:02:34.3    3.2
[07/19 01:27:30   1278s] [ EarlyGlobalRoute       ]      6   0:00:08.0  (   6.3 % )     0:00:08.0 /  0:00:13.6    1.7
[07/19 01:27:30   1278s] [ ExtractRC              ]      6   0:00:02.0  (   1.6 % )     0:00:02.0 /  0:00:02.0    1.0
[07/19 01:27:30   1278s] [ UpdateTimingGraph      ]      6   0:00:00.5  (   0.4 % )     0:00:08.3 /  0:00:42.1    5.1
[07/19 01:27:30   1278s] [ FullDelayCalc          ]      5   0:00:09.8  (   7.8 % )     0:00:10.1 /  0:00:55.0    5.5
[07/19 01:27:30   1278s] [ TimingUpdate           ]     29   0:00:03.4  (   2.7 % )     0:00:03.4 /  0:00:15.0    4.5
[07/19 01:27:30   1278s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.4
[07/19 01:27:30   1278s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/19 01:27:30   1278s] [ IncrTimingUpdate       ]      6   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[07/19 01:27:30   1278s] [ MISC                   ]          0:00:12.5  (  10.0 % )     0:00:12.5 /  0:00:05.2    0.4
[07/19 01:27:30   1278s] ---------------------------------------------------------------------------------------------
[07/19 01:27:30   1278s]  clock_opt_design #2 TOTAL          0:02:05.5  ( 100.0 % )     0:02:05.5 /  0:04:40.1    2.2
[07/19 01:27:30   1278s] ---------------------------------------------------------------------------------------------
[07/19 01:27:30   1278s] Ending "clock_opt_design" (total cpu=0:04:40, real=0:02:06, peak res=4660.8M, current mem=4317.7M)
[07/19 01:27:36   1278s] <CMD> zoomBox 570.38600 657.11700 582.55200 668.00800
[07/19 01:27:36   1278s] <CMD> zoomBox 573.58100 660.68200 579.93300 666.36800
[07/19 01:27:37   1278s] <CMD> zoomBox 574.54900 661.76200 579.13900 665.87100
[07/19 01:27:37   1278s] <CMD> zoomBox 574.92700 662.18400 578.82900 665.67700
[07/19 01:27:37   1278s] <CMD> zoomBox 575.24800 662.54300 578.56500 665.51200
[07/19 01:27:37   1279s] <CMD> zoomBox 575.75400 663.10700 578.15100 665.25300
[07/19 01:27:40   1279s] <CMD> zoomBox 574.00800 661.69000 579.41100 666.52700
[07/19 01:27:40   1279s] <CMD> zoomBox 571.13300 659.36000 581.48500 668.62700
[07/19 01:27:41   1279s] <CMD> zoomBox 563.59400 653.24700 586.92600 674.13400
[07/19 01:27:41   1279s] <CMD> zoomBox 546.60000 639.47000 599.18700 686.54700
[07/19 01:27:42   1279s] <CMD> zoomBox 518.62900 616.79400 619.37100 706.98000
[07/19 01:27:42   1279s] <CMD> zoomBox 465.04400 573.35400 658.03700 746.12400
[07/19 01:27:43   1279s] <CMD> zoomBox 362.39300 490.13500 732.11000 821.11100
[07/19 01:27:43   1279s] <CMD> zoomBox 93.14600 271.86100 926.39800 1017.79900
[07/19 01:27:44   1279s] <CMD> zoomBox -513.66500 -220.07500 1364.27500 1461.08200
[07/19 01:27:45   1280s] <CMD> zoomBox -1881.26500 -1328.77500 2351.13800 2460.12900
[07/19 01:27:46   1280s] <CMD> zoomBox -1038.26700 -61.10800 1560.95900 2265.75400
[07/19 01:27:47   1280s] <CMD> zoomBox -396.97000 903.24900 959.84300 2117.88600
[07/19 01:27:47   1280s] <CMD> zoomBox -64.72600 1391.54800 643.53900 2025.59600
[07/19 01:27:48   1280s] <CMD> zoomBox 113.52400 1631.11400 483.24400 1962.09200
[07/19 01:27:49   1280s] <CMD> zoomBox 159.18200 1671.99300 426.30500 1911.12500
[07/19 01:27:49   1280s] <CMD> zoomBox 177.01300 1687.95700 404.06800 1891.22000
[07/19 01:27:49   1280s] <CMD> zoomBox 192.16900 1701.52700 385.16700 1874.30100
[07/19 01:27:49   1280s] <CMD> zoomBox 205.05200 1713.06100 369.10100 1859.92000
[07/19 01:27:51   1280s] <CMD> zoomBox 216.19300 1721.78300 355.63600 1846.61400
[07/19 01:27:53   1281s] <CMD> zoomBox 217.79500 1737.50100 318.54300 1827.69200
[07/19 01:27:53   1281s] <CMD> zoomBox 218.42100 1743.64000 304.05600 1820.30200
[07/19 01:27:54   1281s] <CMD> zoomBox 219.03600 1748.85800 291.82600 1814.02100
[07/19 01:27:54   1281s] <CMD> zoomBox 220.00200 1757.06300 272.59400 1804.14400
[07/19 01:27:54   1281s] <CMD> zoomBox 220.38000 1760.26700 265.08300 1800.28600
[07/19 01:27:56   1281s] <CMD> pan -19.31600 1541.21700
[07/19 01:27:58   1281s] <CMD> zoomBox 207.90600 1767.57500 224.76700 1782.66900
[07/19 01:27:58   1281s] <CMD> zoomBox 210.06900 1768.92000 220.42400 1778.19000
[07/19 01:27:58   1281s] <CMD> zoomBox 210.58500 1769.24100 219.38700 1777.12100
[07/19 01:27:59   1281s] <CMD> zoomBox 207.92900 1766.51300 227.76900 1784.27400
[07/19 01:28:00   1281s] <CMD> zoomBox 201.94300 1760.36700 246.65800 1800.39600
[07/19 01:28:00   1281s] <CMD> zoomBox 195.18100 1753.42300 267.99400 1818.60600
[07/19 01:28:01   1281s] <CMD> zoomBox 179.13700 1736.94800 318.62600 1861.82000
[07/19 01:28:02   1281s] <CMD> zoomBox 226.13800 1748.15800 311.80200 1824.84600
[07/19 01:28:03   1282s] <CMD> zoomBox 254.27500 1757.05200 306.88400 1804.14800
[07/19 01:28:03   1282s] <CMD> zoomBox 275.68000 1763.81800 303.14300 1788.40300
[07/19 01:28:04   1282s] <CMD> zoomBox 284.70000 1766.66800 301.56600 1781.76700
[07/19 01:28:05   1282s] <CMD> zoomBox 291.33200 1769.21300 300.13800 1777.09600
[07/19 01:28:05   1282s] <CMD> zoomBox 294.12700 1770.28400 299.53600 1775.12600
[07/19 01:28:05   1282s] <CMD> zoomBox 295.36100 1770.75700 299.27000 1774.25600
[07/19 01:28:06   1282s] <CMD> selectWire 253.0600 1771.8400 481.7400 1772.0400 4 {clk[0]}
[07/19 01:28:07   1282s] <CMD> zoomBox 293.23600 1769.09900 302.04800 1776.98800
[07/19 01:28:07   1282s] <CMD> zoomBox 288.44800 1765.36800 308.30900 1783.14800
[07/19 01:28:07   1282s] <CMD> zoomBox 280.56600 1759.22700 318.61400 1793.28800
[07/19 01:28:08   1282s] <CMD> zoomBox 259.89100 1743.11900 345.64400 1819.88600
[07/19 01:28:08   1282s] <CMD> zoomBox 225.86000 1716.60400 390.13800 1863.66800
[07/19 01:28:08   1282s] <CMD> zoomBox 136.59700 1647.06000 506.84200 1978.50800
[07/19 01:28:09   1282s] <CMD> zoomBox -64.57500 1490.32500 769.86600 2237.32800
[07/19 01:28:09   1282s] <CMD> zoomBox -395.71200 1232.33400 1202.81600 2663.35800
[07/19 01:28:10   1282s] <CMD> zoomBox -1264.26600 555.63800 2338.41700 3780.80800
[07/19 01:28:11   1282s] <CMD> zoomBox -336.68900 600.06200 1543.93500 2283.62200
[07/19 01:28:12   1283s] <CMD> zoomBox 150.79100 622.15700 1132.49000 1500.98700
[07/19 01:28:12   1283s] <CMD> zoomBox 249.85000 639.30200 1084.29400 1386.30700
[07/19 01:28:13   1283s] <CMD> zoomBox 346.51800 671.84800 1055.79600 1306.80300
[07/19 01:28:13   1283s] <CMD> zoomBox 428.82400 699.65000 1031.71000 1239.36200
[07/19 01:28:14   1284s] <CMD> zoomBox 78.88100 554.67200 1233.82100 1588.59000
[07/19 01:28:14   1284s] <CMD> zoomBox -50.31500 501.14800 1308.43800 1717.52200
[07/19 01:28:15   1284s] <CMD> zoomBox -202.31000 438.17900 1396.22300 1869.20700
[07/19 01:28:15   1285s] <CMD> zoomBox -381.12800 364.09700 1499.49900 2047.66000
[07/19 01:28:17   1285s] <CMD> zoomBox -166.54800 396.21100 1431.98600 1827.24000
[07/19 01:28:17   1285s] <CMD> zoomBox 6.85000 439.63800 1365.60400 1656.01300
[07/19 01:28:18   1285s] <CMD> zoomBox 148.70200 512.14600 1303.64300 1546.06500
[07/19 01:28:19   1286s] <CMD> zoomBox 371.76400 626.16500 1206.20900 1373.17100
[07/19 01:28:19   1286s] <CMD> zoomBox 458.87900 670.69400 1168.15700 1305.64900
[07/19 01:28:19   1286s] <CMD> zoomBox 595.86600 739.97100 1108.32000 1198.72700
[07/19 01:28:19   1286s] <CMD> zoomBox 649.26500 766.52200 1084.85200 1156.46500
[07/19 01:28:20   1287s] <CMD> zoomBox 782.05400 833.05000 1009.43300 1036.60300
[07/19 01:28:21   1287s] <CMD> zoomBox 831.08900 858.70300 970.72800 983.71000
[07/19 01:28:21   1287s] <CMD> zoomBox 861.20100 874.45600 946.95800 951.22700
[07/19 01:28:22   1287s] <CMD> zoomBox 878.45200 883.83100 931.11800 930.97800
[07/19 01:28:23   1287s] <CMD> zoomBox 888.49400 890.16600 920.83800 919.12100
[07/19 01:28:24   1287s] <CMD> zoomBox 896.93200 895.62500 913.81700 910.74100
[07/19 01:28:24   1287s] <CMD> zoomBox 898.31400 896.51900 912.66700 909.36800
[07/19 01:28:25   1287s] <CMD> zoomBox 901.37300 898.48200 910.18800 906.37300
[07/19 01:28:25   1287s] <CMD> zoomBox 903.42400 899.72500 908.83800 904.57200
[07/19 01:28:26   1287s] <CMD> zoomBox 904.41100 900.29800 908.32300 903.80000
[07/19 01:28:26   1287s] <CMD> zoomBox 905.40300 900.87400 907.80600 903.02500
[07/19 01:28:27   1287s] <CMD> deselectAll
[07/19 01:28:27   1287s] <CMD> selectWire 425.4800 901.4800 1433.4800 901.9200 1 vdd
[07/19 01:28:28   1287s] <CMD> zoomBox 905.86900 901.09800 907.60600 902.65300
[07/19 01:28:30   1288s] <CMD> deselectAll
[07/19 01:28:30   1288s] <CMD> selectWire 906.8200 899.0800 907.0200 911.8800 3 {clk[0]}
[07/19 01:28:32   1288s] <CMD> ui_view_box
[07/19 01:28:32   1288s] <CMD> ui_view_box
[07/19 01:28:32   1288s] <CMD> dbquery -area {905.869 901.098 907.606 902.653} -objType inst
[07/19 01:28:32   1288s] <CMD> dbquery -area {905.869 901.098 907.606 902.653} -objType regular
[07/19 01:28:32   1288s] <CMD> dbquery -area {905.869 901.098 907.606 902.653} -objType special
[07/19 01:28:32   1288s] <CMD> dbquery -area {905.869 901.098 907.606 902.653} -objType bump
[07/19 01:28:32   1288s] <CMD> selectObject Wire {clk[0](906820,899080,907020,911880)}
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[07/19 01:32:43   1349s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[07/19 01:32:43   1349s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/19 01:32:43   1349s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/19 01:32:43   1349s] <CMD> routeDesign -globalDetail
[07/19 01:32:43   1349s] #% Begin routeDesign (date=07/19 01:32:43, mem=4318.8M)
[07/19 01:32:43   1349s] ### Time Record (routeDesign) is installed.
[07/19 01:32:43   1349s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4318.82 (MB), peak = 4660.76 (MB)
[07/19 01:32:43   1349s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/19 01:32:43   1349s] #**INFO: setDesignMode -flowEffort standard
[07/19 01:32:43   1349s] #**INFO: setDesignMode -powerEffort none
[07/19 01:32:43   1349s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/19 01:32:43   1349s] **INFO: User settings:
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_auto_stop                      true
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_end_iteration                  1
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_fix_antenna                    true
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_on_grid_only                   0
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_post_route_litho_repair        false
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_post_route_spread_wire         1
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_post_route_swap_via            {}
[07/19 01:32:43   1349s] setNanoRouteMode -route_detail_use_multi_cut_via_effort       {}
[07/19 01:32:43   1349s] setNanoRouteMode -route_route_side                            front
[07/19 01:32:43   1349s] setNanoRouteMode -route_extract_third_party_compatible        false
[07/19 01:32:43   1349s] setNanoRouteMode -route_global_exp_timing_driven_std_delay    25.6
[07/19 01:32:43   1349s] setNanoRouteMode -route_bottom_routing_layer                  1
[07/19 01:32:43   1349s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  1
[07/19 01:32:43   1349s] setNanoRouteMode -route_exp_design_mode_top_routing_layer     7
[07/19 01:32:43   1349s] setNanoRouteMode -route_ignore_antenna_top_cell_pin           false
[07/19 01:32:43   1349s] setNanoRouteMode -route_antenna_diode_insertion               false
[07/19 01:32:43   1349s] setNanoRouteMode -route_selected_net_only                     false
[07/19 01:32:43   1349s] setNanoRouteMode -route_top_routing_layer                     5
[07/19 01:32:43   1349s] setNanoRouteMode -route_with_eco                              false
[07/19 01:32:43   1349s] setNanoRouteMode -route_with_litho_driven                     false
[07/19 01:32:43   1349s] setNanoRouteMode -route_with_si_driven                        false
[07/19 01:32:43   1349s] setNanoRouteMode -route_with_timing_driven                    false
[07/19 01:32:43   1349s] setNanoRouteMode -timingEngine                                {}
[07/19 01:32:43   1349s] setDesignMode -bottomRoutingLayer                             1
[07/19 01:32:43   1349s] setDesignMode -process                                        130
[07/19 01:32:43   1349s] setDesignMode -topRoutingLayer                                7
[07/19 01:32:43   1349s] setExtractRCMode -coupling_c_th                               0.4
[07/19 01:32:43   1349s] setExtractRCMode -engine                                      preRoute
[07/19 01:32:43   1349s] setExtractRCMode -relative_c_th                               1
[07/19 01:32:43   1349s] setExtractRCMode -total_c_th                                  0
[07/19 01:32:43   1349s] setDelayCalMode -enable_high_fanout                           true
[07/19 01:32:43   1349s] setDelayCalMode -enable_ideal_seq_async_pins                  false
[07/19 01:32:43   1349s] setDelayCalMode -eng_enablePrePlacedFlow                      false
[07/19 01:32:43   1349s] setDelayCalMode -engine                                       aae
[07/19 01:32:43   1349s] setDelayCalMode -ignoreNetLoad                                false
[07/19 01:32:43   1349s] setDelayCalMode -socv_accuracy_mode                           low
[07/19 01:32:43   1349s] setSIMode -separate_delta_delay_on_data                       true
[07/19 01:32:43   1349s] 
[07/19 01:32:43   1349s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/19 01:32:43   1349s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/19 01:32:43   1349s] OPERPROF: Starting checkPlace at level 1, MEM:7385.7M, EPOCH TIME: 1752881563.211844
[07/19 01:32:43   1349s] Processing tracks to init pin-track alignment.
[07/19 01:32:43   1349s] z: 1, totalTracks: 1
[07/19 01:32:43   1349s] z: 3, totalTracks: 1
[07/19 01:32:43   1349s] z: 5, totalTracks: 1
[07/19 01:32:43   1349s] z: 7, totalTracks: 1
[07/19 01:32:43   1349s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/19 01:32:43   1349s] Cell fpga_top LLGs are deleted
[07/19 01:32:43   1349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1349s] # Building fpga_top llgBox search-tree.
[07/19 01:32:43   1349s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:7385.7M, EPOCH TIME: 1752881563.223246
[07/19 01:32:43   1349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1349s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:7385.7M, EPOCH TIME: 1752881563.224004
[07/19 01:32:43   1349s] Max number of tech site patterns supported in site array is 256.
[07/19 01:32:43   1349s] Core basic site is CoreSite
[07/19 01:32:43   1349s] After signature check, allow fast init is false, keep pre-filter is true.
[07/19 01:32:43   1349s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/19 01:32:43   1349s] SiteArray: non-trimmed site array dimensions = 291 x 2100
[07/19 01:32:43   1349s] SiteArray: use 3,354,624 bytes
[07/19 01:32:43   1349s] SiteArray: current memory after site array memory allocation 7385.7M
[07/19 01:32:43   1349s] SiteArray: FP blocked sites are writable
[07/19 01:32:43   1349s] Keep-away cache is enable on metals: 1-7
[07/19 01:32:43   1349s] SiteArray: number of non floorplan blocked sites for llg default is 611100
[07/19 01:32:43   1349s] Atter site array init, number of instance map data is 0.
[07/19 01:32:43   1349s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.026, REAL:0.015, MEM:7385.7M, EPOCH TIME: 1752881563.239191
[07/19 01:32:43   1349s] 
[07/19 01:32:43   1349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[07/19 01:32:43   1349s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[07/19 01:32:43   1349s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.019, MEM:7385.7M, EPOCH TIME: 1752881563.241797
[07/19 01:32:43   1349s] Begin checking placement ... (start mem=7385.7M, init mem=7385.7M)
[07/19 01:32:43   1349s] Begin checking exclusive groups violation ...
[07/19 01:32:43   1349s] There are 0 groups to check, max #box is 0, total #box is 0
[07/19 01:32:43   1349s] Finished checking exclusive groups violations. Found 0 Vio.
[07/19 01:32:43   1349s] 
[07/19 01:32:43   1349s] Running CheckPlace using 8 threads!...
[07/19 01:32:43   1350s] 
[07/19 01:32:43   1350s] ...checkPlace MT is done!
[07/19 01:32:43   1350s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:7353.7M, EPOCH TIME: 1752881563.343255
[07/19 01:32:43   1350s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.010, MEM:7353.7M, EPOCH TIME: 1752881563.353398
[07/19 01:32:43   1350s] *info: Placed = 37963         
[07/19 01:32:43   1350s] *info: Unplaced = 0           
[07/19 01:32:43   1350s] Placement Density:60.54%(671329/1108779)
[07/19 01:32:43   1350s] Placement Density (including fixed std cells):60.54%(671329/1108779)
[07/19 01:32:43   1350s] Cell fpga_top LLGs are deleted
[07/19 01:32:43   1350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:37963).
[07/19 01:32:43   1350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1350s] # Resetting pin-track-align track data.
[07/19 01:32:43   1350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/19 01:32:43   1350s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=7353.7M)
[07/19 01:32:43   1350s] OPERPROF: Finished checkPlace at level 1, CPU:0.372, REAL:0.155, MEM:7353.7M, EPOCH TIME: 1752881563.366744
[07/19 01:32:43   1350s] 
[07/19 01:32:43   1350s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[07/19 01:32:43   1350s] *** Changed status on (2) nets in Clock.
[07/19 01:32:43   1350s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=7353.7M) ***
[07/19 01:32:43   1350s] % Begin globalDetailRoute (date=07/19 01:32:43, mem=4319.7M)
[07/19 01:32:43   1350s] 
[07/19 01:32:43   1350s] globalDetailRoute
[07/19 01:32:43   1350s] 
[07/19 01:32:43   1350s] #Start globalDetailRoute on Sat Jul 19 01:32:43 2025
[07/19 01:32:43   1350s] #
[07/19 01:32:43   1350s] ### Time Record (globalDetailRoute) is installed.
[07/19 01:32:43   1350s] ### Time Record (Pre Callback) is installed.
[07/19 01:32:43   1350s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[07/19 01:32:43   1350s] ### Time Record (Pre Callback) is uninstalled.
[07/19 01:32:43   1350s] ### Time Record (DB Import) is installed.
[07/19 01:32:43   1350s] ### Time Record (Timing Data Generation) is installed.
[07/19 01:32:43   1350s] ### Time Record (Timing Data Generation) is uninstalled.
[07/19 01:32:43   1350s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[07/19 01:32:43   1350s] ### Net info: total nets: 63673
[07/19 01:32:43   1350s] ### Net info: dirty nets: 64
[07/19 01:32:43   1350s] ### Net info: marked as disconnected nets: 0
[07/19 01:32:43   1350s] ### Net info: fully routed nets: 2
[07/19 01:32:43   1350s] ### Net info: trivial (< 2 pins) nets: 25576
[07/19 01:32:43   1350s] ### Net info: unrouted nets: 38095
[07/19 01:32:43   1350s] ### Net info: re-extraction nets: 0
[07/19 01:32:43   1350s] ### Net info: ignored nets: 0
[07/19 01:32:43   1350s] ### Net info: skip routing nets: 0
[07/19 01:32:44   1351s] ### import design signature (25): route=868409858 fixed_route=1634199259 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1257476077 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1163490895 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:32:44   1351s] ### Time Record (DB Import) is uninstalled.
[07/19 01:32:44   1351s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[07/19 01:32:44   1351s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:44   1351s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:44   1351s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:44   1351s] ### Time Record (Data Preparation) is installed.
[07/19 01:32:44   1351s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:44   1351s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:44   1351s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:32:44   1351s] ### Time Record (Global Routing) is installed.
[07/19 01:32:44   1351s] ### Time Record (Global Routing) is uninstalled.
[07/19 01:32:44   1351s] #Total number of trivial nets (e.g. < 2 pins) = 25640 (skipped).
[07/19 01:32:44   1351s] #Total number of routable nets = 38033.
[07/19 01:32:44   1351s] #Total number of nets in the design = 63673.
[07/19 01:32:44   1351s] #38031 routable nets do not have any wires.
[07/19 01:32:44   1351s] #2 routable nets have routed wires.
[07/19 01:32:44   1351s] #38031 nets will be global routed.
[07/19 01:32:44   1351s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/19 01:32:44   1351s] #Using multithreading with 8 threads.
[07/19 01:32:44   1351s] ### Time Record (Data Preparation) is installed.
[07/19 01:32:44   1351s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:44   1351s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:44   1351s] #Start routing data preparation on Sat Jul 19 01:32:44 2025
[07/19 01:32:44   1351s] #
[07/19 01:32:44   1351s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:44   1351s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:44   1351s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:44   1351s] ### Time Record (Cell Pin Access) is installed.
[07/19 01:32:44   1351s] #Rebuild pin access data for design.
[07/19 01:32:44   1351s] #Initial pin access analysis.
[07/19 01:32:44   1352s] #Detail pin access analysis.
[07/19 01:32:44   1352s] ### Time Record (Cell Pin Access) is uninstalled.
[07/19 01:32:45   1353s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/19 01:32:45   1353s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:32:45   1353s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:32:45   1353s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:32:45   1353s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:32:45   1353s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/19 01:32:45   1353s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/19 01:32:45   1353s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/19 01:32:45   1353s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:32:45   1353s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[07/19 01:32:45   1353s] #pin_access_rlayer=2(Metal2)
[07/19 01:32:45   1353s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:32:45   1353s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:32:45   1353s] #enable_dpt_layer_shield=F
[07/19 01:32:45   1353s] #has_line_end_grid=F
[07/19 01:32:45   1353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.64 (MB), peak = 4660.76 (MB)
[07/19 01:32:45   1353s] #Regenerating Ggrids automatically.
[07/19 01:32:45   1353s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/19 01:32:45   1353s] #Using automatically generated G-grids.
[07/19 01:32:48   1356s] #Done routing data preparation.
[07/19 01:32:48   1356s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 4420.29 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:48   1356s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:48   1356s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:48   1356s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Finished routing data preparation on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Cpu time = 00:00:05
[07/19 01:32:48   1356s] #Elapsed time = 00:00:04
[07/19 01:32:48   1356s] #Increased memory = 54.57 (MB)
[07/19 01:32:48   1356s] #Total memory = 4420.54 (MB)
[07/19 01:32:48   1356s] #Peak memory = 4660.76 (MB)
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:32:48   1356s] ### Time Record (Global Routing) is installed.
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Start global routing on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Start global routing initialization on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Number of eco nets is 0
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Start global routing data preparation on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### build_merged_routing_blockage_rect_list starts on Sat Jul 19 01:32:48 2025 with memory = 4421.11 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.03 [8]--
[07/19 01:32:48   1356s] #Start routing resource analysis on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### init_is_bin_blocked starts on Sat Jul 19 01:32:48 2025 with memory = 4421.11 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --0.99 [8]--
[07/19 01:32:48   1356s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Jul 19 01:32:48 2025 with memory = 4428.86 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --5.99 [8]--
[07/19 01:32:48   1356s] ### adjust_flow_cap starts on Sat Jul 19 01:32:48 2025 with memory = 4429.22 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.68 [8]--
[07/19 01:32:48   1356s] ### adjust_flow_per_partial_route_obs starts on Sat Jul 19 01:32:48 2025 with memory = 4429.39 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --0.99 [8]--
[07/19 01:32:48   1356s] ### set_via_blocked starts on Sat Jul 19 01:32:48 2025 with memory = 4429.39 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.94 [8]--
[07/19 01:32:48   1356s] ### copy_flow starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --3.05 [8]--
[07/19 01:32:48   1356s] #Routing resource analysis is done on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### report_flow_cap starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] #  Resource Analysis:
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/19 01:32:48   1356s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/19 01:32:48   1356s] #  --------------------------------------------------------------
[07/19 01:32:48   1356s] #  Metal1         V        1154        2715       69918    68.33%
[07/19 01:32:48   1356s] #  Metal2         H        2638        2006       69918    37.70%
[07/19 01:32:48   1356s] #  Metal3         V        1533        2336       69918    53.36%
[07/19 01:32:48   1356s] #  Metal4         H        1941        2703       69918    54.61%
[07/19 01:32:48   1356s] #  Metal5         V        1551        2318       69918    53.39%
[07/19 01:32:48   1356s] #  --------------------------------------------------------------
[07/19 01:32:48   1356s] #  Total                   8818      58.36%      349590    53.48%
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #  1 nets (0.00%) with 1 preferred extra spacing.
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.15 [8]--
[07/19 01:32:48   1356s] ### analyze_m2_tracks starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --0.99 [8]--
[07/19 01:32:48   1356s] ### report_initial_resource starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:48   1356s] ### mark_pg_pins_accessibility starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:48   1356s] ### set_net_region starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Global routing data preparation is done on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### prepare_level starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init level 1 starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:48   1356s] ### Level 1 hgrid = 258 X 271
[07/19 01:32:48   1356s] ### init level 2 starts on Sat Jul 19 01:32:48 2025 with memory = 4430.16 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.57 [8]--
[07/19 01:32:48   1356s] ### Level 2 hgrid = 65 X 68
[07/19 01:32:48   1356s] ### init level 3 starts on Sat Jul 19 01:32:48 2025 with memory = 4431.89 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.61 [8]--
[07/19 01:32:48   1356s] ### Level 3 hgrid = 17 X 17  (large_net only)
[07/19 01:32:48   1356s] ### prepare_level_flow starts on Sat Jul 19 01:32:48 2025 with memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_flow_edge starts on Sat Jul 19 01:32:48 2025 with memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.89 [8]--
[07/19 01:32:48   1356s] ### init_flow_edge starts on Sat Jul 19 01:32:48 2025 with memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --3.20 [8]--
[07/19 01:32:48   1356s] ### init_flow_edge starts on Sat Jul 19 01:32:48 2025 with memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.75 [8]--
[07/19 01:32:48   1356s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.72 [8]--
[07/19 01:32:48   1356s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.22 [8]--
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #Global routing initialization is done on Sat Jul 19 01:32:48 2025
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] #
[07/19 01:32:48   1356s] ### routing large nets 
[07/19 01:32:48   1356s] #start global routing iteration 1...
[07/19 01:32:48   1356s] ### init_flow_edge starts on Sat Jul 19 01:32:48 2025 with memory = 4432.14 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1356s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.62 [8]--
[07/19 01:32:48   1356s] ### routing at level 3 (topmost level) iter 0
[07/19 01:32:48   1357s] ### Uniform Hboxes (4x4)
[07/19 01:32:48   1357s] ### routing at level 2 iter 0 for 0 hboxes
[07/19 01:32:48   1357s] ### Uniform Hboxes (16x17)
[07/19 01:32:48   1357s] ### routing at level 1 iter 0 for 0 hboxes
[07/19 01:32:48   1357s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4450.65 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1357s] #
[07/19 01:32:48   1357s] #start global routing iteration 2...
[07/19 01:32:48   1357s] ### init_flow_edge starts on Sat Jul 19 01:32:48 2025 with memory = 4450.96 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1357s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --2.56 [8]--
[07/19 01:32:48   1357s] ### cal_flow starts on Sat Jul 19 01:32:48 2025 with memory = 4449.56 (MB), peak = 4660.76 (MB)
[07/19 01:32:48   1357s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:48   1357s] ### Uniform Hboxes (3x4)
[07/19 01:32:48   1357s] ### routing at level 1 iter 0 for 0 hboxes
[07/19 01:32:50   1359s] ### measure_qor starts on Sat Jul 19 01:32:50 2025 with memory = 4489.00 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1359s] ### measure_congestion starts on Sat Jul 19 01:32:50 2025 with memory = 4489.00 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1359s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --0.99 [8]--
[07/19 01:32:50   1359s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --4.13 [8]--
[07/19 01:32:50   1359s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4461.10 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1359s] #
[07/19 01:32:50   1359s] #start global routing iteration 3...
[07/19 01:32:50   1359s] ### init_flow_edge starts on Sat Jul 19 01:32:50 2025 with memory = 4461.10 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1359s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --3.20 [8]--
[07/19 01:32:50   1359s] ### cal_flow starts on Sat Jul 19 01:32:50 2025 with memory = 4461.35 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1359s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:50   1359s] ### routing at level 2 (topmost level) iter 0
[07/19 01:32:50   1360s] ### measure_qor starts on Sat Jul 19 01:32:50 2025 with memory = 4461.60 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1360s] ### measure_congestion starts on Sat Jul 19 01:32:50 2025 with memory = 4461.60 (MB), peak = 4660.76 (MB)
[07/19 01:32:50   1360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --0.97 [8]--
[07/19 01:32:50   1360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --5.44 [8]--
[07/19 01:32:50   1360s] ### routing at level 2 (topmost level) iter 1
[07/19 01:32:51   1360s] ### measure_qor starts on Sat Jul 19 01:32:51 2025 with memory = 4461.23 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] ### measure_congestion starts on Sat Jul 19 01:32:51 2025 with memory = 4461.23 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --0.98 [8]--
[07/19 01:32:51   1360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --5.30 [8]--
[07/19 01:32:51   1360s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4460.98 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] #
[07/19 01:32:51   1360s] #start global routing iteration 4...
[07/19 01:32:51   1360s] ### Uniform Hboxes (3x4)
[07/19 01:32:51   1360s] ### routing at level 1 iter 0 for 0 hboxes
[07/19 01:32:51   1360s] ### measure_qor starts on Sat Jul 19 01:32:51 2025 with memory = 4463.68 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] ### measure_congestion starts on Sat Jul 19 01:32:51 2025 with memory = 4463.68 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:51   1360s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --4.20 [8]--
[07/19 01:32:51   1360s] ### measure_congestion starts on Sat Jul 19 01:32:51 2025 with memory = 4461.11 (MB), peak = 4660.76 (MB)
[07/19 01:32:51   1360s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:51   1360s] ### Uniform Hboxes (3x4)
[07/19 01:32:51   1360s] ### routing at level 1 iter 1 for 0 hboxes
[07/19 01:32:54   1363s] ### measure_qor starts on Sat Jul 19 01:32:54 2025 with memory = 4488.90 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### measure_congestion starts on Sat Jul 19 01:32:54 2025 with memory = 4488.90 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:54   1363s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --4.20 [8]--
[07/19 01:32:54   1363s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4479.80 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] ### route_end starts on Sat Jul 19 01:32:54 2025 with memory = 4479.80 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #Total number of trivial nets (e.g. < 2 pins) = 25640 (skipped).
[07/19 01:32:54   1363s] #Total number of routable nets = 38033.
[07/19 01:32:54   1363s] #Total number of nets in the design = 63673.
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #38033 routable nets have routed wires.
[07/19 01:32:54   1363s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #Routed nets constraints summary:
[07/19 01:32:54   1363s] #-----------------------------
[07/19 01:32:54   1363s] #        Rules   Unconstrained  
[07/19 01:32:54   1363s] #-----------------------------
[07/19 01:32:54   1363s] #      Default           38031  
[07/19 01:32:54   1363s] #-----------------------------
[07/19 01:32:54   1363s] #        Total           38031  
[07/19 01:32:54   1363s] #-----------------------------
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #Routing constraints summary of the whole design:
[07/19 01:32:54   1363s] #------------------------------------------------
[07/19 01:32:54   1363s] #        Rules   Pref Extra Space   Unconstrained  
[07/19 01:32:54   1363s] #------------------------------------------------
[07/19 01:32:54   1363s] #      Default                  1           38032  
[07/19 01:32:54   1363s] #------------------------------------------------
[07/19 01:32:54   1363s] #        Total                  1           38032  
[07/19 01:32:54   1363s] #------------------------------------------------
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] ### adjust_flow_per_partial_route_obs starts on Sat Jul 19 01:32:54 2025 with memory = 4480.05 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.19 [8]--
[07/19 01:32:54   1363s] ### cal_base_flow starts on Sat Jul 19 01:32:54 2025 with memory = 4480.11 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### init_flow_edge starts on Sat Jul 19 01:32:54 2025 with memory = 4480.11 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --3.31 [8]--
[07/19 01:32:54   1363s] ### cal_flow starts on Sat Jul 19 01:32:54 2025 with memory = 4480.12 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:54   1363s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.03 [8]--
[07/19 01:32:54   1363s] ### report_overcon starts on Sat Jul 19 01:32:54 2025 with memory = 4480.12 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #                 OverCon          
[07/19 01:32:54   1363s] #                  #Gcell    %Gcell
[07/19 01:32:54   1363s] #     Layer           (1)   OverCon  Flow/Cap
[07/19 01:32:54   1363s] #  ----------------------------------------------
[07/19 01:32:54   1363s] #  Metal1        0(0.00%)   (0.00%)     0.16  
[07/19 01:32:54   1363s] #  Metal2        3(0.01%)   (0.01%)     0.24  
[07/19 01:32:54   1363s] #  Metal3        0(0.00%)   (0.00%)     0.33  
[07/19 01:32:54   1363s] #  Metal4        0(0.00%)   (0.00%)     0.08  
[07/19 01:32:54   1363s] #  Metal5        0(0.00%)   (0.00%)     0.10  
[07/19 01:32:54   1363s] #  ----------------------------------------------
[07/19 01:32:54   1363s] #     Total      3(0.00%)   (0.00%)
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[07/19 01:32:54   1363s] #  Overflow after GR: 0.00% H + 0.00% V
[07/19 01:32:54   1363s] #
[07/19 01:32:54   1363s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:54   1363s] ### cal_base_flow starts on Sat Jul 19 01:32:54 2025 with memory = 4480.12 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### init_flow_edge starts on Sat Jul 19 01:32:54 2025 with memory = 4480.12 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --2.80 [8]--
[07/19 01:32:54   1363s] ### cal_flow starts on Sat Jul 19 01:32:54 2025 with memory = 4480.10 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:54   1363s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.02 [8]--
[07/19 01:32:54   1363s] ### generate_cong_map_content starts on Sat Jul 19 01:32:54 2025 with memory = 4480.10 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] ### Sync with Inovus CongMap starts on Sat Jul 19 01:32:54 2025 with memory = 4480.12 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1363s] #Hotspot report including placement blocked areas
[07/19 01:32:54   1363s] OPERPROF: Starting HotSpotCal at level 1, MEM:7385.6M, EPOCH TIME: 1752881574.455815
[07/19 01:32:54   1363s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/19 01:32:54   1363s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/19 01:32:54   1363s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/19 01:32:54   1364s] [hotspot] |   Metal1(V)    |              3.15 |             32.26 |   453.80  1421.24   514.27  1481.71 |
[07/19 01:32:54   1364s] [hotspot] |   Metal2(H)    |              0.00 |              0.00 |   (none)                            |
[07/19 01:32:54   1364s] [hotspot] |   Metal3(V)    |              0.00 |              0.00 |   (none)                            |
[07/19 01:32:54   1364s] [hotspot] |   Metal4(H)    |              0.00 |              0.00 |   (none)                            |
[07/19 01:32:54   1364s] [hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[07/19 01:32:54   1364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/19 01:32:54   1364s] [hotspot] |      worst     | (Metal1)     3.15 | (Metal1)    32.26 |                                     |
[07/19 01:32:54   1364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/19 01:32:54   1364s] [hotspot] |   all layers   |             55.34 |            838.56 |                                     |
[07/19 01:32:54   1364s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/19 01:32:54   1364s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 55.34, normalized total congestion hotspot area = 838.56 (area is in unit of 4 std-cell row bins)
[07/19 01:32:54   1364s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 55.34/838.56 (area is in unit of 4 std-cell row bins)
[07/19 01:32:54   1364s] [hotspot] max/total 55.34/838.56, big hotspot (>10) total 795.54
[07/19 01:32:54   1364s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] |  1  |   574.75   241.88   635.24   393.07 |       40.00   |             NA                |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] |  2  |   725.96   241.88   786.44   393.07 |       40.00   |             NA                |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] |  3  |   907.39   241.88   967.88   393.07 |       40.00   |             NA                |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] |  4  |  1058.60   241.88  1119.08   393.07 |       40.00   |             NA                |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] [hotspot] |  5  |   725.96  1572.43   786.44  1723.63 |       40.00   |             NA                |
[07/19 01:32:54   1364s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[07/19 01:32:54   1364s] Top 5 hotspots total area: 200.00
[07/19 01:32:54   1364s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.091, REAL:0.038, MEM:7385.6M, EPOCH TIME: 1752881574.493578
[07/19 01:32:54   1364s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --2.35 [8]--
[07/19 01:32:54   1364s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --2.39 [8]--
[07/19 01:32:54   1364s] ### update starts on Sat Jul 19 01:32:54 2025 with memory = 4473.45 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1364s] #Complete Global Routing.
[07/19 01:32:54   1364s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] #  Routing Statistics
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] #------------------+-----------+-------+
[07/19 01:32:54   1364s] #  Layer           | Length(um)|   Vias|
[07/19 01:32:54   1364s] #------------------+-----------+-------+
[07/19 01:32:54   1364s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:32:54   1364s] #  Metal1 ( 1V)    |      18572| 111053|
[07/19 01:32:54   1364s] #  Metal2 ( 2H)    |     467196|  65917|
[07/19 01:32:54   1364s] #  Metal3 ( 3V)    |     498311|   7401|
[07/19 01:32:54   1364s] #  Metal4 ( 4H)    |     156821|   2294|
[07/19 01:32:54   1364s] #  Metal5 ( 5V)    |      72020|      0|
[07/19 01:32:54   1364s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:32:54   1364s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:32:54   1364s] #------------------+-----------+-------+
[07/19 01:32:54   1364s] #  Total           |    1212920| 186665|
[07/19 01:32:54   1364s] #------------------+-----------+-------+
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:32:54   1364s] ### update cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --3.55 [8]--
[07/19 01:32:54   1364s] ### report_overcon starts on Sat Jul 19 01:32:54 2025 with memory = 4473.45 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --0.98 [8]--
[07/19 01:32:54   1364s] ### report_overcon starts on Sat Jul 19 01:32:54 2025 with memory = 4473.45 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1364s] #Max overcon = 1 tracks.
[07/19 01:32:54   1364s] #Total overcon = 0.00%.
[07/19 01:32:54   1364s] #Worst layer Gcell overcon rate = 0.00%.
[07/19 01:32:54   1364s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.00 [8]--
[07/19 01:32:54   1364s] ### route_end cpu:00:00:01, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.45 [8]--
[07/19 01:32:54   1364s] ### global_route design signature (28): route=351731009 net_attr=1006296603
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] #Global routing statistics:
[07/19 01:32:54   1364s] #Cpu time = 00:00:08
[07/19 01:32:54   1364s] #Elapsed time = 00:00:06
[07/19 01:32:54   1364s] #Increased memory = 51.21 (MB)
[07/19 01:32:54   1364s] #Total memory = 4471.75 (MB)
[07/19 01:32:54   1364s] #Peak memory = 4660.76 (MB)
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] #Finished global routing on Sat Jul 19 01:32:54 2025
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] #
[07/19 01:32:54   1364s] ### Time Record (Global Routing) is uninstalled.
[07/19 01:32:54   1364s] ### Time Record (Data Preparation) is installed.
[07/19 01:32:54   1364s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:32:54   1364s] ### track-assign external-init starts on Sat Jul 19 01:32:54 2025 with memory = 4466.31 (MB), peak = 4660.76 (MB)
[07/19 01:32:54   1364s] ### Time Record (Track Assignment) is installed.
[07/19 01:32:54   1364s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:54   1364s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:54   1364s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:54   1364s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:54   1364s] ### Time Record (Data Preparation) is installed.
[07/19 01:32:54   1364s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:54   1364s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:54   1364s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:54   1364s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:54   1364s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:32:54   1364s] ### Time Record (Track Assignment) is uninstalled.
[07/19 01:32:54   1364s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.22 [8]--
[07/19 01:32:55   1364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4466.31 (MB), peak = 4660.76 (MB)
[07/19 01:32:55   1364s] ### track-assign engine-init starts on Sat Jul 19 01:32:55 2025 with memory = 4466.31 (MB), peak = 4660.76 (MB)
[07/19 01:32:55   1364s] ### Time Record (Track Assignment) is installed.
[07/19 01:32:55   1364s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:55   1364s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:55   1364s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:55   1364s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:55   1365s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.6 GB --1.13 [8]--
[07/19 01:32:55   1365s] ### track-assign core-engine starts on Sat Jul 19 01:32:55 2025 with memory = 4466.31 (MB), peak = 4660.76 (MB)
[07/19 01:32:55   1365s] #Start Track Assignment.
[07/19 01:32:56   1367s] #Done with 47232 horizontal wires in 9 hboxes and 40614 vertical wires in 9 hboxes.
[07/19 01:32:57   1369s] #Done with 13187 horizontal wires in 9 hboxes and 7503 vertical wires in 9 hboxes.
[07/19 01:32:57   1370s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[07/19 01:32:57   1370s] #
[07/19 01:32:57   1370s] #Track assignment summary:
[07/19 01:32:57   1370s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/19 01:32:57   1370s] #------------------------------------------------------------------------
[07/19 01:32:57   1370s] # Metal1     18480.18 	  0.00%  	  0.00% 	  0.00%
[07/19 01:32:57   1370s] # Metal2    444466.02 	  0.17%  	  0.00% 	  0.01%
[07/19 01:32:57   1370s] # Metal3    467703.86 	  0.37%  	  0.10% 	  0.29%
[07/19 01:32:57   1370s] # Metal4    153739.57 	  0.01%  	  0.00% 	  0.00%
[07/19 01:32:57   1370s] # Metal5     71984.36 	  0.00%  	  0.00% 	  0.00%
[07/19 01:32:57   1370s] #------------------------------------------------------------------------
[07/19 01:32:57   1370s] # All     1156373.99  	  0.22% 	  0.04% 	  0.00%
[07/19 01:32:58   1370s] #Complete Track Assignment.
[07/19 01:32:58   1370s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:32:58   1370s] #
[07/19 01:32:58   1370s] #  Routing Statistics
[07/19 01:32:58   1370s] #
[07/19 01:32:58   1370s] #------------------+-----------+-------+
[07/19 01:32:58   1370s] #  Layer           | Length(um)|   Vias|
[07/19 01:32:58   1370s] #------------------+-----------+-------+
[07/19 01:32:58   1370s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:32:58   1370s] #  Metal1 ( 1V)    |      18462| 111053|
[07/19 01:32:58   1370s] #  Metal2 ( 2H)    |     459235|  65917|
[07/19 01:32:58   1370s] #  Metal3 ( 3V)    |     490508|   7401|
[07/19 01:32:58   1370s] #  Metal4 ( 4H)    |     155437|   2294|
[07/19 01:32:58   1370s] #  Metal5 ( 5V)    |      71903|      0|
[07/19 01:32:58   1370s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:32:58   1370s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:32:58   1370s] #------------------+-----------+-------+
[07/19 01:32:58   1370s] #  Total           |    1195545| 186665|
[07/19 01:32:58   1370s] #------------------+-----------+-------+
[07/19 01:32:58   1370s] #
[07/19 01:32:58   1370s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:32:58   1370s] ### track_assign design signature (31): route=2142810273
[07/19 01:32:58   1370s] ### track-assign core-engine cpu:00:00:05, real:00:00:03, mem:4.4 GB, peak:4.6 GB --1.90 [8]--
[07/19 01:32:58   1370s] ### Time Record (Track Assignment) is uninstalled.
[07/19 01:32:58   1370s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 4460.22 (MB), peak = 4660.76 (MB)
[07/19 01:32:58   1370s] #
[07/19 01:32:58   1370s] #number of short segments in preferred routing layers
[07/19 01:32:58   1370s] #	
[07/19 01:32:58   1370s] #	
[07/19 01:32:58   1370s] #
[07/19 01:32:58   1370s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/19 01:32:58   1370s] #Cpu time = 00:00:20
[07/19 01:32:58   1370s] #Elapsed time = 00:00:14
[07/19 01:32:58   1370s] #Increased memory = 95.71 (MB)
[07/19 01:32:58   1370s] #Total memory = 4461.68 (MB)
[07/19 01:32:58   1370s] #Peak memory = 4660.76 (MB)
[07/19 01:32:58   1370s] #Using multithreading with 8 threads.
[07/19 01:32:58   1370s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:58   1370s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:58   1370s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:58   1370s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:58   1371s] ### Time Record (Detail Routing) is installed.
[07/19 01:32:58   1371s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:58   1371s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:58   1371s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:58   1371s] ### Time Record (Data Preparation) is installed.
[07/19 01:32:58   1371s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:32:58   1371s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:32:58   1371s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:32:58   1371s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:32:58   1371s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[07/19 01:32:58   1371s] #
[07/19 01:32:58   1371s] #Start Detail Routing..
[07/19 01:32:58   1371s] #start initial detail routing ...
[07/19 01:32:58   1371s] ### Design has 0 dirty nets, 37714 dirty-areas)
[07/19 01:33:11   1473s] #   number of violations = 16
[07/19 01:33:11   1473s] #
[07/19 01:33:11   1473s] #  By Layer and Type:
[07/19 01:33:11   1473s] #
[07/19 01:33:11   1473s] #---------+-------+------+-----+-------+
[07/19 01:33:11   1473s] #  -      | MetSpc| Short| Loop| Totals|
[07/19 01:33:11   1473s] #---------+-------+------+-----+-------+
[07/19 01:33:11   1473s] #  Metal1 |      0|     0|    0|      0|
[07/19 01:33:11   1473s] #  Metal2 |      1|     5|    0|      6|
[07/19 01:33:11   1473s] #  Metal3 |      2|     7|    1|     10|
[07/19 01:33:11   1473s] #  Totals |      3|    12|    1|     16|
[07/19 01:33:11   1473s] #---------+-------+------+-----+-------+
[07/19 01:33:11   1473s] #
[07/19 01:33:11   1473s] #13817 out of 38047 instances (36.3%) need to be verified(marked ipoed), dirty area = 4.8%.
[07/19 01:33:13   1484s] ### Gcell dirty-map stats: routing = 44.12%, drc-check-only = 21.44%, dirty-area = 36.09%
[07/19 01:33:13   1484s] ### Gcell ext dirty-map stats: fill = 21400[30.61%] (Metal1 = 17399[24.88%], Metal2 = 19871[28.42%], Metal3 = 19197[27.46%], Metal4 = 11820[16.91%], Metal5 = 4560[6.52%]), total gcell = 69918
[07/19 01:33:13   1484s] #   number of violations = 17
[07/19 01:33:13   1484s] #
[07/19 01:33:13   1484s] #  By Layer and Type:
[07/19 01:33:13   1484s] #
[07/19 01:33:13   1484s] #---------+-------+------+-----+-------+
[07/19 01:33:13   1484s] #  -      | MetSpc| Short| Loop| Totals|
[07/19 01:33:13   1484s] #---------+-------+------+-----+-------+
[07/19 01:33:13   1484s] #  Metal1 |      0|     0|    0|      0|
[07/19 01:33:13   1484s] #  Metal2 |      2|     5|    0|      7|
[07/19 01:33:13   1484s] #  Metal3 |      2|     7|    1|     10|
[07/19 01:33:13   1484s] #  Totals |      4|    12|    1|     17|
[07/19 01:33:13   1484s] #---------+-------+------+-----+-------+
[07/19 01:33:13   1484s] #
[07/19 01:33:13   1484s] #cpu time = 00:01:53, elapsed time = 00:00:14, memory = 4562.17 (MB), peak = 5194.05 (MB)
[07/19 01:33:13   1484s] #start 1st optimization iteration ...
[07/19 01:33:13   1488s] ### Gcell dirty-map stats: routing = 44.13%, drc-check-only = 21.43%, dirty-area = 36.09%
[07/19 01:33:13   1488s] ### Gcell ext dirty-map stats: fill = 21403[30.61%] (Metal1 = 17399[24.88%], Metal2 = 19871[28.42%], Metal3 = 19200[27.46%], Metal4 = 11827[16.92%], Metal5 = 4560[6.52%]), total gcell = 69918
[07/19 01:33:13   1488s] #   number of violations = 2
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] #  By Layer and Type:
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] #---------+------+-------+
[07/19 01:33:13   1488s] #  -      | Short| Totals|
[07/19 01:33:13   1488s] #---------+------+-------+
[07/19 01:33:13   1488s] #  Metal1 |     0|      0|
[07/19 01:33:13   1488s] #  Metal2 |     2|      2|
[07/19 01:33:13   1488s] #  Totals |     2|      2|
[07/19 01:33:13   1488s] #---------+------+-------+
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] #    number of process antenna violations = 159
[07/19 01:33:13   1488s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4580.36 (MB), peak = 5194.05 (MB)
[07/19 01:33:13   1488s] #Complete Detail Routing.
[07/19 01:33:13   1488s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] #  Routing Statistics
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] #------------------+-----------+-------+
[07/19 01:33:13   1488s] #  Layer           | Length(um)|   Vias|
[07/19 01:33:13   1488s] #------------------+-----------+-------+
[07/19 01:33:13   1488s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:33:13   1488s] #  Metal1 ( 1V)    |      35110| 117529|
[07/19 01:33:13   1488s] #  Metal2 ( 2H)    |     471573|  89934|
[07/19 01:33:13   1488s] #  Metal3 ( 3V)    |     520857|  11481|
[07/19 01:33:13   1488s] #  Metal4 ( 4H)    |     191015|   1980|
[07/19 01:33:13   1488s] #  Metal5 ( 5V)    |      68947|      0|
[07/19 01:33:13   1488s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:33:13   1488s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:33:13   1488s] #------------------+-----------+-------+
[07/19 01:33:13   1488s] #  Total           |    1287502| 220924|
[07/19 01:33:13   1488s] #------------------+-----------+-------+
[07/19 01:33:13   1488s] #
[07/19 01:33:13   1488s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:33:13   1488s] #Total number of DRC violations = 2
[07/19 01:33:14   1488s] ### Time Record (Detail Routing) is uninstalled.
[07/19 01:33:14   1488s] #Cpu time = 00:01:58
[07/19 01:33:14   1488s] #Elapsed time = 00:00:16
[07/19 01:33:14   1488s] #Increased memory = 81.11 (MB)
[07/19 01:33:14   1488s] #Total memory = 4542.79 (MB)
[07/19 01:33:14   1488s] #Peak memory = 5194.05 (MB)
[07/19 01:33:14   1488s] ### Time Record (Antenna Fixing) is installed.
[07/19 01:33:14   1488s] #
[07/19 01:33:14   1488s] #start routing for process antenna violation fix ...
[07/19 01:33:14   1488s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:14   1488s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:14   1488s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:14   1488s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:14   1489s] ### Time Record (Data Preparation) is installed.
[07/19 01:33:14   1489s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:14   1489s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:14   1489s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:14   1489s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:14   1489s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:33:14   1489s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[07/19 01:33:14   1489s] #- start antenna fix number of process antenna vio = 51.
[07/19 01:33:14   1489s] #- start antenna fix number of net violated process antenna rule = 30.
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #  By Layer and Type:
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #---------+------+-------+
[07/19 01:33:15   1494s] #  -      | Short| Totals|
[07/19 01:33:15   1494s] #---------+------+-------+
[07/19 01:33:15   1494s] #  Metal1 |     0|      0|
[07/19 01:33:15   1494s] #  Metal2 |     2|      2|
[07/19 01:33:15   1494s] #  Totals |     2|      2|
[07/19 01:33:15   1494s] #---------+------+-------+
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4582.44 (MB), peak = 5194.05 (MB)
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #  Routing Statistics
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] #------------------+-----------+-------+
[07/19 01:33:15   1494s] #  Layer           | Length(um)|   Vias|
[07/19 01:33:15   1494s] #------------------+-----------+-------+
[07/19 01:33:15   1494s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:33:15   1494s] #  Metal1 ( 1V)    |      35110| 117529|
[07/19 01:33:15   1494s] #  Metal2 ( 2H)    |     471230|  89990|
[07/19 01:33:15   1494s] #  Metal3 ( 3V)    |     520572|  11579|
[07/19 01:33:15   1494s] #  Metal4 ( 4H)    |     191358|   2030|
[07/19 01:33:15   1494s] #  Metal5 ( 5V)    |      69234|      0|
[07/19 01:33:15   1494s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:33:15   1494s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:33:15   1494s] #------------------+-----------+-------+
[07/19 01:33:15   1494s] #  Total           |    1287504| 221128|
[07/19 01:33:15   1494s] #------------------+-----------+-------+
[07/19 01:33:15   1494s] #
[07/19 01:33:15   1494s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:33:15   1494s] #Total number of DRC violations = 2
[07/19 01:33:15   1494s] #Total number of process antenna violations = 0
[07/19 01:33:15   1494s] #Total number of net violated process antenna rule = 0
[07/19 01:33:15   1494s] #
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] #  Routing Statistics
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] #------------------+-----------+-------+
[07/19 01:33:16   1497s] #  Layer           | Length(um)|   Vias|
[07/19 01:33:16   1497s] #------------------+-----------+-------+
[07/19 01:33:16   1497s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:33:16   1497s] #  Metal1 ( 1V)    |      35110| 117529|
[07/19 01:33:16   1497s] #  Metal2 ( 2H)    |     471230|  89990|
[07/19 01:33:16   1497s] #  Metal3 ( 3V)    |     520572|  11579|
[07/19 01:33:16   1497s] #  Metal4 ( 4H)    |     191358|   2030|
[07/19 01:33:16   1497s] #  Metal5 ( 5V)    |      69234|      0|
[07/19 01:33:16   1497s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:33:16   1497s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:33:16   1497s] #------------------+-----------+-------+
[07/19 01:33:16   1497s] #  Total           |    1287504| 221128|
[07/19 01:33:16   1497s] #------------------+-----------+-------+
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:33:16   1497s] #Total number of DRC violations = 2
[07/19 01:33:16   1497s] #Total number of process antenna violations = 0
[07/19 01:33:16   1497s] #Total number of net violated process antenna rule = 0
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] ### Gcell dirty-map stats: routing = 44.14%, drc-check-only = 21.43%, dirty-area = 36.09%
[07/19 01:33:16   1497s] ### Gcell ext dirty-map stats: fill = 21423[30.64%] (Metal1 = 17399[24.88%], Metal2 = 19881[28.43%], Metal3 = 19245[27.53%], Metal4 = 11925[17.06%], Metal5 = 4601[6.58%]), total gcell = 69918
[07/19 01:33:16   1497s] ### Time Record (Antenna Fixing) is uninstalled.
[07/19 01:33:16   1497s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:16   1497s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:16   1497s] ### Time Record (Data Preparation) is installed.
[07/19 01:33:16   1497s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:16   1497s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:16   1497s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:33:16   1497s] ### Time Record (Post Route Wire Spreading) is installed.
[07/19 01:33:16   1497s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[07/19 01:33:16   1497s] #
[07/19 01:33:16   1497s] #Start Post Route wire spreading..
[07/19 01:33:16   1497s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:16   1497s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:16   1497s] ### Time Record (Data Preparation) is installed.
[07/19 01:33:16   1497s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:16   1497s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:16   1497s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:16   1498s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:33:16   1498s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[07/19 01:33:16   1498s] #
[07/19 01:33:16   1498s] #Start DRC checking..
[07/19 01:33:18   1509s] #   number of violations = 2
[07/19 01:33:18   1509s] #
[07/19 01:33:18   1509s] #  By Layer and Type:
[07/19 01:33:18   1509s] #
[07/19 01:33:18   1509s] #---------+------+-------+
[07/19 01:33:18   1509s] #  -      | Short| Totals|
[07/19 01:33:18   1509s] #---------+------+-------+
[07/19 01:33:18   1509s] #  Metal1 |     0|      0|
[07/19 01:33:18   1509s] #  Metal2 |     2|      2|
[07/19 01:33:18   1509s] #  Totals |     2|      2|
[07/19 01:33:18   1509s] #---------+------+-------+
[07/19 01:33:18   1509s] #
[07/19 01:33:18   1509s] #cpu time = 00:00:12, elapsed time = 00:00:01, memory = 4576.16 (MB), peak = 5194.05 (MB)
[07/19 01:33:18   1509s] #CELL_VIEW fpga_top,init has 2 DRC violations
[07/19 01:33:18   1509s] #Total number of DRC violations = 2
[07/19 01:33:18   1509s] #Total number of process antenna violations = 0
[07/19 01:33:18   1509s] #Total number of net violated process antenna rule = 0
[07/19 01:33:18   1510s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:33:18   1510s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:33:18   1510s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:33:18   1510s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:33:18   1510s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[07/19 01:33:18   1510s] #To increase the message display limit, refer to the product command reference manual.
[07/19 01:33:18   1510s] #WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
[07/19 01:33:18   1510s] #To increase the message display limit, refer to the product command reference manual.
[07/19 01:33:18   1510s] #WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
[07/19 01:33:18   1510s] #To increase the message display limit, refer to the product command reference manual.
[07/19 01:33:18   1510s] #WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
[07/19 01:33:18   1510s] #To increase the message display limit, refer to the product command reference manual.
[07/19 01:33:18   1510s] ### Time Record (Data Preparation) is installed.
[07/19 01:33:18   1510s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:33:18   1510s] #
[07/19 01:33:18   1510s] #Start data preparation for wire spreading...
[07/19 01:33:18   1510s] #
[07/19 01:33:18   1510s] #Data preparation is done on Sat Jul 19 01:33:18 2025
[07/19 01:33:18   1510s] #
[07/19 01:33:18   1510s] ### track-assign engine-init starts on Sat Jul 19 01:33:18 2025 with memory = 4539.59 (MB), peak = 5194.05 (MB)
[07/19 01:33:18   1510s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:5.1 GB --1.10 [8]--
[07/19 01:33:18   1510s] #
[07/19 01:33:18   1510s] #Start Post Route Wire Spread.
[07/19 01:33:19   1512s] #Done with 11006 horizontal wires in 17 hboxes and 10491 vertical wires in 17 hboxes.
[07/19 01:33:19   1512s] #Complete Post Route Wire Spread.
[07/19 01:33:19   1512s] #
[07/19 01:33:19   1513s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:33:19   1513s] #
[07/19 01:33:19   1513s] #  Routing Statistics
[07/19 01:33:19   1513s] #
[07/19 01:33:19   1513s] #------------------+-----------+-------+
[07/19 01:33:19   1513s] #  Layer           | Length(um)|   Vias|
[07/19 01:33:19   1513s] #------------------+-----------+-------+
[07/19 01:33:19   1513s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:33:19   1513s] #  Metal1 ( 1V)    |      35121| 117529|
[07/19 01:33:19   1513s] #  Metal2 ( 2H)    |     477012|  89990|
[07/19 01:33:19   1513s] #  Metal3 ( 3V)    |     530182|  11579|
[07/19 01:33:19   1513s] #  Metal4 ( 4H)    |     193681|   2030|
[07/19 01:33:19   1513s] #  Metal5 ( 5V)    |      69481|      0|
[07/19 01:33:19   1513s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:33:19   1513s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:33:19   1513s] #------------------+-----------+-------+
[07/19 01:33:19   1513s] #  Total           |    1305477| 221128|
[07/19 01:33:19   1513s] #------------------+-----------+-------+
[07/19 01:33:19   1513s] #
[07/19 01:33:19   1513s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:33:19   1513s] ### Time Record (Data Preparation) is installed.
[07/19 01:33:19   1513s] ### Time Record (Data Preparation) is uninstalled.
[07/19 01:33:19   1513s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[07/19 01:33:19   1513s] #
[07/19 01:33:19   1513s] #Start DRC checking..
[07/19 01:33:21   1525s] #   number of violations = 2
[07/19 01:33:21   1525s] #
[07/19 01:33:21   1525s] #  By Layer and Type:
[07/19 01:33:21   1525s] #
[07/19 01:33:21   1525s] #---------+------+-------+
[07/19 01:33:21   1525s] #  -      | Short| Totals|
[07/19 01:33:21   1525s] #---------+------+-------+
[07/19 01:33:21   1525s] #  Metal1 |     0|      0|
[07/19 01:33:21   1525s] #  Metal2 |     2|      2|
[07/19 01:33:21   1525s] #  Totals |     2|      2|
[07/19 01:33:21   1525s] #---------+------+-------+
[07/19 01:33:21   1525s] #
[07/19 01:33:21   1525s] #cpu time = 00:00:12, elapsed time = 00:00:02, memory = 4574.80 (MB), peak = 5194.05 (MB)
[07/19 01:33:21   1525s] #CELL_VIEW fpga_top,init has 2 DRC violations
[07/19 01:33:21   1525s] #Total number of DRC violations = 2
[07/19 01:33:21   1525s] #Total number of process antenna violations = 0
[07/19 01:33:21   1525s] #Total number of net violated process antenna rule = 0
[07/19 01:33:22   1529s] #   number of violations = 2
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] #  By Layer and Type:
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] #---------+------+-------+
[07/19 01:33:22   1529s] #  -      | Short| Totals|
[07/19 01:33:22   1529s] #---------+------+-------+
[07/19 01:33:22   1529s] #  Metal1 |     0|      0|
[07/19 01:33:22   1529s] #  Metal2 |     2|      2|
[07/19 01:33:22   1529s] #  Totals |     2|      2|
[07/19 01:33:22   1529s] #---------+------+-------+
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] #cpu time = 00:00:19, elapsed time = 00:00:04, memory = 4559.79 (MB), peak = 5194.05 (MB)
[07/19 01:33:22   1529s] #CELL_VIEW fpga_top,init has 2 DRC violations
[07/19 01:33:22   1529s] #Total number of DRC violations = 2
[07/19 01:33:22   1529s] #Total number of process antenna violations = 1
[07/19 01:33:22   1529s] #Total number of net violated process antenna rule = 1
[07/19 01:33:22   1529s] #Post Route wire spread is done.
[07/19 01:33:22   1529s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/19 01:33:22   1529s] #Total number of nets with non-default rule or having extra spacing = 1
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] #  Routing Statistics
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] #------------------+-----------+-------+
[07/19 01:33:22   1529s] #  Layer           | Length(um)|   Vias|
[07/19 01:33:22   1529s] #------------------+-----------+-------+
[07/19 01:33:22   1529s] #  GatPoly ( 0H)   |          0|      0|
[07/19 01:33:22   1529s] #  Metal1 ( 1V)    |      35121| 117529|
[07/19 01:33:22   1529s] #  Metal2 ( 2H)    |     477012|  89990|
[07/19 01:33:22   1529s] #  Metal3 ( 3V)    |     530182|  11579|
[07/19 01:33:22   1529s] #  Metal4 ( 4H)    |     193681|   2030|
[07/19 01:33:22   1529s] #  Metal5 ( 5V)    |      69481|      0|
[07/19 01:33:22   1529s] #  TopMetal1 ( 6H) |          0|      0|
[07/19 01:33:22   1529s] #  TopMetal2 ( 7V) |          0|      0|
[07/19 01:33:22   1529s] #------------------+-----------+-------+
[07/19 01:33:22   1529s] #  Total           |    1305477| 221128|
[07/19 01:33:22   1529s] #------------------+-----------+-------+
[07/19 01:33:22   1529s] #
[07/19 01:33:22   1529s] # Total half perimeter of net bounding box: 1216961 um.
[07/19 01:33:22   1529s] #detailRoute Statistics:
[07/19 01:33:22   1529s] #Cpu time = 00:02:39
[07/19 01:33:22   1529s] #Elapsed time = 00:00:24
[07/19 01:33:22   1529s] #Increased memory = 98.11 (MB)
[07/19 01:33:22   1529s] #Total memory = 4559.79 (MB)
[07/19 01:33:22   1529s] #Peak memory = 5194.05 (MB)
[07/19 01:33:22   1529s] ### global_detail_route design signature (76): route=2039349917 flt_obj=0 vio=2067192644 shield_wire=1
[07/19 01:33:22   1529s] ### Time Record (DB Export) is installed.
[07/19 01:33:22   1529s] ### export design design signature (77): route=2039349917 fixed_route=1634199259 flt_obj=0 vio=2067192644 swire=209438696 shield_wire=1 net_attr=1492186156 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1159953743 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:33:22   1530s] ### Time Record (DB Export) is uninstalled.
[07/19 01:33:22   1530s] ### Time Record (Post Callback) is installed.
[07/19 01:33:22   1531s] ### Time Record (Post Callback) is uninstalled.
[07/19 01:33:22   1531s] #
[07/19 01:33:22   1531s] #globalDetailRoute statistics:
[07/19 01:33:23   1531s] #Cpu time = 00:03:01
[07/19 01:33:23   1531s] #Elapsed time = 00:00:40
[07/19 01:33:23   1531s] #Increased memory = 45.45 (MB)
[07/19 01:33:23   1531s] #Total memory = 4365.20 (MB)
[07/19 01:33:23   1531s] #Peak memory = 5194.05 (MB)
[07/19 01:33:23   1531s] #Number of warnings = 86
[07/19 01:33:23   1531s] #Total number of warnings = 192
[07/19 01:33:23   1531s] #Number of fails = 0
[07/19 01:33:23   1531s] #Total number of fails = 0
[07/19 01:33:23   1531s] #Complete globalDetailRoute on Sat Jul 19 01:33:23 2025
[07/19 01:33:23   1531s] #
[07/19 01:33:23   1531s] ### import design signature (78): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1 sns=1 ppa_info=1
[07/19 01:33:23   1531s] ### Time Record (globalDetailRoute) is uninstalled.
[07/19 01:33:23   1531s] % End globalDetailRoute (date=07/19 01:33:23, total cpu=0:03:01, real=0:00:40.0, peak res=5194.1M, current mem=4331.9M)
[07/19 01:33:23   1531s] #Default setup view is reset to WORST_CASE.
[07/19 01:33:23   1531s] #Default setup view is reset to WORST_CASE.
[07/19 01:33:23   1531s] AAE_INFO: Post Route call back at the end of routeDesign
[07/19 01:33:23   1531s] #routeDesign: cpu time = 00:03:02, elapsed time = 00:00:40, memory = 4298.21 (MB), peak = 5194.05 (MB)
[07/19 01:33:23   1531s] ### Time Record (routeDesign) is uninstalled.
[07/19 01:33:23   1531s] #
[07/19 01:33:23   1531s] #  Scalability Statistics
[07/19 01:33:23   1531s] #
[07/19 01:33:23   1531s] #----------------------------+---------+-------------+------------+
[07/19 01:33:23   1531s] #  routeDesign               | cpu time| elapsed time| scalability|
[07/19 01:33:23   1531s] #----------------------------+---------+-------------+------------+
[07/19 01:33:23   1531s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[07/19 01:33:23   1531s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[07/19 01:33:23   1531s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[07/19 01:33:23   1531s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[07/19 01:33:23   1531s] #  DB Export                 | 00:00:01|     00:00:01|         1.0|
[07/19 01:33:23   1531s] #  Cell Pin Access           | 00:00:01|     00:00:00|         1.0|
[07/19 01:33:23   1531s] #  Data Preparation          | 00:00:05|     00:00:04|         1.1|
[07/19 01:33:23   1531s] #  Global Routing            | 00:00:08|     00:00:06|         1.2|
[07/19 01:33:23   1531s] #  Track Assignment          | 00:00:06|     00:00:03|         1.8|
[07/19 01:33:23   1531s] #  Detail Routing            | 00:01:58|     00:00:15|         7.6|
[07/19 01:33:23   1531s] #  Antenna Fixing            | 00:00:08|     00:00:02|         4.1|
[07/19 01:33:23   1531s] #  Post Route Wire Spreading | 00:00:31|     00:00:06|         5.6|
[07/19 01:33:23   1531s] #  Entire Command            | 00:03:02|     00:00:40|         4.5|
[07/19 01:33:23   1531s] #----------------------------+---------+-------------+------------+
[07/19 01:33:23   1531s] #
[07/19 01:33:23   1531s] 
[07/19 01:33:23   1531s] *** Summary of all messages that are not suppressed in this session:
[07/19 01:33:23   1531s] Severity  ID               Count  Summary                                  
[07/19 01:33:23   1531s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[07/19 01:33:23   1531s] WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
[07/19 01:33:23   1531s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[07/19 01:33:23   1531s] WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
[07/19 01:33:23   1531s] WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
[07/19 01:33:23   1531s] WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
[07/19 01:33:23   1531s] *** Message Summary: 102 warning(s), 0 error(s)
[07/19 01:33:23   1531s] 
[07/19 01:33:23   1531s] #% End routeDesign (date=07/19 01:33:23, total cpu=0:03:02, real=0:00:40.0, peak res=5194.1M, current mem=4298.1M)
[07/19 01:33:26   1531s] <CMD> zoomBox 905.48400 900.76300 907.88900 902.91600
[07/19 01:33:26   1531s] <CMD> zoomBox 905.23900 900.55000 908.06800 903.08300
[07/19 01:33:27   1531s] <CMD> zoomBox 904.21100 899.66000 908.81900 903.78500
[07/19 01:33:28   1531s] <CMD> zoomBox 903.09200 898.72800 909.47000 904.43800
[07/19 01:33:28   1531s] <CMD> zoomBox 900.55500 896.61600 910.94200 905.91500
[07/19 01:33:29   1531s] <CMD> zoomBox 899.39400 895.65100 911.61500 906.59100
[07/19 01:33:29   1531s] <CMD> zoomBox 898.03000 894.51600 912.40700 907.38600
[07/19 01:33:30   1532s] <CMD> zoomBox 896.42500 893.17900 913.33900 908.32100
[07/19 01:33:31   1532s] <CMD> zoomBox 889.70100 887.58200 917.24400 912.23900
[07/19 01:33:31   1532s] <CMD> zoomBox 878.75300 878.46900 923.60300 918.61900
[07/19 01:33:34   1532s] <CMD> selectWire 906.8200 899.0800 907.0200 911.8800 3 {clk[0]}
[07/19 01:33:48   1533s] <CMD> zoomBox 860.23300 871.57900 933.26300 936.95600
[07/19 01:33:48   1533s] <CMD> zoomBox 851.76300 868.42700 937.68100 945.34200
[07/19 01:33:48   1533s] <CMD> zoomBox 841.79900 864.72000 942.87900 955.20800
[07/19 01:33:48   1533s] <CMD> zoomBox 816.28500 855.22700 956.18800 980.47000
[07/19 01:33:49   1533s] <CMD> zoomBox 800.06000 849.19000 964.65200 996.53500
[07/19 01:33:49   1533s] <CMD> zoomBox 758.51400 833.73200 986.32400 1037.67100
[07/19 01:33:49   1533s] <CMD> zoomBox 732.09400 823.90300 1000.10600 1063.83100
[07/19 01:33:50   1533s] <CMD> zoomBox 570.81200 763.89800 1084.23900 1223.52500
[07/19 01:33:51   1534s] <CMD> zoomBox 441.21600 715.68300 1151.84200 1351.84500
[07/19 01:33:51   1534s] <CMD> zoomBox 261.84400 648.94800 1245.41100 1529.45000
[07/19 01:33:52   1534s] <CMD> zoomBox 13.57900 556.58100 1374.91900 1775.27100
[07/19 01:33:54   1535s] <CMD> zoomBox 103.39500 602.81000 1260.53500 1638.69700
[07/19 01:33:54   1535s] <CMD> zoomBox 244.63200 675.50600 1080.66500 1423.93400
[07/19 01:33:54   1536s] <CMD> zoomBox 420.40200 765.97400 856.81700 1156.65900
[07/19 01:33:55   1536s] <CMD> zoomBox 509.07300 825.07400 736.88500 1029.01400
[07/19 01:33:56   1536s] <CMD> zoomBox 554.99600 857.04900 673.91700 963.50900
[07/19 01:33:56   1536s] <CMD> zoomBox 574.34800 871.13100 647.38100 936.51100
[07/19 01:33:57   1536s] <CMD> zoomBox 589.65600 886.48400 627.78100 920.61400
[07/19 01:33:57   1536s] <CMD> zoomBox 592.16300 888.99900 624.57000 918.01000
[07/19 01:33:58   1536s] <CMD> zoomBox 594.35100 891.53900 621.89700 916.19900
[07/19 01:33:58   1536s] <CMD> zoomBox 599.13500 897.09400 616.05300 912.23900
[07/19 01:33:59   1536s] <CMD> zoomBox 602.07300 900.50500 612.46400 909.80700
[07/19 01:33:59   1536s] <CMD> zoomBox 603.87800 902.59900 610.26000 908.31200
[07/19 01:34:00   1536s] <CMD> zoomBox 604.98600 903.88400 608.90700 907.39400
[07/19 01:34:00   1536s] <CMD> zoomBox 605.82800 904.86300 607.87600 906.69600
[07/19 01:34:01   1537s] <CMD> zoomBox 605.96600 905.02300 607.70700 906.58200
[07/19 01:35:34   1541s] <CMD> getAttribute -quiet -net {clk[0]}
[07/19 01:38:21   1549s] *** Setting net attribute for specified net group...
[07/19 01:38:21   1549s] *** setAttribute -net {@clock}  -skip_antenna_fix false -skip_routing false -avoid_detour true -si_post_route_fix false -weight 20 -preferred_extra_space 1 -top_preferred_routing_layer Metal4 -bottom_preferred_routing_layer Metal3 -shield_net vss -non_default_rule default -pattern steiner
[07/19 01:38:21   1549s] <CMD> setAttribute -net {prog_clk[0]} -skip_antenna_fix false -skip_routing false -avoid_detour true -si_post_route_fix false -weight 20 -preferred_extra_space 1 -top_preferred_routing_layer Metal4 -bottom_preferred_routing_layer Metal3 -shield_net vss -non_default_rule default -pattern steiner
[07/19 01:38:21   1549s] <CMD> setAttribute -net {clk[0]} -skip_antenna_fix false -skip_routing false -avoid_detour true -si_post_route_fix false -weight 20 -preferred_extra_space 1 -top_preferred_routing_layer Metal4 -bottom_preferred_routing_layer Metal3 -shield_net vss -non_default_rule default -pattern steiner
[07/19 01:38:21   1549s] *** Total 2 nets has been processed.
[07/19 01:38:31   1550s] <CMD> zoomBox 605.58000 904.63300 607.99100 906.79100
[07/19 01:38:31   1550s] <CMD> zoomBox 605.33500 904.38400 608.17200 906.92400
[07/19 01:38:32   1550s] <CMD> zoomBox 605.04600 904.09200 608.38500 907.08100
[07/19 01:38:32   1550s] <CMD> zoomBox 604.70700 903.74900 608.63500 907.26500
[07/19 01:38:33   1550s] <CMD> zoomBox 603.82100 902.91800 609.25800 907.78500
[07/19 01:38:33   1550s] <CMD> zoomBox 600.89700 900.17300 611.31300 909.49800
[07/19 01:38:34   1550s] <CMD> zoomBox 597.05100 896.56500 614.01500 911.75100
[07/19 01:38:34   1550s] <CMD> zoomBox 595.29300 894.91500 615.25000 912.78100
[07/19 01:38:35   1550s] <CMD> zoomBox 584.55900 884.84300 622.79200 919.07000
[07/19 01:38:35   1550s] <CMD> zoomBox 570.44900 871.60400 632.70600 927.33700
[07/19 01:38:36   1550s] <CMD> zoomBox 536.96600 840.18600 656.23200 946.95500
[07/19 01:38:37   1550s] <CMD> zoomBox 524.60400 828.58700 664.91800 954.19800
[07/19 01:38:37   1550s] <CMD> zoomBox 449.14100 757.77900 717.94000 998.41100
[07/19 01:38:38   1550s] <CMD> zoomBox 304.57900 622.13200 819.51400 1083.10900
[07/19 01:38:39   1551s] <CMD> zoomBox 27.64500 362.27800 1014.09900 1245.36500
[07/19 01:38:40   1551s] <CMD> zoomBox -336.39000 20.69400 1269.88600 1458.65400
[07/19 01:38:41   1551s] <CMD> zoomBox -502.87300 -135.52100 1386.86400 1556.19700
[07/19 01:38:41   1551s] <CMD> zoomBox -698.73500 -319.30300 1524.48500 1670.95300
[07/19 01:38:43   1552s] <CMD> zoomBox -80.56900 313.29000 1284.76600 1535.55600
[07/19 01:38:43   1552s] <CMD> zoomBox 301.78700 692.23900 1140.27400 1442.86400
[07/19 01:38:44   1553s] <CMD> zoomBox 536.60100 924.96000 1051.53800 1385.93900
[07/19 01:38:44   1553s] <CMD> zoomBox 679.00700 1060.68400 995.24300 1343.78300
[07/19 01:38:44   1553s] <CMD> zoomBox 784.01600 1159.82600 949.09400 1307.60600
[07/19 01:38:45   1553s] <CMD> zoomBox 828.26700 1201.60500 929.64600 1292.36100
[07/19 01:38:45   1553s] <CMD> zoomBox 837.74800 1212.40500 923.92100 1289.54800
[07/19 01:38:45   1553s] <CMD> zoomBox 845.59000 1222.15300 918.83800 1287.72600
[07/19 01:38:46   1553s] <CMD> zoomBox 861.20100 1244.12800 906.18700 1284.40000
[07/19 01:38:47   1553s] <CMD> zoomBox 870.00300 1257.35400 897.63100 1282.08700
[07/19 01:38:47   1553s] <CMD> zoomBox 875.62900 1264.92400 892.59700 1280.11400
[07/19 01:38:48   1554s] <CMD> zoomBox 879.10100 1269.48100 889.52200 1278.81000
[07/19 01:38:48   1554s] <CMD> zoomBox 881.32100 1272.04800 887.72200 1277.77800
[07/19 01:38:49   1554s] <CMD> zoomBox 881.90200 1272.57500 887.34300 1277.44600
[07/19 01:38:49   1554s] <CMD> zoomBox 882.42200 1272.99300 887.04700 1277.13300
[07/19 01:38:50   1554s] <CMD> deselectAll
[07/19 01:38:50   1554s] <CMD> selectWire 885.2200 1274.5600 885.4200 1282.3200 3 {clk[0]}
[07/19 01:38:55   1554s] <CMD> ui_view_box
[07/19 01:38:55   1554s] <CMD> ui_view_box
[07/19 01:38:55   1554s] <CMD> dbquery -area {882.422 1272.993 887.047 1277.133} -objType inst
[07/19 01:38:55   1554s] <CMD> dbquery -area {882.422 1272.993 887.047 1277.133} -objType regular
[07/19 01:38:55   1554s] <CMD> dbquery -area {882.422 1272.993 887.047 1277.133} -objType special
[07/19 01:38:55   1554s] <CMD> dbquery -area {882.422 1272.993 887.047 1277.133} -objType bump
[07/19 01:38:55   1554s] <CMD> selectObject Wire {clk[0](885220,1274560,885420,1282320)}
[07/19 01:40:34   1660s] <CMD> reportShield
[07/19 01:40:34   1660s] #% Begin reportShield (date=07/19 01:40:34, mem=4290.2M)
[07/19 01:40:34   1660s] reportShield
[07/19 01:40:34   1660s] ### Net info: total nets: 63673
[07/19 01:40:34   1660s] ### Net info: dirty nets: 2
[07/19 01:40:34   1660s] ### Net info: marked as disconnected nets: 0
[07/19 01:40:35   1662s] ### Net info: fully routed nets: 38033
[07/19 01:40:35   1662s] ### Net info: trivial (< 2 pins) nets: 25576
[07/19 01:40:35   1662s] ### Net info: unrouted nets: 64
[07/19 01:40:35   1662s] ### Net info: re-extraction nets: 0
[07/19 01:40:35   1662s] ### Net info: ignored nets: 0
[07/19 01:40:35   1662s] ### Net info: skip routing nets: 0
[07/19 01:40:35   1662s] ### import design signature (79): route=712126401 fixed_route=712126401 flt_obj=0 vio=963754227 swire=209438696 shield_wire=282492057 net_attr=1942507415 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1159953743 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:40:35   1662s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:40:35   1662s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:40:35   1662s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:40:35   1662s] #Start routing data preparation on Sat Jul 19 01:40:35 2025
[07/19 01:40:35   1662s] #
[07/19 01:40:35   1662s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:40:35   1662s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:40:35   1662s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:40:36   1663s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/19 01:40:36   1663s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:40:36   1663s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:40:36   1663s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:40:36   1663s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:40:36   1663s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/19 01:40:36   1663s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/19 01:40:36   1663s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/19 01:40:36   1663s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:40:36   1663s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[07/19 01:40:36   1663s] #pin_access_rlayer=2(Metal2)
[07/19 01:40:36   1663s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:40:36   1663s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:40:36   1663s] #enable_dpt_layer_shield=F
[07/19 01:40:36   1663s] #has_line_end_grid=F
[07/19 01:40:36   1664s] #Regenerating Ggrids automatically.
[07/19 01:40:36   1664s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/19 01:40:36   1664s] #Using automatically generated G-grids.
[07/19 01:40:36   1664s] #Done routing data preparation.
[07/19 01:40:36   1664s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4329.76 (MB), peak = 5194.05 (MB)
[07/19 01:40:36   1664s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:40:36   1664s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[07/19 01:40:36   1664s] #pin_access_rlayer=2(Metal2)
[07/19 01:40:36   1664s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:40:36   1664s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:40:36   1664s] #enable_dpt_layer_shield=F
[07/19 01:40:36   1664s] #has_line_end_grid=F
[07/19 01:40:36   1664s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:40:36   1664s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:40:36   1664s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:40:36   1664s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:40:36   1664s] #-------------------------------------------------------------------------------
[07/19 01:40:36   1664s] #
[07/19 01:40:36   1664s] #	Shielding Summary
[07/19 01:40:36   1664s] #-------------------------------------------------------------------------------
[07/19 01:40:36   1664s] #Primary shielding net(s): vss 
[07/19 01:40:36   1664s] #Opportunistic shielding net(s): vdd iovss iovdd VDD VSS 
[07/19 01:40:36   1664s] #
[07/19 01:40:36   1664s] #Number of nets with shield attribute: 2
[07/19 01:40:36   1664s] #Number of nets reported: 2
[07/19 01:40:36   1664s] #Number of nets without shielding: 1
[07/19 01:40:36   1664s] #Average ratio                   : 0.003
[07/19 01:40:36   1664s] #
[07/19 01:40:36   1664s] #Name   Average Length     Shield    Ratio
[07/19 01:40:36   1664s] #Metal1:           1.7        0.0     0.000
[07/19 01:40:36   1664s] #Metal2:        8328.0        0.0     0.000
[07/19 01:40:36   1664s] #Metal3:       12383.3        0.1     0.000
[07/19 01:40:36   1664s] #Metal4:         963.6      114.2     0.059
[07/19 01:40:36   1664s] #Metal5:          28.1        0.0     0.000
[07/19 01:40:36   1664s] #-------------------------------------------------------------------------------
[07/19 01:40:36   1664s] #Bottom shield layer (Metal1) and above: 
[07/19 01:40:36   1664s] #Average (BotShieldLayer) ratio  : 0.003
[07/19 01:40:36   1664s] #
[07/19 01:40:36   1664s] #Name    Actual Length     Shield    Ratio
[07/19 01:40:36   1664s] #Metal1:           3.4        0.0     0.000
[07/19 01:40:36   1664s] #Metal2:       16656.0        0.0     0.000
[07/19 01:40:36   1664s] #Metal3:       24766.6        0.3     0.000
[07/19 01:40:36   1664s] #Metal4:        1927.2      228.5     0.059
[07/19 01:40:36   1664s] #Metal5:          56.3        0.0     0.000
[07/19 01:40:36   1664s] #-------------------------------------------------------------------------------
[07/19 01:40:36   1664s] #Preferred routing layer range: Metal3 - Metal4
[07/19 01:40:36   1664s] #Average (PrefLayerOnly) ratio   : 0.004
[07/19 01:40:36   1664s] #
[07/19 01:40:36   1664s] #Name    Actual Length     Shield    Ratio
[07/19 01:40:36   1664s] #Metal3:       24766.6        0.3     0.000
[07/19 01:40:36   1664s] #Metal4:        1927.2      228.5     0.059
[07/19 01:40:36   1664s] #-------------------------------------------------------------------------------
[07/19 01:40:36   1664s] #Done report shield: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4336.25 (MB), peak = 5194.05 (MB)
[07/19 01:40:36   1664s] ### export design design signature (80): route=712126401 fixed_route=712126401 flt_obj=0 vio=963754227 swire=209438696 shield_wire=282492057 net_attr=1261647992 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1159953743 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:40:37   1665s] ### import design signature (81): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1 sns=1 ppa_info=1
[07/19 01:40:37   1665s] #% End reportShield (date=07/19 01:40:37, total cpu=0:00:05.3, real=0:00:03.0, peak res=4304.8M, current mem=4304.8M)
[07/19 01:41:53   1669s] <CMD> selectInst grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_5/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0/dffsrq_0_/q_reg_reg
[07/19 01:41:54   1669s] <CMD> fit
[07/19 01:41:56   1669s] <CMD> zoomBox -87.70100 653.91300 1384.46900 1971.81900
[07/19 01:41:57   1669s] <CMD> zoomBox 9.54200 969.42400 1073.18500 1921.61200
[07/19 01:41:57   1670s] <CMD> zoomBox 96.61700 1281.62800 749.82900 1866.39200
[07/19 01:41:58   1670s] <CMD> zoomBox 154.62400 1472.10500 555.77900 1831.22400
[07/19 01:41:58   1670s] <CMD> zoomBox 213.29700 1594.65800 459.65800 1815.20400
[07/19 01:41:59   1670s] <CMD> zoomBox 249.82100 1669.79900 401.11900 1805.24300
[07/19 01:41:59   1670s] <CMD> zoomBox 272.13000 1713.38900 365.04600 1796.56900
[07/19 01:42:00   1670s] <CMD> zoomBox 285.58000 1739.13000 342.64300 1790.21400
[07/19 01:42:00   1670s] <CMD> zoomBox 293.98200 1753.40000 329.02700 1784.77300
[07/19 01:42:00   1670s] <CMD> zoomBox 298.32200 1758.97400 323.64200 1781.64100
[07/19 01:42:01   1670s] <CMD> deselectAll
[07/19 01:42:01   1670s] <CMD> selectWire 253.0600 1771.8400 481.7400 1772.0400 4 {clk[0]}
[07/19 01:42:02   1670s] <CMD> zoomBox 306.83200 1765.89800 318.06700 1775.95600
[07/19 01:42:03   1670s] <CMD> zoomBox 310.07500 1768.53700 315.94100 1773.78800
[07/19 01:42:03   1670s] <CMD> zoomBox 311.69300 1770.32100 314.75500 1773.06200
[07/19 01:42:04   1670s] <CMD> zoomBox 312.37500 1771.07200 314.25600 1772.75600
[07/19 01:42:05   1670s] <CMD> zoomBox 312.53800 1771.25200 314.13700 1772.68300
[07/19 01:42:05   1670s] <CMD> zoomBox 312.67600 1771.40400 314.03600 1772.62100
[07/19 01:42:05   1670s] <CMD> zoomBox 312.79400 1771.53300 313.95000 1772.56800
[07/19 01:42:08   1671s] <CMD> ui_view_box
[07/19 01:42:08   1671s] <CMD> ui_view_box
[07/19 01:42:08   1671s] <CMD> dbquery -area {312.794 1771.533 313.95 1772.568} -objType inst
[07/19 01:42:08   1671s] <CMD> dbquery -area {312.794 1771.533 313.95 1772.568} -objType regular
[07/19 01:42:08   1671s] <CMD> dbquery -area {312.794 1771.533 313.95 1772.568} -objType special
[07/19 01:42:08   1671s] <CMD> dbquery -area {312.794 1771.533 313.95 1772.568} -objType bump
[07/19 01:42:08   1671s] <CMD> selectObject Wire {clk[0](253060,1771840,481740,1772040)}
[07/19 01:42:16   1679s] <CMD> fit
[07/19 01:43:09   1681s] <CMD> reportShield > shield
[07/19 01:43:09   1681s] #% Begin reportShield (date=07/19 01:43:09, mem=4303.6M)
[07/19 01:43:09   1681s] reportShield
[07/19 01:43:09   1682s] ### Net info: total nets: 63673
[07/19 01:43:09   1682s] ### Net info: dirty nets: 2
[07/19 01:43:09   1682s] ### Net info: marked as disconnected nets: 0
[07/19 01:43:10   1682s] ### Net info: fully routed nets: 38033
[07/19 01:43:10   1682s] ### Net info: trivial (< 2 pins) nets: 25576
[07/19 01:43:10   1682s] ### Net info: unrouted nets: 64
[07/19 01:43:10   1682s] ### Net info: re-extraction nets: 0
[07/19 01:43:10   1682s] ### Net info: ignored nets: 0
[07/19 01:43:10   1682s] ### Net info: skip routing nets: 0
[07/19 01:43:10   1683s] ### import design signature (82): route=712126401 fixed_route=712126401 flt_obj=0 vio=963754227 swire=209438696 shield_wire=282492057 net_attr=1942507415 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1159953743 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:43:10   1683s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:43:10   1683s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:43:10   1683s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:43:10   1683s] #Start routing data preparation on Sat Jul 19 01:43:10 2025
[07/19 01:43:10   1683s] #
[07/19 01:43:10   1683s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:43:10   1683s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:43:10   1683s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:43:10   1684s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[07/19 01:43:10   1684s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:43:10   1684s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:43:10   1684s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[07/19 01:43:10   1684s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[07/19 01:43:10   1684s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[07/19 01:43:10   1684s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[07/19 01:43:10   1684s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[07/19 01:43:10   1684s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:43:10   1684s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[07/19 01:43:10   1684s] #pin_access_rlayer=2(Metal2)
[07/19 01:43:10   1684s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:43:10   1684s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:43:10   1684s] #enable_dpt_layer_shield=F
[07/19 01:43:10   1684s] #has_line_end_grid=F
[07/19 01:43:11   1684s] #Regenerating Ggrids automatically.
[07/19 01:43:11   1684s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[07/19 01:43:11   1684s] #Using automatically generated G-grids.
[07/19 01:43:11   1684s] #Done routing data preparation.
[07/19 01:43:11   1684s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4340.89 (MB), peak = 5194.05 (MB)
[07/19 01:43:11   1684s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[07/19 01:43:11   1684s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[07/19 01:43:11   1684s] #pin_access_rlayer=2(Metal2)
[07/19 01:43:11   1684s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[07/19 01:43:11   1684s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[07/19 01:43:11   1684s] #enable_dpt_layer_shield=F
[07/19 01:43:11   1684s] #has_line_end_grid=F
[07/19 01:43:11   1684s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[07/19 01:43:11   1684s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[07/19 01:43:11   1684s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[07/19 01:43:11   1684s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[07/19 01:43:11   1684s] #-------------------------------------------------------------------------------
[07/19 01:43:11   1684s] #
[07/19 01:43:11   1684s] #	Shielding Summary
[07/19 01:43:11   1684s] #-------------------------------------------------------------------------------
[07/19 01:43:11   1684s] #Primary shielding net(s): vss 
[07/19 01:43:11   1684s] #Opportunistic shielding net(s): vdd iovss iovdd VDD VSS 
[07/19 01:43:11   1684s] #
[07/19 01:43:11   1684s] #Number of nets with shield attribute: 2
[07/19 01:43:11   1684s] #Number of nets reported: 2
[07/19 01:43:11   1684s] #Number of nets without shielding: 1
[07/19 01:43:11   1684s] #Average ratio                   : 0.003
[07/19 01:43:11   1684s] #
[07/19 01:43:11   1684s] #Name   Average Length     Shield    Ratio
[07/19 01:43:11   1684s] #Metal1:           1.7        0.0     0.000
[07/19 01:43:11   1684s] #Metal2:        8328.0        0.0     0.000
[07/19 01:43:11   1684s] #Metal3:       12383.3        0.1     0.000
[07/19 01:43:11   1684s] #Metal4:         963.6      114.2     0.059
[07/19 01:43:11   1684s] #Metal5:          28.1        0.0     0.000
[07/19 01:43:11   1684s] #-------------------------------------------------------------------------------
[07/19 01:43:11   1684s] #Bottom shield layer (Metal1) and above: 
[07/19 01:43:11   1684s] #Average (BotShieldLayer) ratio  : 0.003
[07/19 01:43:11   1684s] #
[07/19 01:43:11   1684s] #Name    Actual Length     Shield    Ratio
[07/19 01:43:11   1684s] #Metal1:           3.4        0.0     0.000
[07/19 01:43:11   1684s] #Metal2:       16656.0        0.0     0.000
[07/19 01:43:11   1684s] #Metal3:       24766.6        0.3     0.000
[07/19 01:43:11   1684s] #Metal4:        1927.2      228.5     0.059
[07/19 01:43:11   1684s] #Metal5:          56.3        0.0     0.000
[07/19 01:43:11   1684s] #-------------------------------------------------------------------------------
[07/19 01:43:11   1684s] #Preferred routing layer range: Metal3 - Metal4
[07/19 01:43:11   1684s] #Average (PrefLayerOnly) ratio   : 0.004
[07/19 01:43:11   1684s] #
[07/19 01:43:11   1684s] #Name    Actual Length     Shield    Ratio
[07/19 01:43:11   1684s] #Metal3:       24766.6        0.3     0.000
[07/19 01:43:11   1684s] #Metal4:        1927.2      228.5     0.059
[07/19 01:43:11   1684s] #-------------------------------------------------------------------------------
[07/19 01:43:11   1684s] #Done report shield: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4347.47 (MB), peak = 5194.05 (MB)
[07/19 01:43:11   1685s] ### export design design signature (83): route=712126401 fixed_route=712126401 flt_obj=0 vio=963754227 swire=209438696 shield_wire=282492057 net_attr=1261647992 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=1159953743 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1634199259 sns=1634199259 ppa_info=2060608863
[07/19 01:43:11   1685s] ### import design signature (84): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1889438559 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1794334330 timing=1 sns=1 ppa_info=1
[07/19 01:43:11   1685s] #% End reportShield (date=07/19 01:43:11, total cpu=0:00:04.0, real=0:00:02.0, peak res=4317.4M, current mem=4317.4M)
