Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.exe" -prj "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/TB_MATRIX_MUL_IP_CORE_S_INT_beh.prj" "TB_MATRIX_MUL_IP_CORE_S_INT" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../IPCores/BRAM_and_DSP/ipcore_dir/BRAM18x1k.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../IPCores/BRAM_and_DSP/ipcore_dir/DSP_INPUT_C.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../SharedLibraries/txt_util.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../SharedLibraries/MATRIX_MUL_IP_CORE_LIBRARY.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/VP_Mult.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/Unloading.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/SSP.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/PpG_PdG.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/Multiplication.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/Loading.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../SharedLibraries/BRAM_WRAPPER_V2.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/CONTROL_UNIT_S_INT.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/../../SharedLibraries/STANDARD_RAM.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/MATRIX_MUL_IP_CORE_S_INT.vhd" into library work
Parsing VHDL file "E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/TB_MATRIX_MUL_IP_CORE_S_INT.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 109300 KB
Fuse CPU Usage: 2074 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package std_logic_textio
Compiling package numeric_std
Compiling package txt_util
Compiling package matrix_mul_ip_core_library
Compiling architecture behavioral of entity Loading [\Loading(10,18,3,4)\]
Compiling architecture behavioral of entity Unloading [\Unloading(10,18,3,4)\]
Compiling architecture behavioral of entity SSP [\SSP(10,18,3,4)\]
Compiling architecture behavioral of entity PpG_PdG [\PpG_PdG(10,18,3,4)\]
Compiling architecture behavioral of entity Multiplication [\Multiplication(10,18,3,4)\]
Compiling architecture behavioral of entity VP_Mult [\VP_Mult(10,18,3,4)\]
Compiling architecture behavioral of entity CONTROL_UNIT_S_INT [\CONTROL_UNIT_S_INT(10,18,3,4)\]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_2_output_stage [\BLK_MEM_GEN_V7_2_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_2_output_stage [\BLK_MEM_GEN_V7_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_2_softecc_output_reg_stage [\BLK_MEM_GEN_V7_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_2_mem_module [\BLK_MEM_GEN_V7_2_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_2 [\BLK_MEM_GEN_V7_2("blk_mem_gen_v...]
Compiling architecture bram18x1k_a of entity BRAM18x1k [bram18x1k_default]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(0,4,10,18)\]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(1,4,10,18)\]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(2,4,10,18)\]
Compiling architecture behavioral of entity BRAM_WRAPPER_V2 [\BRAM_WRAPPER_V2(3,4,10,18)\]
Compiling package std_logic_signed
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package bip_dsp48_macro_pkg_v2_1
Compiling package xbip_pipe_v2_0_comp
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(0,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(0,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_pipe_v2_0 [\xbip_pipe_v2_0(1,0,0,0,0,0,0,"0...]
Compiling architecture behavioral of entity xbip_pipe_v2_0_xst [\xbip_pipe_v2_0_xst(1,0,0,0,0,0,...]
Compiling architecture behavioral of entity xbip_dsp48_macro_v2_1 [\xbip_dsp48_macro_v2_1(0,0,"virt...]
Compiling architecture dsp_input_c_a of entity DSP_INPUT_C [dsp_input_c_default]
Compiling architecture behavioral of entity MATRIX_MUL_IP_CORE_S_INT [\MATRIX_MUL_IP_CORE_S_INT(4,3,10...]
Compiling architecture behavioral of entity STANDARD_RAM [\STANDARD_RAM(4,10,18)\]
Compiling architecture behavior of entity tb_matrix_mul_ip_core_s_int
Time Resolution for simulation is 1ps.
Waiting for 41 sub-compilation(s) to finish...
Compiled 106 VHDL Units
Built simulation executable E:/valencia/ETSE_GDSP-modified3/Matrix_for_RBM/MATRIX_MUL_IP_CORE_S_INT/TB_MATRIX_MUL_IP_CORE_S_INT_isim_beh.exe
Fuse Memory Usage: 152992 KB
Fuse CPU Usage: 4024 ms
