RADEON_M_SPLL_REF_FB_DIV	,	V_9
RADEON_SCLK_FORCE_HDP	,	V_83
RADEON_PIXCLK_ALWAYS_ONb	,	V_110
RADEON_CLK_PIN_CNTL	,	V_69
RADEON_MPLL_FB_DIV_MASK	,	V_19
RADEON_ENGIN_DYNCLK_MODE	,	V_152
R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF	,	V_164
pll_out_min	,	V_38
R300_DVOCLK_ALWAYS_ONb	,	V_116
dev	,	V_22
RADEON_PIX2CLK_ALWAYS_ONb	,	V_113
radeon_legacy_get_engine_clock	,	F_1
RADEON_ACTIVE_HILO_LAT_MASK	,	V_149
"Using generic clock info\n"	,	L_6
KERN_WARNING	,	V_31
RADEON_SPLL_SLEEP	,	V_72
"ATY,MCLK"	,	L_4
default_sclk	,	V_41
R300_SCLK_TCL_MAX_DYN_STOP_LAT	,	V_131
RADEON_SCLK_MORE_MAX_DYN_STOP_LAT	,	V_108
R300_MEM_USE_CD_CH_ONLY	,	V_147
of_node	,	V_27
RADEON_IO_MCLK_DYN_ENABLE	,	V_136
RADEON_SCLK_FORCE_DISP2	,	V_94
RADEON_SCLK_FORCE_DISP1	,	V_84
CHIP_R350	,	V_166
radeon_legacy_set_clock_gating	,	F_19
R300_SCLK_CBA_MAX_DYN_STOP_LAT	,	V_133
ref_div	,	V_6
device_node	,	V_24
ASIC_IS_AVIVO	,	F_11
mpll	,	V_16
RREG32	,	F_20
CHIP_RV280	,	V_159
rdev	,	V_2
reference_freq	,	V_12
R300_PPLL_REF_DIV_ACC_SHIFT	,	V_48
R300_P2G2CLK_ALWAYS_ONb	,	V_124
radeon_combios_get_clock_info	,	F_10
RADEON_SPLL_RESET	,	V_73
uint32_t	,	T_1
RADEON_DYN_STOP_MODE_MASK	,	V_151
RADEON_FORCEON_YCLKB	,	V_140
max_pixel_clock	,	V_40
RADEON_PIX2CLK_DAC_ALWAYS_ONb	,	V_114
RADEON_SCLK_FORCE_E2	,	V_95
RADEON_FORCEON_YCLKA	,	V_139
RADEON_PIXCLK_BLEND_ALWAYS_ONb	,	V_117
RADEON_MC_MCLK_DYN_ENABLE	,	V_135
RADEON_SCLK_SRC_SEL_MASK	,	V_15
radeon_device	,	V_1
mdelay	,	F_21
min_feedback_div	,	V_59
R300_SCLK_FORCE_TX	,	V_100
dp	,	V_25
WREG32_PLL	,	F_17
get_memory_clock	,	V_64
RADEON_SCLK_FORCE_CP	,	V_81
RADEON_SINGLE_CRTC	,	V_77
req_clock	,	V_67
ret	,	V_44
R300_SCLK_GA_MAX_DYN_STOP_LAT	,	V_132
RADEON_SCLK_FORCE_TOP	,	V_85
R300_SCLK_FORCE_US	,	V_101
spll	,	V_4
p2pll	,	V_30
max_post_div	,	V_54
pll_in_max	,	V_37
RADEON_SCLK_FORCE_SE	,	V_86
dcpll	,	V_43
RADEON_SCLK_FORCE_TV_SCLK	,	V_102
RADEON_SCLK_MORE_FORCEON	,	V_107
radeon_read_clocks_OF	,	F_4
RADEON_SCLK_MORE_CNTL	,	V_106
RADEON_CFG_ATI_REV_A13	,	V_80
printk	,	F_6
RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb	,	V_115
is_atom_bios	,	V_45
p1pll	,	V_29
RADEON_SCLK_FORCE_OV0	,	V_104
RADEON_SCLK_FORCE_RE	,	V_88
RADEON_SCLK_FORCE_RB	,	V_82
RADEON_IS_IGP	,	V_52
asic	,	V_62
R300_SCLK_FORCE_GA	,	V_129
reference_div	,	V_32
RADEON_SCLK_FORCE_IDCT	,	V_87
"radeonfb: No ATY,RefCLK property !\n"	,	L_2
dev_private	,	V_23
RADEON_MEM_CNTL	,	V_146
RADEON_CLK_PWRMGT_CNTL	,	V_148
family	,	V_34
CHIP_RS480	,	V_93
R300_DISABLE_MC_MCLKB	,	V_143
R300_DISABLE_MC_MCLKA	,	V_142
radeon_legacy_get_memory_clock	,	F_3
RADEON_SCLK_FORCE_TDM	,	V_91
R300_SCLK_FORCE_PX	,	V_99
RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb	,	V_162
RADEON_M_SPLL_REF_DIV_MASK	,	V_13
current_mclk	,	V_66
calc_eng_mem_clock	,	F_15
drm_device	,	V_21
RADEON_SCLK_FORCE_PB	,	V_89
tmp	,	V_46
enable	,	V_76
radeon_atom_get_clock_info	,	F_9
RADEON_SCLK_CNTL	,	V_14
CHIP_RV100	,	V_157
R300_PPLL_REF_DIV_ACC_MASK	,	V_47
val	,	V_28
R300_P2G2CLK_DAC_ALWAYS_ONb	,	V_125
pll_out_max	,	V_39
vram_width	,	V_145
max_feedback_div	,	V_60
radeon_get_engine_clock	,	F_13
fb_div	,	V_5
RADEON_SPLL_FB_DIV_SHIFT	,	V_10
R300_SCLK_CNTL2	,	V_127
RADEON_PIXCLK_LVDS_ALWAYS_ONb	,	V_120
RADEON_FORCEON_MCLKB	,	V_138
ASIC_IS_R300	,	F_12
min_post_div	,	V_53
"Using device-tree clock info\n"	,	L_5
CHIP_R420	,	V_35
RADEON_PIXCLK_DAC_ALWAYS_ONb	,	V_111
RADEON_FORCEON_MCLKA	,	V_137
CHIP_R300	,	V_165
DRM_INFO	,	F_7
R300_SCLK_FORCE_TCL	,	V_128
RADEON_PLL_PWRMGT_CNTL	,	V_160
CHIP_RS600	,	V_50
RADEON_MCLK_MISC	,	V_134
flags	,	V_51
eng_clock	,	V_68
RADEON_SPLL_CNTL	,	V_71
of_get_property	,	F_5
RADEON_SCLK_DYN_START_CNTL	,	V_154
RADEON_MPLL_FB_DIV_SHIFT	,	V_18
R300_SCLK_FORCE_CBA	,	V_130
post_div	,	V_7
best_vco	,	V_61
current_sclk	,	V_65
R300_PIXCLK_TRANS_ALWAYS_ONb	,	V_122
CHIP_RV200	,	V_158
R300_SCLK_FORCE_SR	,	V_98
RADEON_SCLK_FORCE_TAM	,	V_90
R300_SCLK_FORCE_SU	,	V_103
RADEON_PPLL_REF_DIV	,	V_33
RADEON_ACTIVE_HILO_LAT_SHIFT	,	V_153
udelay	,	F_18
RADEON_SPLL_PVG_MASK	,	V_74
"ATY,SCLK"	,	L_3
RADEON_MCLK_CNTL	,	V_20
RADEON_PPLL_REF_DIV_MASK	,	V_49
RADEON_DONT_USE_XTALIN	,	V_70
radeon_legacy_set_engine_clock	,	F_16
RADEON_TCL_BYPASS_DISABLE	,	V_161
max_ref_div	,	V_58
R300_SCLK_FORCE_VAP	,	V_96
pdev	,	V_26
RADEON_SPLL_PVG_SHIFT	,	V_75
radeon_pll	,	V_3
u32	,	T_2
mc	,	V_144
RADEON_PIXCLK_GV_ALWAYS_ONb	,	V_118
R300_PIXCLK_DVO_ALWAYS_ONb	,	V_119
RADEON_CFG_ATI_REV_ID_MASK	,	V_79
RREG32_PLL	,	F_2
R300_PIXCLK_TVO_ALWAYS_ONb	,	V_123
mclk	,	V_17
max_frac_feedback_div	,	V_56
pll_in_min	,	V_36
CHIP_RV250	,	V_156
RADEON_CONFIG_CNTL	,	V_78
radeon_get_clock_info	,	F_8
RADEON_PIXCLK_TMDS_ALWAYS_ONb	,	V_121
RADEON_FORCEON_MC	,	V_141
RADEON_VCLK_ECP_CNTL	,	V_109
RADEON_SCLK_FORCEON_MASK	,	V_155
RADEON_PIXCLKS_CNTL	,	V_112
CHIP_RS400	,	V_92
RADEON_DISP_DYN_STOP_LAT_MASK	,	V_150
RADEON_SPLL_FB_DIV_MASK	,	V_11
R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF	,	V_163
min_ref_div	,	V_57
"ATY,RefCLK"	,	L_1
default_mclk	,	V_42
RADEON_SCLK_FORCE_VIP	,	V_97
CHIP_RV350	,	V_126
radeon_get_memory_clock	,	F_14
RADEON_DYN_STOP_LAT_MASK	,	V_105
min_frac_feedback_div	,	V_55
sclk	,	V_8
pm	,	V_63
