Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 47b0c9c8c2524ebcbf85f15954c0a545 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_1_behav xil_defaultlib.test_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net data is not permitted [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sim_1/new/test_1.v:70]
ERROR: [VRFC 10-1146] non-net variable cannot be connected to inout port Data [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sim_1/new/test_1.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
