Port
pad_dq_ch0[0];3
pad_dq_ch0[1];3
pad_dq_ch0[2];3
pad_dq_ch0[3];3
pad_dq_ch0[4];3
pad_dq_ch0[5];3
pad_dq_ch0[6];3
pad_dq_ch0[7];3
pad_dq_ch0[8];3
pad_dq_ch0[9];3
pad_dq_ch0[10];3
pad_dq_ch0[11];3
pad_dq_ch0[12];3
pad_dq_ch0[13];3
pad_dq_ch0[14];3
pad_dq_ch0[15];3
pad_dqs_ch0[0];3
pad_dqs_ch0[1];3
pad_dqsn_ch0[0];3
pad_dqsn_ch0[1];3
led_ddr_init_done;2
led_error;2
pad_addr_ch0[0];2
pad_addr_ch0[1];2
pad_addr_ch0[2];2
pad_addr_ch0[3];2
pad_addr_ch0[4];2
pad_addr_ch0[5];2
pad_addr_ch0[6];2
pad_addr_ch0[7];2
pad_addr_ch0[8];2
pad_addr_ch0[9];2
pad_addr_ch0[10];2
pad_addr_ch0[11];2
pad_addr_ch0[12];2
pad_addr_ch0[13];2
pad_addr_ch0[14];2
pad_addr_ch0[15];2
pad_ba_ch0[0];2
pad_ba_ch0[1];2
pad_ba_ch0[2];2
pad_casn_ch0;2
pad_cke_ch0;2
pad_csn_ch0;2
pad_ddr_clk_w;2
pad_ddr_clkn_w;2
pad_dm_rdqs_ch0[0];2
pad_dm_rdqs_ch0[1];2
pad_loop_out;2
pad_loop_out_h;2
pad_odt_ch0;2
pad_rasn_ch0;2
pad_rstn_ch0;2
pad_wen_ch0;2
pad_loop_in;1
pad_loop_in_h;1
sys_clk;1
sys_rst_n;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_1/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
clkbufg_2/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
iolotcmp_3;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
iolotcmp_4;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
led_ddr_init_done_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
led_ddr_init_done_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
led_error_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
led_error_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
sys_clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
sys_clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
sys_rst_n_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
sys_rst_n_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N570_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_0/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_29/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_26/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N39_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N285/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_led_disp/led_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N269_mux10_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/led_cnt[24]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/N58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/N6_mux27_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N300_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N260_mux10_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[11]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[12]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2[13]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm;gopDRM
Pin
ALMOST_EMPTY;2
ALMOST_FULL;2
EMPTY;2
FULL;2
QA0[0];2
QA0[1];2
QA0[2];2
QA0[3];2
QA0[4];2
QA0[5];2
QA0[6];2
QA0[7];2
QA0[8];2
QA0[9];2
QA0[10];2
QA0[11];2
QA0[12];2
QA0[13];2
QA0[14];2
QA0[15];2
QA0[16];2
QA0[17];2
QA1[0];2
QA1[1];2
QA1[2];2
QA1[3];2
QA1[4];2
QA1[5];2
QA1[6];2
QA1[7];2
QA1[8];2
QA1[9];2
QA1[10];2
QA1[11];2
QA1[12];2
QA1[13];2
QA1[14];2
QA1[15];2
QA1[16];2
QA1[17];2
QB0[0];2
QB0[1];2
QB0[2];2
QB0[3];2
QB0[4];2
QB0[5];2
QB0[6];2
QB0[7];2
QB0[8];2
QB0[9];2
QB0[10];2
QB0[11];2
QB0[12];2
QB0[13];2
QB0[14];2
QB0[15];2
QB0[16];2
QB0[17];2
QB1[0];2
QB1[1];2
QB1[2];2
QB1[3];2
QB1[4];2
QB1[5];2
QB1[6];2
QB1[7];2
QB1[8];2
QB1[9];2
QB1[10];2
QB1[11];2
QB1[12];2
QB1[13];2
QB1[14];2
QB1[15];2
QB1[16];2
QB1[17];2
ADA0[0];1
ADA0[1];1
ADA0[2];1
ADA0[3];1
ADA0[4];1
ADA0[5];1
ADA0[6];1
ADA0[7];1
ADA0[8];1
ADA0[9];1
ADA0[10];1
ADA0[11];1
ADA0[12];1
ADA1[0];1
ADA1[1];1
ADA1[2];1
ADA1[3];1
ADA1[4];1
ADA1[5];1
ADA1[6];1
ADA1[7];1
ADA1[8];1
ADA1[9];1
ADA1[10];1
ADA1[11];1
ADA1[12];1
ADA_CAS;1
ADB0[0];1
ADB0[1];1
ADB0[2];1
ADB0[3];1
ADB0[4];1
ADB0[5];1
ADB0[6];1
ADB0[7];1
ADB0[8];1
ADB0[9];1
ADB0[10];1
ADB0[11];1
ADB0[12];1
ADB1[0];1
ADB1[1];1
ADB1[2];1
ADB1[3];1
ADB1[4];1
ADB1[5];1
ADB1[6];1
ADB1[7];1
ADB1[8];1
ADB1[9];1
ADB1[10];1
ADB1[11];1
ADB1[12];1
ADB_CAS;1
ADSA[0];1
ADSA[1];1
ADSB[0];1
ADSB[1];1
CEA[0];1
CEA[1];1
CEB[0];1
CEB[1];1
CLKA[0];1
CLKA[1];1
CLKB[0];1
CLKB[1];1
CSA[0];1
CSA[1];1
CSA[2];1
CSB[0];1
CSB[1];1
CSB[2];1
DA0[0];1
DA0[1];1
DA0[2];1
DA0[3];1
DA0[4];1
DA0[5];1
DA0[6];1
DA0[7];1
DA0[8];1
DA0[9];1
DA0[10];1
DA0[11];1
DA0[12];1
DA0[13];1
DA0[14];1
DA0[15];1
DA0[16];1
DA0[17];1
DA1[0];1
DA1[1];1
DA1[2];1
DA1[3];1
DA1[4];1
DA1[5];1
DA1[6];1
DA1[7];1
DA1[8];1
DA1[9];1
DA1[10];1
DA1[11];1
DA1[12];1
DA1[13];1
DA1[14];1
DA1[15];1
DA1[16];1
DA1[17];1
DB0[0];1
DB0[1];1
DB0[2];1
DB0[3];1
DB0[4];1
DB0[5];1
DB0[6];1
DB0[7];1
DB0[8];1
DB0[9];1
DB0[10];1
DB0[11];1
DB0[12];1
DB0[13];1
DB0[14];1
DB0[15];1
DB0[16];1
DB0[17];1
DB1[0];1
DB1[1];1
DB1[2];1
DB1[3];1
DB1[4];1
DB1[5];1
DB1[6];1
DB1[7];1
DB1[8];1
DB1[9];1
DB1[10];1
DB1[11];1
DB1[12];1
DB1[13];1
DB1[14];1
DB1[15];1
DB1[16];1
DB1[17];1
OCEA[0];1
OCEA[1];1
OCEB[0];1
OCEB[1];1
RD_NAK;1
RSTA[0];1
RSTA[1];1
RSTB[0];1
RSTB[1];1
WEA[0];1
WEA[1];1
WEB[0];1
WEB[1];1
WR_EOP;1
WR_ERR;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N99_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N53/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[15]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N69/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_4/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_33/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[18]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[23]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[16]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[30]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[25]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_35/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[19]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[21]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N564_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_37/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_38/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N73/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_39/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/penable/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[24]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_3/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N58_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_20/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N24_sum4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_12/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N61/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_1/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_25/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_5/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_6/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N19_mux15_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_6/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_3/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_21/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[31]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_19/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_2/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_9/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/N2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N102/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_8/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_5/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[20]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_1/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N564_0_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_24/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_41/LUT6_inst_perm;gopLUT6
Pin
Y0;2
Y1;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
M;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[27]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[29]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[26]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N545_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N218_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_16/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_0/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_23/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[28]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N262_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N116_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt[0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/N37_mux9_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N268_1_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N268_1_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N292_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N268_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N287_4/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N293_22_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N293_22_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_dqs_rstn/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N293_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N273/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_ack/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N293_22_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_iol_rst/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_4[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N268_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N58_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[22]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N289_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N19_mux15_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N289_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N61_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N410/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N426/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N6_mux27_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N289_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N19_mux15_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N457/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N295_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N381/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N387/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N371/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N90_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N289_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N78_mux7_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7:0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N410_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[15]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_10/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_4/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7:0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[4]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N78_mux7_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[7]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_18/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_8/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt[6]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N295_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N61_mux7_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N87_eq1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[7]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/I_GTP_DLL_copy/gopdll;gopDLL
Pin
CTRL_CODE[0];2
CTRL_CODE[1];2
CTRL_CODE[2];2
CTRL_CODE[3];2
CTRL_CODE[4];2
CTRL_CODE[5];2
CTRL_CODE[6];2
CTRL_CODE[7];2
LOCK;2
CLK;1
PWD;1
RST;1
UPDATE_N;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll;gopDLL
Pin
CTRL_CODE[0];2
CTRL_CODE[1];2
CTRL_CODE[2];2
CTRL_CODE[3];2
CTRL_CODE[4];2
CTRL_CODE[5];2
CTRL_CODE[6];2
CTRL_CODE[7];2
LOCK;2
CLK;1
PWD;1
RST;1
UPDATE_N;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0;gopDQS_DDC
Pin
CLK_R;2
DGTS;2
DQSI_DEL;2
DQS_DRIFT[0];2
DQS_DRIFT[1];2
DQS_DRIFT_STATUS;2
DRIFT_DETECT_ERR;2
GATE_OUT;2
IFIFO_RADDR[0];2
IFIFO_RADDR[1];2
IFIFO_RADDR[2];2
IFIFO_WADDR[0];2
IFIFO_WADDR[1];2
IFIFO_WADDR[2];2
RDEL_OV;2
READ_VALID;2
WCLK;2
WCLK_DEL;2
WL_OV;2
CLK_REGIONAL;1
DLL_STEP[0];1
DLL_STEP[1];1
DLL_STEP[2];1
DLL_STEP[3];1
DLL_STEP[4];1
DLL_STEP[5];1
DLL_STEP[6];1
DLL_STEP[7];1
DQSI;1
DQS_GATE_CTRL[0];1
DQS_GATE_CTRL[1];1
DQS_GATE_CTRL[2];1
DQS_GATE_CTRL[3];1
GATEI;1
GATE_IN;1
IOCLK;1
RDEL_CTRL[0];1
RDEL_CTRL[1];1
RDEL_CTRL[2];1
READ_CLK_CTRL[0];1
READ_CLK_CTRL[1];1
READ_CLK_CTRL[2];1
RST;1
RST_TRAINING_N;1
WL_CTRL[0];1
WL_CTRL[1];1
WL_CTRL[2];1
WL_STEP[0];1
WL_STEP[1];1
WL_STEP[2];1
WL_STEP[3];1
WL_STEP[4];1
WL_STEP[5];1
WL_STEP[6];1
WL_STEP[7];1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O;gopIOMDDR
Pin
DO_OUT;2
INCK;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_0;gopIOBUFDSA
Pin
IO;3
DIFFO_OUT;2
O;2
DIFFI_IN;1
I;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_1;gopIOBUFDSB
Pin
IO_B;3
DIFFI_OUT;2
DIFFO_IN;1
I;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O;gopIOMDDR
Pin
DO_OUT;2
INCK;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_1;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_2;gopIOLOTCMP
Pin
O;2
T;2
IN;1
TS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/opit_0;gopIOBUF
Pin
IO;3
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol;gopIBUFIOL
Pin
INCK;2
MO;2
OUT;2
T;2
IN;1
MI;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1;gopOBUFTIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
TO_OUT;2
IN;1
MI;1
TS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_0;gopOBUFT
Pin
O;2
I;1
MI;1
T;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL;gopOMDDR
Pin
DO_OUT;2
MO;2
PADO;2
PADT;2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
MI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate;gopCLKGATE
Pin
OUT;2
CLK;1
DIN;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate;gopCLKGATE
Pin
OUT;2
CLK;1
DIN;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv;gopCLKDIV
Pin
CLKDIV;2
CLK;1
RSTN;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO;gopIOMDDRDEL
Pin
DO_OUT;2
INCK;2
IODLY_OV;2
MO;2
OUT;2
PADO;2
PADT;2
Q[0];2
Q[1];2
Q[2];2
Q[3];2
Q[4];2
Q[5];2
Q[6];2
Q[7];2
TO_OUT;2
D[0];1
D[1];1
D[2];1
D[3];1
D[4];1
D[5];1
D[6];1
D[7];1
DESCLK;1
ICLK;1
IFIFO_RADDR[0];1
IFIFO_RADDR[1];1
IFIFO_RADDR[2];1
IFIFO_WADDR[0];1
IFIFO_WADDR[1];1
IFIFO_WADDR[2];1
IODLY_CTRL[0];1
IODLY_CTRL[1];1
IODLY_CTRL[2];1
MI;1
PADI;1
RESET;1
SERCLK;1
SYSCLK;1
T[0];1
T[1];1
T[2];1
T[3];1
TCLK;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC;gopDDRCPHY
Pin
ARPOISON_INTR_0;2
ARPOISON_INTR_1;2
ARPOISON_INTR_2;2
ARREADY_0;2
ARREADY_1;2
ARREADY_2;2
AWPOISON_INTR_0;2
AWPOISON_INTR_1;2
AWPOISON_INTR_2;2
AWREADY_0;2
AWREADY_1;2
AWREADY_2;2
BID_0[0];2
BID_0[1];2
BID_0[2];2
BID_0[3];2
BID_0[4];2
BID_0[5];2
BID_0[6];2
BID_0[7];2
BID_1[0];2
BID_1[1];2
BID_1[2];2
BID_1[3];2
BID_1[4];2
BID_1[5];2
BID_1[6];2
BID_1[7];2
BID_2[0];2
BID_2[1];2
BID_2[2];2
BID_2[3];2
BID_2[4];2
BID_2[5];2
BID_2[6];2
BID_2[7];2
BRESP_0[0];2
BRESP_0[1];2
BRESP_1[0];2
BRESP_1[1];2
BRESP_2[0];2
BRESP_2[1];2
BVALID_0;2
BVALID_1;2
BVALID_2;2
CACTIVE_0;2
CACTIVE_1;2
CACTIVE_2;2
CACTIVE_DDRC;2
CSYSACK_0;2
CSYSACK_1;2
CSYSACK_2;2
CSYSACK_DDRC;2
DDRPHY_ADDR[0];2
DDRPHY_ADDR[1];2
DDRPHY_ADDR[2];2
DDRPHY_ADDR[3];2
DDRPHY_ADDR[4];2
DDRPHY_ADDR[5];2
DDRPHY_ADDR[6];2
DDRPHY_ADDR[7];2
DDRPHY_ADDR[8];2
DDRPHY_ADDR[9];2
DDRPHY_ADDR[10];2
DDRPHY_ADDR[11];2
DDRPHY_ADDR[12];2
DDRPHY_ADDR[13];2
DDRPHY_ADDR[14];2
DDRPHY_ADDR[15];2
DDRPHY_ADDR[16];2
DDRPHY_ADDR[17];2
DDRPHY_ADDR[18];2
DDRPHY_ADDR[19];2
DDRPHY_ADDR[20];2
DDRPHY_ADDR[21];2
DDRPHY_ADDR[22];2
DDRPHY_ADDR[23];2
DDRPHY_ADDR[24];2
DDRPHY_ADDR[25];2
DDRPHY_ADDR[26];2
DDRPHY_ADDR[27];2
DDRPHY_ADDR[28];2
DDRPHY_ADDR[29];2
DDRPHY_ADDR[30];2
DDRPHY_ADDR[31];2
DDRPHY_ADDR[32];2
DDRPHY_ADDR[33];2
DDRPHY_ADDR[34];2
DDRPHY_ADDR[35];2
DDRPHY_ADDR[36];2
DDRPHY_ADDR[37];2
DDRPHY_ADDR[38];2
DDRPHY_ADDR[39];2
DDRPHY_ADDR[40];2
DDRPHY_ADDR[41];2
DDRPHY_ADDR[42];2
DDRPHY_ADDR[43];2
DDRPHY_ADDR[44];2
DDRPHY_ADDR[45];2
DDRPHY_ADDR[46];2
DDRPHY_ADDR[47];2
DDRPHY_ADDR[48];2
DDRPHY_ADDR[49];2
DDRPHY_ADDR[50];2
DDRPHY_ADDR[51];2
DDRPHY_ADDR[52];2
DDRPHY_ADDR[53];2
DDRPHY_ADDR[54];2
DDRPHY_ADDR[55];2
DDRPHY_ADDR[56];2
DDRPHY_ADDR[57];2
DDRPHY_ADDR[58];2
DDRPHY_ADDR[59];2
DDRPHY_ADDR[60];2
DDRPHY_ADDR[61];2
DDRPHY_ADDR[62];2
DDRPHY_ADDR[63];2
DDRPHY_BA[0];2
DDRPHY_BA[1];2
DDRPHY_BA[2];2
DDRPHY_BA[3];2
DDRPHY_BA[4];2
DDRPHY_BA[5];2
DDRPHY_BA[6];2
DDRPHY_BA[7];2
DDRPHY_BA[8];2
DDRPHY_BA[9];2
DDRPHY_BA[10];2
DDRPHY_BA[11];2
DDRPHY_CAS_N[0];2
DDRPHY_CAS_N[1];2
DDRPHY_CAS_N[2];2
DDRPHY_CAS_N[3];2
DDRPHY_CA_EN[0];2
DDRPHY_CA_EN[1];2
DDRPHY_CA_EN[2];2
DDRPHY_CA_EN[3];2
DDRPHY_CA_EN[4];2
DDRPHY_CA_EN[5];2
DDRPHY_CA_EN[6];2
DDRPHY_CA_EN[7];2
DDRPHY_CA_EN[8];2
DDRPHY_CA_EN[9];2
DDRPHY_CA_EN[10];2
DDRPHY_CA_EN[11];2
DDRPHY_CA_EN[12];2
DDRPHY_CA_EN[13];2
DDRPHY_CA_EN[14];2
DDRPHY_CA_EN[15];2
DDRPHY_CA_EN[16];2
DDRPHY_CA_EN[17];2
DDRPHY_CA_EN[18];2
DDRPHY_CA_EN[19];2
DDRPHY_CA_EN[20];2
DDRPHY_CA_EN[21];2
DDRPHY_CA_EN[22];2
DDRPHY_CA_EN[23];2
DDRPHY_CA_EN[24];2
DDRPHY_CA_EN[25];2
DDRPHY_CA_EN[26];2
DDRPHY_CA_EN[27];2
DDRPHY_CA_EN[28];2
DDRPHY_CA_EN[29];2
DDRPHY_CA_EN[30];2
DDRPHY_CA_EN[31];2
DDRPHY_CA_EN[32];2
DDRPHY_CA_EN[33];2
DDRPHY_CA_EN[34];2
DDRPHY_CA_EN[35];2
DDRPHY_CA_EN[36];2
DDRPHY_CA_EN[37];2
DDRPHY_CA_EN[38];2
DDRPHY_CA_EN[39];2
DDRPHY_CA_EN[40];2
DDRPHY_CA_EN[41];2
DDRPHY_CA_EN[42];2
DDRPHY_CA_EN[43];2
DDRPHY_CA_EN[44];2
DDRPHY_CA_EN[45];2
DDRPHY_CA_EN[46];2
DDRPHY_CA_EN[47];2
DDRPHY_CA_EN[48];2
DDRPHY_CA_EN[49];2
DDRPHY_CA_EN[50];2
DDRPHY_CA_EN[51];2
DDRPHY_CA_EN[52];2
DDRPHY_CA_EN[53];2
DDRPHY_CA_EN[54];2
DDRPHY_CA_EN[55];2
DDRPHY_CK[0];2
DDRPHY_CK[1];2
DDRPHY_CK[2];2
DDRPHY_CK[3];2
DDRPHY_CKE[0];2
DDRPHY_CKE[1];2
DDRPHY_CKE[2];2
DDRPHY_CKE[3];2
DDRPHY_CS_N[0];2
DDRPHY_CS_N[1];2
DDRPHY_CS_N[2];2
DDRPHY_CS_N[3];2
DDRPHY_DBG[0];2
DDRPHY_DBG[1];2
DDRPHY_DBG[2];2
DDRPHY_DBG[3];2
DDRPHY_DBG[4];2
DDRPHY_DBG[5];2
DDRPHY_DBG[6];2
DDRPHY_DBG[7];2
DDRPHY_DBG[8];2
DDRPHY_DBG[9];2
DDRPHY_DBG[10];2
DDRPHY_DBG[11];2
DDRPHY_DBG[12];2
DDRPHY_DBG[13];2
DDRPHY_DBG[14];2
DDRPHY_DBG[15];2
DDRPHY_DBG[16];2
DDRPHY_DBG[17];2
DDRPHY_DBG[18];2
DDRPHY_DBG[19];2
DDRPHY_DBG[20];2
DDRPHY_DBG[21];2
DDRPHY_DBG[22];2
DDRPHY_DBG[23];2
DDRPHY_DBG[24];2
DDRPHY_DBG[25];2
DDRPHY_DBG[26];2
DDRPHY_DBG[27];2
DDRPHY_DBG[28];2
DDRPHY_DBG[29];2
DDRPHY_DBG[30];2
DDRPHY_DBG[31];2
DDRPHY_DBG[32];2
DDRPHY_DBG[33];2
DDRPHY_DBG[34];2
DDRPHY_DBG[35];2
DDRPHY_DBG[36];2
DDRPHY_DBG[37];2
DDRPHY_DBG[38];2
DDRPHY_DBG[39];2
DDRPHY_DBG[40];2
DDRPHY_DBG[41];2
DDRPHY_DBG[42];2
DDRPHY_DBG[43];2
DDRPHY_DBG[44];2
DDRPHY_DBG[45];2
DDRPHY_DBG[46];2
DDRPHY_DBG[47];2
DDRPHY_DBG[48];2
DDRPHY_DBG[49];2
DDRPHY_DBG[50];2
DDRPHY_DBG[51];2
DDRPHY_DBG[52];2
DDRPHY_DBG[53];2
DDRPHY_DBG[54];2
DDRPHY_DBG[55];2
DDRPHY_DBG[56];2
DDRPHY_DBG[57];2
DDRPHY_DBG[58];2
DDRPHY_DBG[59];2
DDRPHY_DBG[60];2
DDRPHY_DBG[61];2
DDRPHY_DBG[62];2
DDRPHY_DBG[63];2
DDRPHY_DBG[64];2
DDRPHY_DBG[65];2
DDRPHY_DBG[66];2
DDRPHY_DBG[67];2
DDRPHY_DBG[68];2
DDRPHY_DBG[69];2
DDRPHY_DBG[70];2
DDRPHY_DBG[71];2
DDRPHY_DBG[72];2
DDRPHY_DBG[73];2
DDRPHY_DBG[74];2
DDRPHY_DBG[75];2
DDRPHY_DBG[76];2
DDRPHY_DBG[77];2
DDRPHY_DBG[78];2
DDRPHY_DBG[79];2
DDRPHY_DBG[80];2
DDRPHY_DBG[81];2
DDRPHY_DBG[82];2
DDRPHY_DBG[83];2
DDRPHY_DBG[84];2
DDRPHY_DBG[85];2
DDRPHY_DBG[86];2
DDRPHY_DBG[87];2
DDRPHY_DBG[88];2
DDRPHY_DBG[89];2
DDRPHY_DBG[90];2
DDRPHY_DBG[91];2
DDRPHY_DBG[92];2
DDRPHY_DBG[93];2
DDRPHY_DBG[94];2
DDRPHY_DBG[95];2
DDRPHY_DBG[96];2
DDRPHY_DBG[97];2
DDRPHY_DBG[98];2
DDRPHY_DBG[99];2
DDRPHY_DBG[100];2
DDRPHY_DBG[101];2
DDRPHY_DBG[102];2
DDRPHY_DBG[103];2
DDRPHY_DBG[104];2
DDRPHY_DBG[105];2
DDRPHY_DBG[106];2
DDRPHY_DBG[107];2
DDRPHY_DBG[108];2
DDRPHY_DBG[109];2
DDRPHY_DBG[110];2
DDRPHY_DBG[111];2
DDRPHY_DBG[112];2
DDRPHY_DBG[113];2
DDRPHY_DBG[114];2
DDRPHY_DBG[115];2
DDRPHY_DBG[116];2
DDRPHY_DBG[117];2
DDRPHY_DBG[118];2
DDRPHY_DBG[119];2
DDRPHY_DBG[120];2
DDRPHY_DBG[121];2
DDRPHY_DBG[122];2
DDRPHY_DBG[123];2
DDRPHY_DBG[124];2
DDRPHY_DBG[125];2
DDRPHY_DBG[126];2
DDRPHY_DBG[127];2
DDRPHY_DBG[128];2
DDRPHY_DBG[129];2
DDRPHY_DBG[130];2
DDRPHY_DBG[131];2
DDRPHY_DBG[132];2
DDRPHY_DBG[133];2
DDRPHY_DBG[134];2
DDRPHY_DBG[135];2
DDRPHY_DBG[136];2
DDRPHY_DBG[137];2
DDRPHY_DBG[138];2
DDRPHY_DBG[139];2
DDRPHY_DBG[140];2
DDRPHY_DBG[141];2
DDRPHY_DBG[142];2
DDRPHY_DBG[143];2
DDRPHY_DM_H[0];2
DDRPHY_DM_H[1];2
DDRPHY_DM_H[2];2
DDRPHY_DM_H[3];2
DDRPHY_DM_L[0];2
DDRPHY_DM_L[1];2
DDRPHY_DM_L[2];2
DDRPHY_DM_L[3];2
DDRPHY_DQS_GATE_CTRL_H[0];2
DDRPHY_DQS_GATE_CTRL_H[1];2
DDRPHY_DQS_GATE_CTRL_L[0];2
DDRPHY_DQS_GATE_CTRL_L[1];2
DDRPHY_GATEI_H;2
DDRPHY_GATEI_L;2
DDRPHY_MEM_RST;2
DDRPHY_ODT[0];2
DDRPHY_ODT[1];2
DDRPHY_ODT[2];2
DDRPHY_ODT[3];2
DDRPHY_RAS_N[0];2
DDRPHY_RAS_N[1];2
DDRPHY_RAS_N[2];2
DDRPHY_RAS_N[3];2
DDRPHY_RDQS_STEP_H[0];2
DDRPHY_RDQS_STEP_H[1];2
DDRPHY_RDQS_STEP_H[2];2
DDRPHY_RDQS_STEP_L[0];2
DDRPHY_RDQS_STEP_L[1];2
DDRPHY_RDQS_STEP_L[2];2
DDRPHY_READ_CLK_CTRL_H[0];2
DDRPHY_READ_CLK_CTRL_H[1];2
DDRPHY_READ_CLK_CTRL_H[2];2
DDRPHY_READ_CLK_CTRL_L[0];2
DDRPHY_READ_CLK_CTRL_L[1];2
DDRPHY_READ_CLK_CTRL_L[2];2
DDRPHY_RST_REQ;2
DDRPHY_UPDATE_DONE;2
DDRPHY_WDATA_H[0];2
DDRPHY_WDATA_H[1];2
DDRPHY_WDATA_H[2];2
DDRPHY_WDATA_H[3];2
DDRPHY_WDATA_H[4];2
DDRPHY_WDATA_H[5];2
DDRPHY_WDATA_H[6];2
DDRPHY_WDATA_H[7];2
DDRPHY_WDATA_H[8];2
DDRPHY_WDATA_H[9];2
DDRPHY_WDATA_H[10];2
DDRPHY_WDATA_H[11];2
DDRPHY_WDATA_H[12];2
DDRPHY_WDATA_H[13];2
DDRPHY_WDATA_H[14];2
DDRPHY_WDATA_H[15];2
DDRPHY_WDATA_H[16];2
DDRPHY_WDATA_H[17];2
DDRPHY_WDATA_H[18];2
DDRPHY_WDATA_H[19];2
DDRPHY_WDATA_H[20];2
DDRPHY_WDATA_H[21];2
DDRPHY_WDATA_H[22];2
DDRPHY_WDATA_H[23];2
DDRPHY_WDATA_H[24];2
DDRPHY_WDATA_H[25];2
DDRPHY_WDATA_H[26];2
DDRPHY_WDATA_H[27];2
DDRPHY_WDATA_H[28];2
DDRPHY_WDATA_H[29];2
DDRPHY_WDATA_H[30];2
DDRPHY_WDATA_H[31];2
DDRPHY_WDATA_L[0];2
DDRPHY_WDATA_L[1];2
DDRPHY_WDATA_L[2];2
DDRPHY_WDATA_L[3];2
DDRPHY_WDATA_L[4];2
DDRPHY_WDATA_L[5];2
DDRPHY_WDATA_L[6];2
DDRPHY_WDATA_L[7];2
DDRPHY_WDATA_L[8];2
DDRPHY_WDATA_L[9];2
DDRPHY_WDATA_L[10];2
DDRPHY_WDATA_L[11];2
DDRPHY_WDATA_L[12];2
DDRPHY_WDATA_L[13];2
DDRPHY_WDATA_L[14];2
DDRPHY_WDATA_L[15];2
DDRPHY_WDATA_L[16];2
DDRPHY_WDATA_L[17];2
DDRPHY_WDATA_L[18];2
DDRPHY_WDATA_L[19];2
DDRPHY_WDATA_L[20];2
DDRPHY_WDATA_L[21];2
DDRPHY_WDATA_L[22];2
DDRPHY_WDATA_L[23];2
DDRPHY_WDATA_L[24];2
DDRPHY_WDATA_L[25];2
DDRPHY_WDATA_L[26];2
DDRPHY_WDATA_L[27];2
DDRPHY_WDATA_L[28];2
DDRPHY_WDATA_L[29];2
DDRPHY_WDATA_L[30];2
DDRPHY_WDATA_L[31];2
DDRPHY_WDQS_EN_H[0];2
DDRPHY_WDQS_EN_H[1];2
DDRPHY_WDQS_EN_L[0];2
DDRPHY_WDQS_EN_L[1];2
DDRPHY_WDQS_H[0];2
DDRPHY_WDQS_H[1];2
DDRPHY_WDQS_H[2];2
DDRPHY_WDQS_H[3];2
DDRPHY_WDQS_L[0];2
DDRPHY_WDQS_L[1];2
DDRPHY_WDQS_L[2];2
DDRPHY_WDQS_L[3];2
DDRPHY_WEN_H[0];2
DDRPHY_WEN_H[1];2
DDRPHY_WEN_H[2];2
DDRPHY_WEN_H[3];2
DDRPHY_WEN_H[4];2
DDRPHY_WEN_H[5];2
DDRPHY_WEN_H[6];2
DDRPHY_WEN_H[7];2
DDRPHY_WEN_H[8];2
DDRPHY_WEN_H[9];2
DDRPHY_WEN_H[10];2
DDRPHY_WEN_H[11];2
DDRPHY_WEN_H[12];2
DDRPHY_WEN_H[13];2
DDRPHY_WEN_H[14];2
DDRPHY_WEN_H[15];2
DDRPHY_WEN_L[0];2
DDRPHY_WEN_L[1];2
DDRPHY_WEN_L[2];2
DDRPHY_WEN_L[3];2
DDRPHY_WEN_L[4];2
DDRPHY_WEN_L[5];2
DDRPHY_WEN_L[6];2
DDRPHY_WEN_L[7];2
DDRPHY_WEN_L[8];2
DDRPHY_WEN_L[9];2
DDRPHY_WEN_L[10];2
DDRPHY_WEN_L[11];2
DDRPHY_WEN_L[12];2
DDRPHY_WEN_L[13];2
DDRPHY_WEN_L[14];2
DDRPHY_WEN_L[15];2
DDRPHY_WE_N[0];2
DDRPHY_WE_N[1];2
DDRPHY_WE_N[2];2
DDRPHY_WE_N[3];2
DDRPHY_WL_CTRL_H[0];2
DDRPHY_WL_CTRL_H[1];2
DDRPHY_WL_CTRL_H[2];2
DDRPHY_WL_CTRL_L[0];2
DDRPHY_WL_CTRL_L[1];2
DDRPHY_WL_CTRL_L[2];2
DDRPHY_WL_STEP_H[0];2
DDRPHY_WL_STEP_H[1];2
DDRPHY_WL_STEP_H[2];2
DDRPHY_WL_STEP_H[3];2
DDRPHY_WL_STEP_H[4];2
DDRPHY_WL_STEP_H[5];2
DDRPHY_WL_STEP_H[6];2
DDRPHY_WL_STEP_H[7];2
DDRPHY_WL_STEP_L[0];2
DDRPHY_WL_STEP_L[1];2
DDRPHY_WL_STEP_L[2];2
DDRPHY_WL_STEP_L[3];2
DDRPHY_WL_STEP_L[4];2
DDRPHY_WL_STEP_L[5];2
DDRPHY_WL_STEP_L[6];2
DDRPHY_WL_STEP_L[7];2
DFI_CTRLUPD_ACK;2
DFI_ERROR;2
DFI_ERROR_INFO[0];2
DFI_ERROR_INFO[1];2
DFI_ERROR_INFO[2];2
DFI_LP_ACK;2
DFI_PHYUPD_REQ;2
DFI_PHYUPD_TYPE[0];2
DFI_PHYUPD_TYPE[1];2
DFI_RDDATA[0];2
DFI_RDDATA[1];2
DFI_RDDATA[2];2
DFI_RDDATA[3];2
DFI_RDDATA[4];2
DFI_RDDATA[5];2
DFI_RDDATA[6];2
DFI_RDDATA[7];2
DFI_RDDATA[8];2
DFI_RDDATA[9];2
DFI_RDDATA[10];2
DFI_RDDATA[11];2
DFI_RDDATA[12];2
DFI_RDDATA[13];2
DFI_RDDATA[14];2
DFI_RDDATA[15];2
DFI_RDDATA[16];2
DFI_RDDATA[17];2
DFI_RDDATA[18];2
DFI_RDDATA[19];2
DFI_RDDATA[20];2
DFI_RDDATA[21];2
DFI_RDDATA[22];2
DFI_RDDATA[23];2
DFI_RDDATA[24];2
DFI_RDDATA[25];2
DFI_RDDATA[26];2
DFI_RDDATA[27];2
DFI_RDDATA[28];2
DFI_RDDATA[29];2
DFI_RDDATA[30];2
DFI_RDDATA[31];2
DFI_RDDATA[32];2
DFI_RDDATA[33];2
DFI_RDDATA[34];2
DFI_RDDATA[35];2
DFI_RDDATA[36];2
DFI_RDDATA[37];2
DFI_RDDATA[38];2
DFI_RDDATA[39];2
DFI_RDDATA[40];2
DFI_RDDATA[41];2
DFI_RDDATA[42];2
DFI_RDDATA[43];2
DFI_RDDATA[44];2
DFI_RDDATA[45];2
DFI_RDDATA[46];2
DFI_RDDATA[47];2
DFI_RDDATA[48];2
DFI_RDDATA[49];2
DFI_RDDATA[50];2
DFI_RDDATA[51];2
DFI_RDDATA[52];2
DFI_RDDATA[53];2
DFI_RDDATA[54];2
DFI_RDDATA[55];2
DFI_RDDATA[56];2
DFI_RDDATA[57];2
DFI_RDDATA[58];2
DFI_RDDATA[59];2
DFI_RDDATA[60];2
DFI_RDDATA[61];2
DFI_RDDATA[62];2
DFI_RDDATA[63];2
DFI_RDDATA_VALID[0];2
DFI_RDDATA_VALID[1];2
DFI_RDDATA_VALID[2];2
DFI_RDDATA_VALID[3];2
DIAG_SCAN_OUT;2
DLL_CLK_INPUT;2
DLL_FREEZE;2
DLL_UPDATE_REQ;2
DQS_CLK_REGIONAL[0];2
DQS_CLK_REGIONAL[1];2
DQS_CLK_REGIONAL[2];2
DQS_CLK_REGIONAL[3];2
DQS_CLK_REGIONAL[4];2
DQS_DQS_GATE_CTRL[0];2
DQS_DQS_GATE_CTRL[1];2
DQS_DQS_GATE_CTRL[2];2
DQS_DQS_GATE_CTRL[3];2
DQS_DQS_GATE_CTRL[4];2
DQS_DQS_GATE_CTRL[5];2
DQS_DQS_GATE_CTRL[6];2
DQS_DQS_GATE_CTRL[7];2
DQS_DQS_GATE_CTRL[8];2
DQS_DQS_GATE_CTRL[9];2
DQS_DQS_GATE_CTRL[10];2
DQS_DQS_GATE_CTRL[11];2
DQS_DQS_GATE_CTRL_TF2[0];2
DQS_DQS_GATE_CTRL_TF2[1];2
DQS_DQS_GATE_CTRL_TF2[2];2
DQS_DQS_GATE_CTRL_TF2[3];2
DQS_GATEI[0];2
DQS_GATEI[1];2
DQS_GATEI[2];2
DQS_RDEL_CTRL[0];2
DQS_RDEL_CTRL[1];2
DQS_RDEL_CTRL[2];2
DQS_RDEL_CTRL[3];2
DQS_RDEL_CTRL[4];2
DQS_RDEL_CTRL[5];2
DQS_RDEL_CTRL[6];2
DQS_RDEL_CTRL[7];2
DQS_RDEL_CTRL[8];2
DQS_READ_CLK_CTRL[0];2
DQS_READ_CLK_CTRL[1];2
DQS_READ_CLK_CTRL[2];2
DQS_READ_CLK_CTRL[3];2
DQS_READ_CLK_CTRL[4];2
DQS_READ_CLK_CTRL[5];2
DQS_READ_CLK_CTRL[6];2
DQS_READ_CLK_CTRL[7];2
DQS_READ_CLK_CTRL[8];2
DQS_RST[0];2
DQS_RST[1];2
DQS_RST[2];2
DQS_RST[3];2
DQS_RST[4];2
DQS_RST_TRAINING_N[0];2
DQS_RST_TRAINING_N[1];2
DQS_RST_TRAINING_N[2];2
DQS_RST_TRAINING_N[3];2
DQS_RST_TRAINING_N[4];2
DQS_WL_CTRL[0];2
DQS_WL_CTRL[1];2
DQS_WL_CTRL[2];2
DQS_WL_CTRL[3];2
DQS_WL_CTRL[4];2
DQS_WL_CTRL[5];2
DQS_WL_CTRL[6];2
DQS_WL_CTRL[7];2
DQS_WL_CTRL[8];2
DQS_WL_STEP[0];2
DQS_WL_STEP[1];2
DQS_WL_STEP[2];2
DQS_WL_STEP[3];2
DQS_WL_STEP[4];2
DQS_WL_STEP[5];2
DQS_WL_STEP[6];2
DQS_WL_STEP[7];2
DQS_WL_STEP[8];2
DQS_WL_STEP[9];2
DQS_WL_STEP[10];2
DQS_WL_STEP[11];2
DQS_WL_STEP[12];2
DQS_WL_STEP[13];2
DQS_WL_STEP[14];2
DQS_WL_STEP[15];2
DQS_WL_STEP[16];2
DQS_WL_STEP[17];2
DQS_WL_STEP[18];2
DQS_WL_STEP[19];2
DQS_WL_STEP[20];2
DQS_WL_STEP[21];2
DQS_WL_STEP[22];2
DQS_WL_STEP[23];2
FAIL_H;2
HPR_CREDIT_CNT[0];2
HPR_CREDIT_CNT[1];2
HPR_CREDIT_CNT[2];2
HPR_CREDIT_CNT[3];2
HPR_CREDIT_CNT[4];2
HPR_CREDIT_CNT[5];2
HPR_CREDIT_CNT[6];2
IOL_CE[0];2
IOL_CE[1];2
IOL_CE[2];2
IOL_CE[3];2
IOL_CE[4];2
IOL_CE[5];2
IOL_CE[6];2
IOL_CE[7];2
IOL_CE[8];2
IOL_CE[9];2
IOL_CE[10];2
IOL_CE[11];2
IOL_CE[12];2
IOL_CE[13];2
IOL_CE[14];2
IOL_CE[15];2
IOL_CE[16];2
IOL_CE[17];2
IOL_CE[18];2
IOL_CE[19];2
IOL_CE[20];2
IOL_CE[21];2
IOL_CE[22];2
IOL_CE[23];2
IOL_CE[24];2
IOL_CE[25];2
IOL_CE[26];2
IOL_CE[27];2
IOL_CE[28];2
IOL_CE[29];2
IOL_CE[30];2
IOL_CE[31];2
IOL_CE[32];2
IOL_CE[33];2
IOL_CE[34];2
IOL_CE[35];2
IOL_CE[36];2
IOL_CE[37];2
IOL_CE[38];2
IOL_CE[39];2
IOL_CE[40];2
IOL_CE[41];2
IOL_CE[42];2
IOL_CE[43];2
IOL_CE[44];2
IOL_CE[45];2
IOL_CE[46];2
IOL_CE[47];2
IOL_CE[48];2
IOL_CE[49];2
IOL_CE[50];2
IOL_CE[51];2
IOL_CE[52];2
IOL_CE[53];2
IOL_CE[54];2
IOL_CE[55];2
IOL_CE[56];2
IOL_CE[57];2
IOL_CE[58];2
IOL_CE[59];2
IOL_CLK_SYS[0];2
IOL_CLK_SYS[1];2
IOL_CLK_SYS[2];2
IOL_CLK_SYS[3];2
IOL_CLK_SYS[4];2
IOL_CLK_SYS[5];2
IOL_CLK_SYS[6];2
IOL_CLK_SYS[7];2
IOL_CLK_SYS[8];2
IOL_CLK_SYS[9];2
IOL_CLK_SYS[10];2
IOL_CLK_SYS[11];2
IOL_CLK_SYS[12];2
IOL_CLK_SYS[13];2
IOL_CLK_SYS[14];2
IOL_CLK_SYS[15];2
IOL_CLK_SYS[16];2
IOL_CLK_SYS[17];2
IOL_CLK_SYS[18];2
IOL_CLK_SYS[19];2
IOL_CLK_SYS[20];2
IOL_CLK_SYS[21];2
IOL_CLK_SYS[22];2
IOL_CLK_SYS[23];2
IOL_CLK_SYS[24];2
IOL_CLK_SYS[25];2
IOL_CLK_SYS[26];2
IOL_CLK_SYS[27];2
IOL_CLK_SYS[28];2
IOL_CLK_SYS[29];2
IOL_CLK_SYS[30];2
IOL_CLK_SYS[31];2
IOL_CLK_SYS[32];2
IOL_CLK_SYS[33];2
IOL_CLK_SYS[34];2
IOL_CLK_SYS[35];2
IOL_CLK_SYS[36];2
IOL_CLK_SYS[37];2
IOL_CLK_SYS[38];2
IOL_CLK_SYS[39];2
IOL_CLK_SYS[40];2
IOL_CLK_SYS[41];2
IOL_CLK_SYS[42];2
IOL_CLK_SYS[43];2
IOL_CLK_SYS[44];2
IOL_CLK_SYS[45];2
IOL_CLK_SYS[46];2
IOL_CLK_SYS[47];2
IOL_CLK_SYS[48];2
IOL_CLK_SYS[49];2
IOL_CLK_SYS[50];2
IOL_CLK_SYS[51];2
IOL_CLK_SYS[52];2
IOL_CLK_SYS[53];2
IOL_CLK_SYS[54];2
IOL_CLK_SYS[55];2
IOL_CLK_SYS[56];2
IOL_CLK_SYS[57];2
IOL_CLK_SYS[58];2
IOL_CLK_SYS[59];2
IOL_IODLY_CTRL[0];2
IOL_IODLY_CTRL[1];2
IOL_IODLY_CTRL[2];2
IOL_IODLY_CTRL[3];2
IOL_IODLY_CTRL[4];2
IOL_IODLY_CTRL[5];2
IOL_IODLY_CTRL[6];2
IOL_IODLY_CTRL[7];2
IOL_IODLY_CTRL[8];2
IOL_IODLY_CTRL[9];2
IOL_IODLY_CTRL[10];2
IOL_IODLY_CTRL[11];2
IOL_IODLY_CTRL[12];2
IOL_IODLY_CTRL[13];2
IOL_IODLY_CTRL[14];2
IOL_IODLY_CTRL[15];2
IOL_IODLY_CTRL[16];2
IOL_IODLY_CTRL[17];2
IOL_IODLY_CTRL[18];2
IOL_IODLY_CTRL[19];2
IOL_IODLY_CTRL[20];2
IOL_IODLY_CTRL[21];2
IOL_IODLY_CTRL[22];2
IOL_IODLY_CTRL[23];2
IOL_IODLY_CTRL[24];2
IOL_IODLY_CTRL[25];2
IOL_IODLY_CTRL[26];2
IOL_IODLY_CTRL[27];2
IOL_IODLY_CTRL[28];2
IOL_IODLY_CTRL[29];2
IOL_IODLY_CTRL[30];2
IOL_IODLY_CTRL[31];2
IOL_IODLY_CTRL[32];2
IOL_IODLY_CTRL[33];2
IOL_IODLY_CTRL[34];2
IOL_IODLY_CTRL[35];2
IOL_IODLY_CTRL[36];2
IOL_IODLY_CTRL[37];2
IOL_IODLY_CTRL[38];2
IOL_IODLY_CTRL[39];2
IOL_IODLY_CTRL[40];2
IOL_IODLY_CTRL[41];2
IOL_IODLY_CTRL[42];2
IOL_IODLY_CTRL[43];2
IOL_IODLY_CTRL[44];2
IOL_IODLY_CTRL[45];2
IOL_IODLY_CTRL[46];2
IOL_IODLY_CTRL[47];2
IOL_IODLY_CTRL[48];2
IOL_IODLY_CTRL[49];2
IOL_IODLY_CTRL[50];2
IOL_IODLY_CTRL[51];2
IOL_IODLY_CTRL[52];2
IOL_IODLY_CTRL[53];2
IOL_IODLY_CTRL[54];2
IOL_IODLY_CTRL[55];2
IOL_IODLY_CTRL[56];2
IOL_IODLY_CTRL[57];2
IOL_IODLY_CTRL[58];2
IOL_IODLY_CTRL[59];2
IOL_IODLY_CTRL[60];2
IOL_IODLY_CTRL[61];2
IOL_IODLY_CTRL[62];2
IOL_IODLY_CTRL[63];2
IOL_IODLY_CTRL[64];2
IOL_IODLY_CTRL[65];2
IOL_IODLY_CTRL[66];2
IOL_IODLY_CTRL[67];2
IOL_IODLY_CTRL[68];2
IOL_IODLY_CTRL[69];2
IOL_IODLY_CTRL[70];2
IOL_IODLY_CTRL[71];2
IOL_IODLY_CTRL[72];2
IOL_IODLY_CTRL[73];2
IOL_IODLY_CTRL[74];2
IOL_IODLY_CTRL[75];2
IOL_IODLY_CTRL[76];2
IOL_IODLY_CTRL[77];2
IOL_IODLY_CTRL[78];2
IOL_IODLY_CTRL[79];2
IOL_IODLY_CTRL[80];2
IOL_IODLY_CTRL[81];2
IOL_IODLY_CTRL[82];2
IOL_IODLY_CTRL[83];2
IOL_IODLY_CTRL[84];2
IOL_IODLY_CTRL[85];2
IOL_IODLY_CTRL[86];2
IOL_IODLY_CTRL[87];2
IOL_IODLY_CTRL[88];2
IOL_IODLY_CTRL[89];2
IOL_IODLY_CTRL[90];2
IOL_IODLY_CTRL[91];2
IOL_IODLY_CTRL[92];2
IOL_IODLY_CTRL[93];2
IOL_IODLY_CTRL[94];2
IOL_IODLY_CTRL[95];2
IOL_IODLY_CTRL[96];2
IOL_IODLY_CTRL[97];2
IOL_IODLY_CTRL[98];2
IOL_IODLY_CTRL[99];2
IOL_IODLY_CTRL[100];2
IOL_IODLY_CTRL[101];2
IOL_IODLY_CTRL[102];2
IOL_IODLY_CTRL[103];2
IOL_IODLY_CTRL[104];2
IOL_IODLY_CTRL[105];2
IOL_IODLY_CTRL[106];2
IOL_IODLY_CTRL[107];2
IOL_IODLY_CTRL[108];2
IOL_IODLY_CTRL[109];2
IOL_IODLY_CTRL[110];2
IOL_IODLY_CTRL[111];2
IOL_IODLY_CTRL[112];2
IOL_IODLY_CTRL[113];2
IOL_IODLY_CTRL[114];2
IOL_IODLY_CTRL[115];2
IOL_IODLY_CTRL[116];2
IOL_IODLY_CTRL[117];2
IOL_IODLY_CTRL[118];2
IOL_IODLY_CTRL[119];2
IOL_IODLY_CTRL[120];2
IOL_IODLY_CTRL[121];2
IOL_IODLY_CTRL[122];2
IOL_IODLY_CTRL[123];2
IOL_IODLY_CTRL[124];2
IOL_IODLY_CTRL[125];2
IOL_IODLY_CTRL[126];2
IOL_IODLY_CTRL[127];2
IOL_IODLY_CTRL[128];2
IOL_IODLY_CTRL[129];2
IOL_IODLY_CTRL[130];2
IOL_IODLY_CTRL[131];2
IOL_IODLY_CTRL[132];2
IOL_IODLY_CTRL[133];2
IOL_IODLY_CTRL[134];2
IOL_IODLY_CTRL[135];2
IOL_IODLY_CTRL[136];2
IOL_IODLY_CTRL[137];2
IOL_IODLY_CTRL[138];2
IOL_IODLY_CTRL[139];2
IOL_IODLY_CTRL[140];2
IOL_IODLY_CTRL[141];2
IOL_IODLY_CTRL[142];2
IOL_IODLY_CTRL[143];2
IOL_IODLY_CTRL[144];2
IOL_IODLY_CTRL[145];2
IOL_IODLY_CTRL[146];2
IOL_IODLY_CTRL[147];2
IOL_IODLY_CTRL[148];2
IOL_IODLY_CTRL[149];2
IOL_IODLY_CTRL[150];2
IOL_IODLY_CTRL[151];2
IOL_IODLY_CTRL[152];2
IOL_IODLY_CTRL[153];2
IOL_IODLY_CTRL[154];2
IOL_IODLY_CTRL[155];2
IOL_IODLY_CTRL[156];2
IOL_IODLY_CTRL[157];2
IOL_IODLY_CTRL[158];2
IOL_IODLY_CTRL[159];2
IOL_IODLY_CTRL[160];2
IOL_IODLY_CTRL[161];2
IOL_IODLY_CTRL[162];2
IOL_IODLY_CTRL[163];2
IOL_IODLY_CTRL[164];2
IOL_IODLY_CTRL[165];2
IOL_IODLY_CTRL[166];2
IOL_IODLY_CTRL[167];2
IOL_IODLY_CTRL[168];2
IOL_IODLY_CTRL[169];2
IOL_IODLY_CTRL[170];2
IOL_IODLY_CTRL[171];2
IOL_IODLY_CTRL[172];2
IOL_IODLY_CTRL[173];2
IOL_IODLY_CTRL[174];2
IOL_IODLY_CTRL[175];2
IOL_IODLY_CTRL[176];2
IOL_IODLY_CTRL[177];2
IOL_IODLY_CTRL[178];2
IOL_IODLY_CTRL[179];2
IOL_LRS[0];2
IOL_LRS[1];2
IOL_LRS[2];2
IOL_LRS[3];2
IOL_LRS[4];2
IOL_LRS[5];2
IOL_LRS[6];2
IOL_LRS[7];2
IOL_LRS[8];2
IOL_LRS[9];2
IOL_LRS[10];2
IOL_LRS[11];2
IOL_LRS[12];2
IOL_LRS[13];2
IOL_LRS[14];2
IOL_LRS[15];2
IOL_LRS[16];2
IOL_LRS[17];2
IOL_LRS[18];2
IOL_LRS[19];2
IOL_LRS[20];2
IOL_LRS[21];2
IOL_LRS[22];2
IOL_LRS[23];2
IOL_LRS[24];2
IOL_LRS[25];2
IOL_LRS[26];2
IOL_LRS[27];2
IOL_LRS[28];2
IOL_LRS[29];2
IOL_LRS[30];2
IOL_LRS[31];2
IOL_LRS[32];2
IOL_LRS[33];2
IOL_LRS[34];2
IOL_LRS[35];2
IOL_LRS[36];2
IOL_LRS[37];2
IOL_LRS[38];2
IOL_LRS[39];2
IOL_LRS[40];2
IOL_LRS[41];2
IOL_LRS[42];2
IOL_LRS[43];2
IOL_LRS[44];2
IOL_LRS[45];2
IOL_LRS[46];2
IOL_LRS[47];2
IOL_LRS[48];2
IOL_LRS[49];2
IOL_LRS[50];2
IOL_LRS[51];2
IOL_LRS[52];2
IOL_LRS[53];2
IOL_LRS[54];2
IOL_LRS[55];2
IOL_LRS[56];2
IOL_LRS[57];2
IOL_LRS[58];2
IOL_LRS[59];2
IOL_MIPI_SW_DYN_I[0];2
IOL_MIPI_SW_DYN_I[1];2
IOL_MIPI_SW_DYN_I[2];2
IOL_MIPI_SW_DYN_I[3];2
IOL_MIPI_SW_DYN_I[4];2
IOL_MIPI_SW_DYN_I[5];2
IOL_MIPI_SW_DYN_I[6];2
IOL_MIPI_SW_DYN_I[7];2
IOL_MIPI_SW_DYN_I[8];2
IOL_MIPI_SW_DYN_I[9];2
IOL_MIPI_SW_DYN_I[10];2
IOL_MIPI_SW_DYN_I[11];2
IOL_MIPI_SW_DYN_I[12];2
IOL_MIPI_SW_DYN_I[13];2
IOL_MIPI_SW_DYN_I[14];2
IOL_MIPI_SW_DYN_I[15];2
IOL_MIPI_SW_DYN_I[16];2
IOL_MIPI_SW_DYN_I[17];2
IOL_MIPI_SW_DYN_I[18];2
IOL_MIPI_SW_DYN_I[19];2
IOL_MIPI_SW_DYN_I[20];2
IOL_MIPI_SW_DYN_I[21];2
IOL_MIPI_SW_DYN_I[22];2
IOL_MIPI_SW_DYN_I[23];2
IOL_MIPI_SW_DYN_I[24];2
IOL_MIPI_SW_DYN_I[25];2
IOL_MIPI_SW_DYN_I[26];2
IOL_MIPI_SW_DYN_I[27];2
IOL_MIPI_SW_DYN_I[28];2
IOL_MIPI_SW_DYN_I[29];2
IOL_MIPI_SW_DYN_I[30];2
IOL_MIPI_SW_DYN_I[31];2
IOL_MIPI_SW_DYN_I[32];2
IOL_MIPI_SW_DYN_I[33];2
IOL_MIPI_SW_DYN_I[34];2
IOL_MIPI_SW_DYN_I[35];2
IOL_MIPI_SW_DYN_I[36];2
IOL_MIPI_SW_DYN_I[37];2
IOL_MIPI_SW_DYN_I[38];2
IOL_MIPI_SW_DYN_I[39];2
IOL_MIPI_SW_DYN_I[40];2
IOL_MIPI_SW_DYN_I[41];2
IOL_MIPI_SW_DYN_I[42];2
IOL_MIPI_SW_DYN_I[43];2
IOL_MIPI_SW_DYN_I[44];2
IOL_MIPI_SW_DYN_I[45];2
IOL_MIPI_SW_DYN_I[46];2
IOL_MIPI_SW_DYN_I[47];2
IOL_MIPI_SW_DYN_I[48];2
IOL_MIPI_SW_DYN_I[49];2
IOL_MIPI_SW_DYN_I[50];2
IOL_MIPI_SW_DYN_I[51];2
IOL_MIPI_SW_DYN_I[52];2
IOL_MIPI_SW_DYN_I[53];2
IOL_MIPI_SW_DYN_I[54];2
IOL_MIPI_SW_DYN_I[55];2
IOL_MIPI_SW_DYN_I[56];2
IOL_MIPI_SW_DYN_I[57];2
IOL_MIPI_SW_DYN_I[58];2
IOL_MIPI_SW_DYN_I[59];2
IOL_TS_CTRL_TF2[0];2
IOL_TS_CTRL_TF2[1];2
IOL_TS_CTRL_TF2[2];2
IOL_TS_CTRL_TF2[3];2
IOL_TS_CTRL_TF2[4];2
IOL_TS_CTRL_TF2[5];2
IOL_TS_CTRL_TF2[6];2
IOL_TS_CTRL_TF2[7];2
IOL_TS_CTRL_TF2[8];2
IOL_TS_CTRL_TF2[9];2
IOL_TS_CTRL_TF2[10];2
IOL_TS_CTRL_TF2[11];2
IOL_TS_CTRL_TF2[12];2
IOL_TS_CTRL_TF2[13];2
IOL_TS_CTRL_TF2[14];2
IOL_TS_CTRL_TF2[15];2
IOL_TS_CTRL_TF2[16];2
IOL_TS_CTRL_TF2[17];2
IOL_TS_CTRL_TF2[18];2
IOL_TS_CTRL_TF2[19];2
IOL_TS_CTRL_TF2[20];2
IOL_TS_CTRL_TF2[21];2
IOL_TS_CTRL_TF2[22];2
IOL_TS_CTRL_TF2[23];2
IOL_TS_CTRL_TF2[24];2
IOL_TS_CTRL_TF2[25];2
IOL_TS_CTRL_TF2[26];2
IOL_TS_CTRL_TF2[27];2
IOL_TS_CTRL_TF2[28];2
IOL_TS_CTRL_TF2[29];2
IOL_TS_CTRL_TF2[30];2
IOL_TS_CTRL_TF2[31];2
IOL_TS_CTRL_TF2[32];2
IOL_TS_CTRL_TF2[33];2
IOL_TS_CTRL_TF2[34];2
IOL_TS_CTRL_TF2[35];2
IOL_TS_CTRL_TF2[36];2
IOL_TS_CTRL_TF2[37];2
IOL_TS_CTRL_TF2[38];2
IOL_TS_CTRL_TF2[39];2
IOL_TS_CTRL_TF2[40];2
IOL_TS_CTRL_TF2[41];2
IOL_TS_CTRL_TF2[42];2
IOL_TS_CTRL_TF2[43];2
IOL_TS_CTRL_TF2[44];2
IOL_TS_CTRL_TF2[45];2
IOL_TS_CTRL_TF2[46];2
IOL_TS_CTRL_TF2[47];2
IOL_TS_CTRL_TF2[48];2
IOL_TS_CTRL_TF2[49];2
IOL_TS_CTRL_TF2[50];2
IOL_TS_CTRL_TF2[51];2
IOL_TS_CTRL_TF2[52];2
IOL_TS_CTRL_TF2[53];2
IOL_TS_CTRL_TF2[54];2
IOL_TS_CTRL_TF2[55];2
IOL_TS_CTRL_TF2[56];2
IOL_TS_CTRL_TF2[57];2
IOL_TS_CTRL_TF2[58];2
IOL_TS_CTRL_TF2[59];2
IOL_TS_CTRL_TF2[60];2
IOL_TS_CTRL_TF2[61];2
IOL_TS_CTRL_TF2[62];2
IOL_TS_CTRL_TF2[63];2
IOL_TS_CTRL_TF2[64];2
IOL_TS_CTRL_TF2[65];2
IOL_TS_CTRL_TF2[66];2
IOL_TS_CTRL_TF2[67];2
IOL_TS_CTRL_TF2[68];2
IOL_TS_CTRL_TF2[69];2
IOL_TS_CTRL_TF2[70];2
IOL_TS_CTRL_TF2[71];2
IOL_TS_CTRL_TF2[72];2
IOL_TS_CTRL_TF2[73];2
IOL_TS_CTRL_TF2[74];2
IOL_TS_CTRL_TF2[75];2
IOL_TS_CTRL_TF2[76];2
IOL_TS_CTRL_TF2[77];2
IOL_TS_CTRL_TF2[78];2
IOL_TS_CTRL_TF2[79];2
IOL_TS_CTRL_TF2[80];2
IOL_TS_CTRL_TF2[81];2
IOL_TS_CTRL_TF2[82];2
IOL_TS_CTRL_TF2[83];2
IOL_TS_CTRL_TF2[84];2
IOL_TS_CTRL_TF2[85];2
IOL_TS_CTRL_TF2[86];2
IOL_TS_CTRL_TF2[87];2
IOL_TS_CTRL_TF2[88];2
IOL_TS_CTRL_TF2[89];2
IOL_TS_CTRL_TF2[90];2
IOL_TS_CTRL_TF2[91];2
IOL_TS_CTRL_TF3[0];2
IOL_TS_CTRL_TF3[1];2
IOL_TS_CTRL_TF3[2];2
IOL_TS_CTRL_TF4[0];2
IOL_TS_CTRL_TF4[1];2
IOL_TS_CTRL_TF4[2];2
IOL_TS_CTRL_TF4[3];2
IOL_TS_CTRL_TF4[4];2
IOL_TS_CTRL_TF4[5];2
IOL_TS_CTRL_TF4[6];2
IOL_TS_CTRL_TF4[7];2
IOL_TS_CTRL_TF4[8];2
IOL_TS_CTRL_TF4[9];2
IOL_TS_CTRL_TF4[10];2
IOL_TS_CTRL_TF4[11];2
IOL_TS_CTRL_TF4[12];2
IOL_TS_CTRL_TF4[13];2
IOL_TS_CTRL_TF4[14];2
IOL_TS_CTRL_TF4[15];2
IOL_TS_CTRL_TF4[16];2
IOL_TS_CTRL_TF4[17];2
IOL_TS_CTRL_TF4[18];2
IOL_TS_CTRL_TF4[19];2
IOL_TS_CTRL_TF4[20];2
IOL_TS_CTRL_TF4[21];2
IOL_TS_CTRL_TF4[22];2
IOL_TS_CTRL_TF4[23];2
IOL_TS_CTRL_TF4[24];2
IOL_TS_CTRL_TF4[25];2
IOL_TS_CTRL_TF4[26];2
IOL_TS_CTRL_TF4[27];2
IOL_TS_CTRL_TF4[28];2
IOL_TS_CTRL_TF4[29];2
IOL_TS_CTRL_TF4[30];2
IOL_TS_CTRL_TF4[31];2
IOL_TS_CTRL_TF4[32];2
IOL_TS_CTRL_TF4[33];2
IOL_TS_CTRL_TF4[34];2
IOL_TS_CTRL_TF4[35];2
IOL_TS_CTRL_TF4[36];2
IOL_TS_CTRL_TF4[37];2
IOL_TS_CTRL_TF4[38];2
IOL_TS_CTRL_TF4[39];2
IOL_TS_CTRL_TF4[40];2
IOL_TS_CTRL_TF4[41];2
IOL_TS_CTRL_TF4[42];2
IOL_TS_CTRL_TF4[43];2
IOL_TS_CTRL_TF4[44];2
IOL_TS_CTRL_TF4[45];2
IOL_TS_CTRL_TF4[46];2
IOL_TS_CTRL_TF4[47];2
IOL_TS_CTRL_TF4[48];2
IOL_TS_CTRL_TF4[49];2
IOL_TS_CTRL_TF4[50];2
IOL_TS_CTRL_TF4[51];2
IOL_TX_DATA_TF4[0];2
IOL_TX_DATA_TF4[1];2
IOL_TX_DATA_TF4[2];2
IOL_TX_DATA_TF4[3];2
IOL_TX_DATA_TF4[4];2
IOL_TX_DATA_TF4[5];2
IOL_TX_DATA_TF4[6];2
IOL_TX_DATA_TF4[7];2
IOL_TX_DATA_TF4[8];2
IOL_TX_DATA_TF4[9];2
IOL_TX_DATA_TF4[10];2
IOL_TX_DATA_TF4[11];2
IOL_TX_DATA_TF4[12];2
IOL_TX_DATA_TF4[13];2
IOL_TX_DATA_TF4[14];2
IOL_TX_DATA_TF4[15];2
IOL_TX_DATA_TF4[16];2
IOL_TX_DATA_TF4[17];2
IOL_TX_DATA_TF4[18];2
IOL_TX_DATA_TF4[19];2
IOL_TX_DATA_TF4[20];2
IOL_TX_DATA_TF4[21];2
IOL_TX_DATA_TF4[22];2
IOL_TX_DATA_TF4[23];2
IOL_TX_DATA_TF4[24];2
IOL_TX_DATA_TF4[25];2
IOL_TX_DATA_TF4[26];2
IOL_TX_DATA_TF4[27];2
IOL_TX_DATA_TF4[28];2
IOL_TX_DATA_TF4[29];2
IOL_TX_DATA_TF4[30];2
IOL_TX_DATA_TF4[31];2
IOL_TX_DATA_TF4[32];2
IOL_TX_DATA_TF4[33];2
IOL_TX_DATA_TF4[34];2
IOL_TX_DATA_TF4[35];2
IOL_TX_DATA_TF4[36];2
IOL_TX_DATA_TF4[37];2
IOL_TX_DATA_TF4[38];2
IOL_TX_DATA_TF4[39];2
IOL_TX_DATA_TF4[40];2
IOL_TX_DATA_TF4[41];2
IOL_TX_DATA_TF4[42];2
IOL_TX_DATA_TF4[43];2
IOL_TX_DATA_TF4[44];2
IOL_TX_DATA_TF4[45];2
IOL_TX_DATA_TF4[46];2
IOL_TX_DATA_TF4[47];2
IOL_TX_DATA_TF4[48];2
IOL_TX_DATA_TF4[49];2
IOL_TX_DATA_TF4[50];2
IOL_TX_DATA_TF4[51];2
IOL_TX_DATA_TF4[52];2
IOL_TX_DATA_TF4[53];2
IOL_TX_DATA_TF4[54];2
IOL_TX_DATA_TF4[55];2
IOL_TX_DATA_TF4[56];2
IOL_TX_DATA_TF4[57];2
IOL_TX_DATA_TF4[58];2
IOL_TX_DATA_TF4[59];2
IOL_TX_DATA_TF4[60];2
IOL_TX_DATA_TF4[61];2
IOL_TX_DATA_TF4[62];2
IOL_TX_DATA_TF4[63];2
IOL_TX_DATA_TF4[64];2
IOL_TX_DATA_TF4[65];2
IOL_TX_DATA_TF4[66];2
IOL_TX_DATA_TF4[67];2
IOL_TX_DATA_TF4[68];2
IOL_TX_DATA_TF4[69];2
IOL_TX_DATA_TF4[70];2
IOL_TX_DATA_TF4[71];2
IOL_TX_DATA_TF4[72];2
IOL_TX_DATA_TF4[73];2
IOL_TX_DATA_TF4[74];2
IOL_TX_DATA_TF4[75];2
IOL_TX_DATA_TF4[76];2
IOL_TX_DATA_TF4[77];2
IOL_TX_DATA_TF4[78];2
IOL_TX_DATA_TF4[79];2
IOL_TX_DATA_TF4[80];2
IOL_TX_DATA_TF4[81];2
IOL_TX_DATA_TF4[82];2
IOL_TX_DATA_TF4[83];2
IOL_TX_DATA_TF4[84];2
IOL_TX_DATA_TF4[85];2
IOL_TX_DATA_TF4[86];2
IOL_TX_DATA_TF4[87];2
IOL_TX_DATA_TF4[88];2
IOL_TX_DATA_TF4[89];2
IOL_TX_DATA_TF4[90];2
IOL_TX_DATA_TF4[91];2
IOL_TX_DATA_TF4[92];2
IOL_TX_DATA_TF4[93];2
IOL_TX_DATA_TF4[94];2
IOL_TX_DATA_TF4[95];2
IOL_TX_DATA_TF4[96];2
IOL_TX_DATA_TF4[97];2
IOL_TX_DATA_TF4[98];2
IOL_TX_DATA_TF4[99];2
IOL_TX_DATA_TF4[100];2
IOL_TX_DATA_TF4[101];2
IOL_TX_DATA_TF4[102];2
IOL_TX_DATA_TF4[103];2
IOL_TX_DATA_TF4[104];2
IOL_TX_DATA_TF4[105];2
IOL_TX_DATA_TF4[106];2
IOL_TX_DATA_TF4[107];2
IOL_TX_DATA_TF4[108];2
IOL_TX_DATA_TF4[109];2
IOL_TX_DATA_TF4[110];2
IOL_TX_DATA_TF4[111];2
IOL_TX_DATA_TF4[112];2
IOL_TX_DATA_TF4[113];2
IOL_TX_DATA_TF4[114];2
IOL_TX_DATA_TF4[115];2
IOL_TX_DATA_TF4[116];2
IOL_TX_DATA_TF4[117];2
IOL_TX_DATA_TF4[118];2
IOL_TX_DATA_TF4[119];2
IOL_TX_DATA_TF4[120];2
IOL_TX_DATA_TF4[121];2
IOL_TX_DATA_TF4[122];2
IOL_TX_DATA_TF4[123];2
IOL_TX_DATA_TF4[124];2
IOL_TX_DATA_TF4[125];2
IOL_TX_DATA_TF4[126];2
IOL_TX_DATA_TF4[127];2
IOL_TX_DATA_TF4[128];2
IOL_TX_DATA_TF4[129];2
IOL_TX_DATA_TF4[130];2
IOL_TX_DATA_TF4[131];2
IOL_TX_DATA_TF4[132];2
IOL_TX_DATA_TF4[133];2
IOL_TX_DATA_TF4[134];2
IOL_TX_DATA_TF4[135];2
IOL_TX_DATA_TF4[136];2
IOL_TX_DATA_TF4[137];2
IOL_TX_DATA_TF4[138];2
IOL_TX_DATA_TF4[139];2
IOL_TX_DATA_TF4[140];2
IOL_TX_DATA_TF4[141];2
IOL_TX_DATA_TF4[142];2
IOL_TX_DATA_TF4[143];2
IOL_TX_DATA_TF4[144];2
IOL_TX_DATA_TF4[145];2
IOL_TX_DATA_TF4[146];2
IOL_TX_DATA_TF4[147];2
IOL_TX_DATA_TF4[148];2
IOL_TX_DATA_TF4[149];2
IOL_TX_DATA_TF4[150];2
IOL_TX_DATA_TF4[151];2
IOL_TX_DATA_TF4[152];2
IOL_TX_DATA_TF4[153];2
IOL_TX_DATA_TF4[154];2
IOL_TX_DATA_TF4[155];2
IOL_TX_DATA_TF4[156];2
IOL_TX_DATA_TF4[157];2
IOL_TX_DATA_TF4[158];2
IOL_TX_DATA_TF4[159];2
IOL_TX_DATA_TF4[160];2
IOL_TX_DATA_TF4[161];2
IOL_TX_DATA_TF4[162];2
IOL_TX_DATA_TF4[163];2
IOL_TX_DATA_TF4[164];2
IOL_TX_DATA_TF4[165];2
IOL_TX_DATA_TF4[166];2
IOL_TX_DATA_TF4[167];2
IOL_TX_DATA_TF4[168];2
IOL_TX_DATA_TF4[169];2
IOL_TX_DATA_TF4[170];2
IOL_TX_DATA_TF4[171];2
IOL_TX_DATA_TF4[172];2
IOL_TX_DATA_TF4[173];2
IOL_TX_DATA_TF4[174];2
IOL_TX_DATA_TF4[175];2
IOL_TX_DATA_TF4[176];2
IOL_TX_DATA_TF4[177];2
IOL_TX_DATA_TF4[178];2
IOL_TX_DATA_TF4[179];2
IOL_TX_DATA_TF4[180];2
IOL_TX_DATA_TF4[181];2
IOL_TX_DATA_TF4[182];2
IOL_TX_DATA_TF4[183];2
IOL_TX_DATA_TF7[0];2
IOL_TX_DATA_TF7[1];2
IOL_TX_DATA_TF7[2];2
IOL_TX_DATA_TF7[3];2
IOL_TX_DATA_TF7[4];2
IOL_TX_DATA_TF7[5];2
IOL_TX_DATA_TF7[6];2
IOL_TX_DATA_TF8[0];2
IOL_TX_DATA_TF8[1];2
IOL_TX_DATA_TF8[2];2
IOL_TX_DATA_TF8[3];2
IOL_TX_DATA_TF8[4];2
IOL_TX_DATA_TF8[5];2
IOL_TX_DATA_TF8[6];2
IOL_TX_DATA_TF8[7];2
IOL_TX_DATA_TF8[8];2
IOL_TX_DATA_TF8[9];2
IOL_TX_DATA_TF8[10];2
IOL_TX_DATA_TF8[11];2
IOL_TX_DATA_TF8[12];2
IOL_TX_DATA_TF8[13];2
IOL_TX_DATA_TF8[14];2
IOL_TX_DATA_TF8[15];2
IOL_TX_DATA_TF8[16];2
IOL_TX_DATA_TF8[17];2
IOL_TX_DATA_TF8[18];2
IOL_TX_DATA_TF8[19];2
IOL_TX_DATA_TF8[20];2
IOL_TX_DATA_TF8[21];2
IOL_TX_DATA_TF8[22];2
IOL_TX_DATA_TF8[23];2
IOL_TX_DATA_TF8[24];2
IOL_TX_DATA_TF8[25];2
IOL_TX_DATA_TF8[26];2
IOL_TX_DATA_TF8[27];2
IOL_TX_DATA_TF8[28];2
IOL_TX_DATA_TF8[29];2
IOL_TX_DATA_TF8[30];2
IOL_TX_DATA_TF8[31];2
IOL_TX_DATA_TF8[32];2
IOL_TX_DATA_TF8[33];2
IOL_TX_DATA_TF8[34];2
IOL_TX_DATA_TF8[35];2
IOL_TX_DATA_TF8[36];2
IOL_TX_DATA_TF8[37];2
IOL_TX_DATA_TF8[38];2
IOL_TX_DATA_TF8[39];2
IOL_TX_DATA_TF8[40];2
IOL_TX_DATA_TF8[41];2
IOL_TX_DATA_TF8[42];2
IOL_TX_DATA_TF8[43];2
IOL_TX_DATA_TF8[44];2
IOL_TX_DATA_TF8[45];2
IOL_TX_DATA_TF8[46];2
IOL_TX_DATA_TF8[47];2
IOL_TX_DATA_TF8[48];2
IOL_TX_DATA_TF8[49];2
IOL_TX_DATA_TF8[50];2
IOL_TX_DATA_TF8[51];2
IOL_TX_DATA_TF8[52];2
IOL_TX_DATA_TF8[53];2
IOL_TX_DATA_TF8[54];2
IOL_TX_DATA_TF8[55];2
IOL_TX_DATA_TF8[56];2
IOL_TX_DATA_TF8[57];2
IOL_TX_DATA_TF8[58];2
IOL_TX_DATA_TF8[59];2
IOL_TX_DATA_TF8[60];2
IOL_TX_DATA_TF8[61];2
IOL_TX_DATA_TF8[62];2
IOL_TX_DATA_TF8[63];2
IOL_TX_DATA_TF8[64];2
IOL_TX_DATA_TF8[65];2
IOL_TX_DATA_TF8[66];2
IOL_TX_DATA_TF8[67];2
IOL_TX_DATA_TF8[68];2
IOL_TX_DATA_TF8[69];2
IOL_TX_DATA_TF8[70];2
IOL_TX_DATA_TF8[71];2
IOL_TX_DATA_TF8[72];2
IOL_TX_DATA_TF8[73];2
IOL_TX_DATA_TF8[74];2
IOL_TX_DATA_TF8[75];2
IOL_TX_DATA_TF8[76];2
IOL_TX_DATA_TF8[77];2
IOL_TX_DATA_TF8[78];2
IOL_TX_DATA_TF8[79];2
IOL_TX_DATA_TF8[80];2
IOL_TX_DATA_TF8[81];2
IOL_TX_DATA_TF8[82];2
IOL_TX_DATA_TF8[83];2
IOL_TX_DATA_TF8[84];2
IOL_TX_DATA_TF8[85];2
IOL_TX_DATA_TF8[86];2
IOL_TX_DATA_TF8[87];2
IOL_TX_DATA_TF8[88];2
IOL_TX_DATA_TF8[89];2
IOL_TX_DATA_TF8[90];2
IOL_TX_DATA_TF8[91];2
IOL_TX_DATA_TF8[92];2
IOL_TX_DATA_TF8[93];2
IOL_TX_DATA_TF8[94];2
IOL_TX_DATA_TF8[95];2
IOL_TX_DATA_TF8[96];2
IOL_TX_DATA_TF8[97];2
IOL_TX_DATA_TF8[98];2
IOL_TX_DATA_TF8[99];2
IOL_TX_DATA_TF8[100];2
IOL_TX_DATA_TF8[101];2
IOL_TX_DATA_TF8[102];2
IOL_TX_DATA_TF8[103];2
LPR_CREDIT_CNT[0];2
LPR_CREDIT_CNT[1];2
LPR_CREDIT_CNT[2];2
LPR_CREDIT_CNT[3];2
LPR_CREDIT_CNT[4];2
LPR_CREDIT_CNT[5];2
LPR_CREDIT_CNT[6];2
MEM_RST_EN;2
PERF_BANK[0];2
PERF_BANK[1];2
PERF_BANK[2];2
PERF_DFI_RD_DATA_CYCLES;2
PERF_DFI_WR_DATA_CYCLES;2
PERF_HIF_HI_PRI_RD;2
PERF_HIF_RD;2
PERF_HIF_RD_OR_WR;2
PERF_HIF_RMW;2
PERF_HIF_WR;2
PERF_HPR_REQ_WITH_NOCREDIT;2
PERF_HPR_XACT_WHEN_CRITICAL;2
PERF_LPR_REQ_WITH_NOCREDIT;2
PERF_LPR_XACT_WHEN_CRITICAL;2
PERF_OP_IS_ACTIVATE;2
PERF_OP_IS_ENTER_DEEPPOWERDOWN;2
PERF_OP_IS_ENTER_POWERDOWN;2
PERF_OP_IS_ENTER_SELFREF;2
PERF_OP_IS_LOAD_MODE;2
PERF_OP_IS_PRECHARGE;2
PERF_OP_IS_RD;2
PERF_OP_IS_RD_ACTIVATE;2
PERF_OP_IS_RD_OR_WR;2
PERF_OP_IS_REFRESH;2
PERF_OP_IS_WR;2
PERF_OP_IS_ZQCL;2
PERF_OP_IS_ZQCS;2
PERF_PRECHARGE_FOR_OTHER;2
PERF_PRECHARGE_FOR_RDWR;2
PERF_RAW_HAZARD;2
PERF_RDWR_TRANSITIONS;2
PERF_SELFREF_MODE;2
PERF_WAR_HAZARD;2
PERF_WAW_HAZARD;2
PERF_WRITE_COMBINE;2
PERF_WR_XACT_WHEN_CRITICAL;2
PRDATA[0];2
PRDATA[1];2
PRDATA[2];2
PRDATA[3];2
PRDATA[4];2
PRDATA[5];2
PRDATA[6];2
PRDATA[7];2
PRDATA[8];2
PRDATA[9];2
PRDATA[10];2
PRDATA[11];2
PRDATA[12];2
PRDATA[13];2
PRDATA[14];2
PRDATA[15];2
PRDATA[16];2
PRDATA[17];2
PRDATA[18];2
PRDATA[19];2
PRDATA[20];2
PRDATA[21];2
PRDATA[22];2
PRDATA[23];2
PRDATA[24];2
PRDATA[25];2
PRDATA[26];2
PRDATA[27];2
PRDATA[28];2
PRDATA[29];2
PRDATA[30];2
PRDATA[31];2
PRDATA_C[0];2
PRDATA_C[1];2
PRDATA_C[2];2
PRDATA_C[3];2
PRDATA_C[4];2
PRDATA_C[5];2
PRDATA_C[6];2
PRDATA_C[7];2
PRDATA_C[8];2
PRDATA_C[9];2
PRDATA_C[10];2
PRDATA_C[11];2
PRDATA_C[12];2
PRDATA_C[13];2
PRDATA_C[14];2
PRDATA_C[15];2
PRDATA_C[16];2
PRDATA_C[17];2
PRDATA_C[18];2
PRDATA_C[19];2
PRDATA_C[20];2
PRDATA_C[21];2
PRDATA_C[22];2
PRDATA_C[23];2
PRDATA_C[24];2
PRDATA_C[25];2
PRDATA_C[26];2
PRDATA_C[27];2
PRDATA_C[28];2
PRDATA_C[29];2
PRDATA_C[30];2
PRDATA_C[31];2
PREADY;2
PREADY_C;2
PSLVERR;2
RAQ_POP_0;2
RAQ_POP_1;2
RAQ_POP_2;2
RAQ_PUSH_0;2
RAQ_PUSH_1;2
RAQ_PUSH_2;2
RAQ_SPLIT_0;2
RAQ_SPLIT_1;2
RAQ_SPLIT_2;2
RAQ_WCOUNT_0[0];2
RAQ_WCOUNT_0[1];2
RAQ_WCOUNT_0[2];2
RAQ_WCOUNT_1[0];2
RAQ_WCOUNT_1[1];2
RAQ_WCOUNT_1[2];2
RAQ_WCOUNT_2[0];2
RAQ_WCOUNT_2[1];2
RAQ_WCOUNT_2[2];2
RDATA_0[0];2
RDATA_0[1];2
RDATA_0[2];2
RDATA_0[3];2
RDATA_0[4];2
RDATA_0[5];2
RDATA_0[6];2
RDATA_0[7];2
RDATA_0[8];2
RDATA_0[9];2
RDATA_0[10];2
RDATA_0[11];2
RDATA_0[12];2
RDATA_0[13];2
RDATA_0[14];2
RDATA_0[15];2
RDATA_0[16];2
RDATA_0[17];2
RDATA_0[18];2
RDATA_0[19];2
RDATA_0[20];2
RDATA_0[21];2
RDATA_0[22];2
RDATA_0[23];2
RDATA_0[24];2
RDATA_0[25];2
RDATA_0[26];2
RDATA_0[27];2
RDATA_0[28];2
RDATA_0[29];2
RDATA_0[30];2
RDATA_0[31];2
RDATA_0[32];2
RDATA_0[33];2
RDATA_0[34];2
RDATA_0[35];2
RDATA_0[36];2
RDATA_0[37];2
RDATA_0[38];2
RDATA_0[39];2
RDATA_0[40];2
RDATA_0[41];2
RDATA_0[42];2
RDATA_0[43];2
RDATA_0[44];2
RDATA_0[45];2
RDATA_0[46];2
RDATA_0[47];2
RDATA_0[48];2
RDATA_0[49];2
RDATA_0[50];2
RDATA_0[51];2
RDATA_0[52];2
RDATA_0[53];2
RDATA_0[54];2
RDATA_0[55];2
RDATA_0[56];2
RDATA_0[57];2
RDATA_0[58];2
RDATA_0[59];2
RDATA_0[60];2
RDATA_0[61];2
RDATA_0[62];2
RDATA_0[63];2
RDATA_0[64];2
RDATA_0[65];2
RDATA_0[66];2
RDATA_0[67];2
RDATA_0[68];2
RDATA_0[69];2
RDATA_0[70];2
RDATA_0[71];2
RDATA_0[72];2
RDATA_0[73];2
RDATA_0[74];2
RDATA_0[75];2
RDATA_0[76];2
RDATA_0[77];2
RDATA_0[78];2
RDATA_0[79];2
RDATA_0[80];2
RDATA_0[81];2
RDATA_0[82];2
RDATA_0[83];2
RDATA_0[84];2
RDATA_0[85];2
RDATA_0[86];2
RDATA_0[87];2
RDATA_0[88];2
RDATA_0[89];2
RDATA_0[90];2
RDATA_0[91];2
RDATA_0[92];2
RDATA_0[93];2
RDATA_0[94];2
RDATA_0[95];2
RDATA_0[96];2
RDATA_0[97];2
RDATA_0[98];2
RDATA_0[99];2
RDATA_0[100];2
RDATA_0[101];2
RDATA_0[102];2
RDATA_0[103];2
RDATA_0[104];2
RDATA_0[105];2
RDATA_0[106];2
RDATA_0[107];2
RDATA_0[108];2
RDATA_0[109];2
RDATA_0[110];2
RDATA_0[111];2
RDATA_0[112];2
RDATA_0[113];2
RDATA_0[114];2
RDATA_0[115];2
RDATA_0[116];2
RDATA_0[117];2
RDATA_0[118];2
RDATA_0[119];2
RDATA_0[120];2
RDATA_0[121];2
RDATA_0[122];2
RDATA_0[123];2
RDATA_0[124];2
RDATA_0[125];2
RDATA_0[126];2
RDATA_0[127];2
RDATA_1[0];2
RDATA_1[1];2
RDATA_1[2];2
RDATA_1[3];2
RDATA_1[4];2
RDATA_1[5];2
RDATA_1[6];2
RDATA_1[7];2
RDATA_1[8];2
RDATA_1[9];2
RDATA_1[10];2
RDATA_1[11];2
RDATA_1[12];2
RDATA_1[13];2
RDATA_1[14];2
RDATA_1[15];2
RDATA_1[16];2
RDATA_1[17];2
RDATA_1[18];2
RDATA_1[19];2
RDATA_1[20];2
RDATA_1[21];2
RDATA_1[22];2
RDATA_1[23];2
RDATA_1[24];2
RDATA_1[25];2
RDATA_1[26];2
RDATA_1[27];2
RDATA_1[28];2
RDATA_1[29];2
RDATA_1[30];2
RDATA_1[31];2
RDATA_1[32];2
RDATA_1[33];2
RDATA_1[34];2
RDATA_1[35];2
RDATA_1[36];2
RDATA_1[37];2
RDATA_1[38];2
RDATA_1[39];2
RDATA_1[40];2
RDATA_1[41];2
RDATA_1[42];2
RDATA_1[43];2
RDATA_1[44];2
RDATA_1[45];2
RDATA_1[46];2
RDATA_1[47];2
RDATA_1[48];2
RDATA_1[49];2
RDATA_1[50];2
RDATA_1[51];2
RDATA_1[52];2
RDATA_1[53];2
RDATA_1[54];2
RDATA_1[55];2
RDATA_1[56];2
RDATA_1[57];2
RDATA_1[58];2
RDATA_1[59];2
RDATA_1[60];2
RDATA_1[61];2
RDATA_1[62];2
RDATA_1[63];2
RDATA_2[0];2
RDATA_2[1];2
RDATA_2[2];2
RDATA_2[3];2
RDATA_2[4];2
RDATA_2[5];2
RDATA_2[6];2
RDATA_2[7];2
RDATA_2[8];2
RDATA_2[9];2
RDATA_2[10];2
RDATA_2[11];2
RDATA_2[12];2
RDATA_2[13];2
RDATA_2[14];2
RDATA_2[15];2
RDATA_2[16];2
RDATA_2[17];2
RDATA_2[18];2
RDATA_2[19];2
RDATA_2[20];2
RDATA_2[21];2
RDATA_2[22];2
RDATA_2[23];2
RDATA_2[24];2
RDATA_2[25];2
RDATA_2[26];2
RDATA_2[27];2
RDATA_2[28];2
RDATA_2[29];2
RDATA_2[30];2
RDATA_2[31];2
RDATA_2[32];2
RDATA_2[33];2
RDATA_2[34];2
RDATA_2[35];2
RDATA_2[36];2
RDATA_2[37];2
RDATA_2[38];2
RDATA_2[39];2
RDATA_2[40];2
RDATA_2[41];2
RDATA_2[42];2
RDATA_2[43];2
RDATA_2[44];2
RDATA_2[45];2
RDATA_2[46];2
RDATA_2[47];2
RDATA_2[48];2
RDATA_2[49];2
RDATA_2[50];2
RDATA_2[51];2
RDATA_2[52];2
RDATA_2[53];2
RDATA_2[54];2
RDATA_2[55];2
RDATA_2[56];2
RDATA_2[57];2
RDATA_2[58];2
RDATA_2[59];2
RDATA_2[60];2
RDATA_2[61];2
RDATA_2[62];2
RDATA_2[63];2
RESTART_H;2
RID_0[0];2
RID_0[1];2
RID_0[2];2
RID_0[3];2
RID_0[4];2
RID_0[5];2
RID_0[6];2
RID_0[7];2
RID_1[0];2
RID_1[1];2
RID_1[2];2
RID_1[3];2
RID_1[4];2
RID_1[5];2
RID_1[6];2
RID_1[7];2
RID_2[0];2
RID_2[1];2
RID_2[2];2
RID_2[3];2
RID_2[4];2
RID_2[5];2
RID_2[6];2
RID_2[7];2
RLAST_0;2
RLAST_1;2
RLAST_2;2
RRESP_0[0];2
RRESP_0[1];2
RRESP_1[0];2
RRESP_1[1];2
RRESP_2[0];2
RRESP_2[1];2
RST_DLL;2
RVALID_0;2
RVALID_1;2
RVALID_2;2
STAT_DDRC_REG_SELFREF_TYPE[0];2
STAT_DDRC_REG_SELFREF_TYPE[1];2
TST_DONE;2
UPDATE_N;2
WAQ_POP_0;2
WAQ_POP_1;2
WAQ_POP_2;2
WAQ_PUSH_0;2
WAQ_PUSH_1;2
WAQ_PUSH_2;2
WAQ_SPLIT_0;2
WAQ_SPLIT_1;2
WAQ_SPLIT_2;2
WAQ_WCOUNT_0[0];2
WAQ_WCOUNT_0[1];2
WAQ_WCOUNT_0[2];2
WAQ_WCOUNT_1[0];2
WAQ_WCOUNT_1[1];2
WAQ_WCOUNT_1[2];2
WAQ_WCOUNT_2[0];2
WAQ_WCOUNT_2[1];2
WAQ_WCOUNT_2[2];2
WREADY_0;2
WREADY_1;2
WREADY_2;2
WR_CREDIT_CNT[0];2
WR_CREDIT_CNT[1];2
WR_CREDIT_CNT[2];2
WR_CREDIT_CNT[3];2
WR_CREDIT_CNT[4];2
WR_CREDIT_CNT[5];2
WR_CREDIT_CNT[6];2
ACLK_0;1
ACLK_1;1
ACLK_2;1
ARADDR_0[0];1
ARADDR_0[1];1
ARADDR_0[2];1
ARADDR_0[3];1
ARADDR_0[4];1
ARADDR_0[5];1
ARADDR_0[6];1
ARADDR_0[7];1
ARADDR_0[8];1
ARADDR_0[9];1
ARADDR_0[10];1
ARADDR_0[11];1
ARADDR_0[12];1
ARADDR_0[13];1
ARADDR_0[14];1
ARADDR_0[15];1
ARADDR_0[16];1
ARADDR_0[17];1
ARADDR_0[18];1
ARADDR_0[19];1
ARADDR_0[20];1
ARADDR_0[21];1
ARADDR_0[22];1
ARADDR_0[23];1
ARADDR_0[24];1
ARADDR_0[25];1
ARADDR_0[26];1
ARADDR_0[27];1
ARADDR_0[28];1
ARADDR_0[29];1
ARADDR_0[30];1
ARADDR_0[31];1
ARADDR_1[0];1
ARADDR_1[1];1
ARADDR_1[2];1
ARADDR_1[3];1
ARADDR_1[4];1
ARADDR_1[5];1
ARADDR_1[6];1
ARADDR_1[7];1
ARADDR_1[8];1
ARADDR_1[9];1
ARADDR_1[10];1
ARADDR_1[11];1
ARADDR_1[12];1
ARADDR_1[13];1
ARADDR_1[14];1
ARADDR_1[15];1
ARADDR_1[16];1
ARADDR_1[17];1
ARADDR_1[18];1
ARADDR_1[19];1
ARADDR_1[20];1
ARADDR_1[21];1
ARADDR_1[22];1
ARADDR_1[23];1
ARADDR_1[24];1
ARADDR_1[25];1
ARADDR_1[26];1
ARADDR_1[27];1
ARADDR_1[28];1
ARADDR_1[29];1
ARADDR_1[30];1
ARADDR_1[31];1
ARADDR_2[0];1
ARADDR_2[1];1
ARADDR_2[2];1
ARADDR_2[3];1
ARADDR_2[4];1
ARADDR_2[5];1
ARADDR_2[6];1
ARADDR_2[7];1
ARADDR_2[8];1
ARADDR_2[9];1
ARADDR_2[10];1
ARADDR_2[11];1
ARADDR_2[12];1
ARADDR_2[13];1
ARADDR_2[14];1
ARADDR_2[15];1
ARADDR_2[16];1
ARADDR_2[17];1
ARADDR_2[18];1
ARADDR_2[19];1
ARADDR_2[20];1
ARADDR_2[21];1
ARADDR_2[22];1
ARADDR_2[23];1
ARADDR_2[24];1
ARADDR_2[25];1
ARADDR_2[26];1
ARADDR_2[27];1
ARADDR_2[28];1
ARADDR_2[29];1
ARADDR_2[30];1
ARADDR_2[31];1
ARBURST_0[0];1
ARBURST_0[1];1
ARBURST_1[0];1
ARBURST_1[1];1
ARBURST_2[0];1
ARBURST_2[1];1
ARESET_0;1
ARESET_1;1
ARESET_2;1
ARID_0[0];1
ARID_0[1];1
ARID_0[2];1
ARID_0[3];1
ARID_0[4];1
ARID_0[5];1
ARID_0[6];1
ARID_0[7];1
ARID_1[0];1
ARID_1[1];1
ARID_1[2];1
ARID_1[3];1
ARID_1[4];1
ARID_1[5];1
ARID_1[6];1
ARID_1[7];1
ARID_2[0];1
ARID_2[1];1
ARID_2[2];1
ARID_2[3];1
ARID_2[4];1
ARID_2[5];1
ARID_2[6];1
ARID_2[7];1
ARLEN_0[0];1
ARLEN_0[1];1
ARLEN_0[2];1
ARLEN_0[3];1
ARLEN_0[4];1
ARLEN_0[5];1
ARLEN_0[6];1
ARLEN_0[7];1
ARLEN_1[0];1
ARLEN_1[1];1
ARLEN_1[2];1
ARLEN_1[3];1
ARLEN_1[4];1
ARLEN_1[5];1
ARLEN_1[6];1
ARLEN_1[7];1
ARLEN_2[0];1
ARLEN_2[1];1
ARLEN_2[2];1
ARLEN_2[3];1
ARLEN_2[4];1
ARLEN_2[5];1
ARLEN_2[6];1
ARLEN_2[7];1
ARLOCK_0;1
ARLOCK_1;1
ARLOCK_2;1
ARPOISON_0;1
ARPOISON_1;1
ARPOISON_2;1
ARQOS_0[0];1
ARQOS_0[1];1
ARQOS_0[2];1
ARQOS_0[3];1
ARQOS_1[0];1
ARQOS_1[1];1
ARQOS_1[2];1
ARQOS_1[3];1
ARQOS_2[0];1
ARQOS_2[1];1
ARQOS_2[2];1
ARQOS_2[3];1
ARSIZE_0[0];1
ARSIZE_0[1];1
ARSIZE_0[2];1
ARSIZE_1[0];1
ARSIZE_1[1];1
ARSIZE_1[2];1
ARSIZE_2[0];1
ARSIZE_2[1];1
ARSIZE_2[2];1
ARURGENT_0;1
ARURGENT_1;1
ARURGENT_2;1
ARVALID_0;1
ARVALID_1;1
ARVALID_2;1
AWADDR_0[0];1
AWADDR_0[1];1
AWADDR_0[2];1
AWADDR_0[3];1
AWADDR_0[4];1
AWADDR_0[5];1
AWADDR_0[6];1
AWADDR_0[7];1
AWADDR_0[8];1
AWADDR_0[9];1
AWADDR_0[10];1
AWADDR_0[11];1
AWADDR_0[12];1
AWADDR_0[13];1
AWADDR_0[14];1
AWADDR_0[15];1
AWADDR_0[16];1
AWADDR_0[17];1
AWADDR_0[18];1
AWADDR_0[19];1
AWADDR_0[20];1
AWADDR_0[21];1
AWADDR_0[22];1
AWADDR_0[23];1
AWADDR_0[24];1
AWADDR_0[25];1
AWADDR_0[26];1
AWADDR_0[27];1
AWADDR_0[28];1
AWADDR_0[29];1
AWADDR_0[30];1
AWADDR_0[31];1
AWADDR_1[0];1
AWADDR_1[1];1
AWADDR_1[2];1
AWADDR_1[3];1
AWADDR_1[4];1
AWADDR_1[5];1
AWADDR_1[6];1
AWADDR_1[7];1
AWADDR_1[8];1
AWADDR_1[9];1
AWADDR_1[10];1
AWADDR_1[11];1
AWADDR_1[12];1
AWADDR_1[13];1
AWADDR_1[14];1
AWADDR_1[15];1
AWADDR_1[16];1
AWADDR_1[17];1
AWADDR_1[18];1
AWADDR_1[19];1
AWADDR_1[20];1
AWADDR_1[21];1
AWADDR_1[22];1
AWADDR_1[23];1
AWADDR_1[24];1
AWADDR_1[25];1
AWADDR_1[26];1
AWADDR_1[27];1
AWADDR_1[28];1
AWADDR_1[29];1
AWADDR_1[30];1
AWADDR_1[31];1
AWADDR_2[0];1
AWADDR_2[1];1
AWADDR_2[2];1
AWADDR_2[3];1
AWADDR_2[4];1
AWADDR_2[5];1
AWADDR_2[6];1
AWADDR_2[7];1
AWADDR_2[8];1
AWADDR_2[9];1
AWADDR_2[10];1
AWADDR_2[11];1
AWADDR_2[12];1
AWADDR_2[13];1
AWADDR_2[14];1
AWADDR_2[15];1
AWADDR_2[16];1
AWADDR_2[17];1
AWADDR_2[18];1
AWADDR_2[19];1
AWADDR_2[20];1
AWADDR_2[21];1
AWADDR_2[22];1
AWADDR_2[23];1
AWADDR_2[24];1
AWADDR_2[25];1
AWADDR_2[26];1
AWADDR_2[27];1
AWADDR_2[28];1
AWADDR_2[29];1
AWADDR_2[30];1
AWADDR_2[31];1
AWBURST_0[0];1
AWBURST_0[1];1
AWBURST_1[0];1
AWBURST_1[1];1
AWBURST_2[0];1
AWBURST_2[1];1
AWID_0[0];1
AWID_0[1];1
AWID_0[2];1
AWID_0[3];1
AWID_0[4];1
AWID_0[5];1
AWID_0[6];1
AWID_0[7];1
AWID_1[0];1
AWID_1[1];1
AWID_1[2];1
AWID_1[3];1
AWID_1[4];1
AWID_1[5];1
AWID_1[6];1
AWID_1[7];1
AWID_2[0];1
AWID_2[1];1
AWID_2[2];1
AWID_2[3];1
AWID_2[4];1
AWID_2[5];1
AWID_2[6];1
AWID_2[7];1
AWLEN_0[0];1
AWLEN_0[1];1
AWLEN_0[2];1
AWLEN_0[3];1
AWLEN_0[4];1
AWLEN_0[5];1
AWLEN_0[6];1
AWLEN_0[7];1
AWLEN_1[0];1
AWLEN_1[1];1
AWLEN_1[2];1
AWLEN_1[3];1
AWLEN_1[4];1
AWLEN_1[5];1
AWLEN_1[6];1
AWLEN_1[7];1
AWLEN_2[0];1
AWLEN_2[1];1
AWLEN_2[2];1
AWLEN_2[3];1
AWLEN_2[4];1
AWLEN_2[5];1
AWLEN_2[6];1
AWLEN_2[7];1
AWLOCK_0;1
AWLOCK_1;1
AWLOCK_2;1
AWPOISON_0;1
AWPOISON_1;1
AWPOISON_2;1
AWQOS_0[0];1
AWQOS_0[1];1
AWQOS_0[2];1
AWQOS_0[3];1
AWQOS_1[0];1
AWQOS_1[1];1
AWQOS_1[2];1
AWQOS_1[3];1
AWQOS_2[0];1
AWQOS_2[1];1
AWQOS_2[2];1
AWQOS_2[3];1
AWSIZE_0[0];1
AWSIZE_0[1];1
AWSIZE_0[2];1
AWSIZE_1[0];1
AWSIZE_1[1];1
AWSIZE_1[2];1
AWSIZE_2[0];1
AWSIZE_2[1];1
AWSIZE_2[2];1
AWURGENT_0;1
AWURGENT_1;1
AWURGENT_2;1
AWVALID_0;1
AWVALID_1;1
AWVALID_2;1
BIST_CLK;1
BREADY_0;1
BREADY_1;1
BREADY_2;1
CORE_DDRC_RST;1
CSYSREQ_0;1
CSYSREQ_1;1
CSYSREQ_2;1
CSYSREQ_DDRC;1
DDRPHY_CLKIN;1
DDRPHY_DGTS_H;1
DDRPHY_DGTS_L;1
DDRPHY_DLL_STEP[0];1
DDRPHY_DLL_STEP[1];1
DDRPHY_DLL_STEP[2];1
DDRPHY_DLL_STEP[3];1
DDRPHY_DLL_STEP[4];1
DDRPHY_DLL_STEP[5];1
DDRPHY_DLL_STEP[6];1
DDRPHY_DLL_STEP[7];1
DDRPHY_DQ_H[0];1
DDRPHY_DQ_H[1];1
DDRPHY_DQ_H[2];1
DDRPHY_DQ_H[3];1
DDRPHY_DQ_H[4];1
DDRPHY_DQ_H[5];1
DDRPHY_DQ_H[6];1
DDRPHY_DQ_H[7];1
DDRPHY_DQ_L[0];1
DDRPHY_DQ_L[1];1
DDRPHY_DQ_L[2];1
DDRPHY_DQ_L[3];1
DDRPHY_DQ_L[4];1
DDRPHY_DQ_L[5];1
DDRPHY_DQ_L[6];1
DDRPHY_DQ_L[7];1
DDRPHY_RDATA_H[0];1
DDRPHY_RDATA_H[1];1
DDRPHY_RDATA_H[2];1
DDRPHY_RDATA_H[3];1
DDRPHY_RDATA_H[4];1
DDRPHY_RDATA_H[5];1
DDRPHY_RDATA_H[6];1
DDRPHY_RDATA_H[7];1
DDRPHY_RDATA_H[8];1
DDRPHY_RDATA_H[9];1
DDRPHY_RDATA_H[10];1
DDRPHY_RDATA_H[11];1
DDRPHY_RDATA_H[12];1
DDRPHY_RDATA_H[13];1
DDRPHY_RDATA_H[14];1
DDRPHY_RDATA_H[15];1
DDRPHY_RDATA_H[16];1
DDRPHY_RDATA_H[17];1
DDRPHY_RDATA_H[18];1
DDRPHY_RDATA_H[19];1
DDRPHY_RDATA_H[20];1
DDRPHY_RDATA_H[21];1
DDRPHY_RDATA_H[22];1
DDRPHY_RDATA_H[23];1
DDRPHY_RDATA_H[24];1
DDRPHY_RDATA_H[25];1
DDRPHY_RDATA_H[26];1
DDRPHY_RDATA_H[27];1
DDRPHY_RDATA_H[28];1
DDRPHY_RDATA_H[29];1
DDRPHY_RDATA_H[30];1
DDRPHY_RDATA_H[31];1
DDRPHY_RDATA_L[0];1
DDRPHY_RDATA_L[1];1
DDRPHY_RDATA_L[2];1
DDRPHY_RDATA_L[3];1
DDRPHY_RDATA_L[4];1
DDRPHY_RDATA_L[5];1
DDRPHY_RDATA_L[6];1
DDRPHY_RDATA_L[7];1
DDRPHY_RDATA_L[8];1
DDRPHY_RDATA_L[9];1
DDRPHY_RDATA_L[10];1
DDRPHY_RDATA_L[11];1
DDRPHY_RDATA_L[12];1
DDRPHY_RDATA_L[13];1
DDRPHY_RDATA_L[14];1
DDRPHY_RDATA_L[15];1
DDRPHY_RDATA_L[16];1
DDRPHY_RDATA_L[17];1
DDRPHY_RDATA_L[18];1
DDRPHY_RDATA_L[19];1
DDRPHY_RDATA_L[20];1
DDRPHY_RDATA_L[21];1
DDRPHY_RDATA_L[22];1
DDRPHY_RDATA_L[23];1
DDRPHY_RDATA_L[24];1
DDRPHY_RDATA_L[25];1
DDRPHY_RDATA_L[26];1
DDRPHY_RDATA_L[27];1
DDRPHY_RDATA_L[28];1
DDRPHY_RDATA_L[29];1
DDRPHY_RDATA_L[30];1
DDRPHY_RDATA_L[31];1
DDRPHY_RDEL_OV_H;1
DDRPHY_RDEL_OV_L;1
DDRPHY_READ_VALID_H;1
DDRPHY_READ_VALID_L;1
DDRPHY_RST;1
DDRPHY_RST_ACK;1
DDRPHY_UPDATE;1
DDRPHY_UPDATE_COMP_DIR_H;1
DDRPHY_UPDATE_COMP_DIR_L;1
DDRPHY_UPDATE_COMP_VAL_H[0];1
DDRPHY_UPDATE_COMP_VAL_H[1];1
DDRPHY_UPDATE_COMP_VAL_L[0];1
DDRPHY_UPDATE_COMP_VAL_L[1];1
DDRPHY_UPDATE_TYPE[0];1
DDRPHY_UPDATE_TYPE[1];1
DDRPHY_WL_OV_H;1
DDRPHY_WL_OV_L;1
DEBUGZ;1
DIAG_CLK;1
DLL_UPDATE_ACK;1
DLL_UPDATE_N;1
HOLD_L;1
MODE_SEL_DBG;1
PADDR[0];1
PADDR[1];1
PADDR[2];1
PADDR[3];1
PADDR[4];1
PADDR[5];1
PADDR[6];1
PADDR[7];1
PADDR[8];1
PADDR[9];1
PADDR[10];1
PADDR[11];1
PA_RMASK[0];1
PA_RMASK[1];1
PA_RMASK[2];1
PA_WMASK[0];1
PA_WMASK[1];1
PA_WMASK[2];1
PCLK;1
PENABLE;1
PRESET;1
PSEL;1
PSEL_C;1
PWDATA[0];1
PWDATA[1];1
PWDATA[2];1
PWDATA[3];1
PWDATA[4];1
PWDATA[5];1
PWDATA[6];1
PWDATA[7];1
PWDATA[8];1
PWDATA[9];1
PWDATA[10];1
PWDATA[11];1
PWDATA[12];1
PWDATA[13];1
PWDATA[14];1
PWDATA[15];1
PWDATA[16];1
PWDATA[17];1
PWDATA[18];1
PWDATA[19];1
PWDATA[20];1
PWDATA[21];1
PWDATA[22];1
PWDATA[23];1
PWDATA[24];1
PWDATA[25];1
PWDATA[26];1
PWDATA[27];1
PWDATA[28];1
PWDATA[29];1
PWDATA[30];1
PWDATA[31];1
PWRITE;1
RREADY_0;1
RREADY_1;1
RREADY_2;1
RST_L;1
SCANMODE_N;1
SCAN_EN;1
SCAN_RESET;1
SRB_CORE_CLK;1
SRB_DLL_FREEZE;1
SRB_DQS_RST;1
SRB_DQS_RST_TRAINING;1
SRB_IOL_RST;1
SRB_RST_DLL;1
TEST_H;1
WDATA_0[0];1
WDATA_0[1];1
WDATA_0[2];1
WDATA_0[3];1
WDATA_0[4];1
WDATA_0[5];1
WDATA_0[6];1
WDATA_0[7];1
WDATA_0[8];1
WDATA_0[9];1
WDATA_0[10];1
WDATA_0[11];1
WDATA_0[12];1
WDATA_0[13];1
WDATA_0[14];1
WDATA_0[15];1
WDATA_0[16];1
WDATA_0[17];1
WDATA_0[18];1
WDATA_0[19];1
WDATA_0[20];1
WDATA_0[21];1
WDATA_0[22];1
WDATA_0[23];1
WDATA_0[24];1
WDATA_0[25];1
WDATA_0[26];1
WDATA_0[27];1
WDATA_0[28];1
WDATA_0[29];1
WDATA_0[30];1
WDATA_0[31];1
WDATA_0[32];1
WDATA_0[33];1
WDATA_0[34];1
WDATA_0[35];1
WDATA_0[36];1
WDATA_0[37];1
WDATA_0[38];1
WDATA_0[39];1
WDATA_0[40];1
WDATA_0[41];1
WDATA_0[42];1
WDATA_0[43];1
WDATA_0[44];1
WDATA_0[45];1
WDATA_0[46];1
WDATA_0[47];1
WDATA_0[48];1
WDATA_0[49];1
WDATA_0[50];1
WDATA_0[51];1
WDATA_0[52];1
WDATA_0[53];1
WDATA_0[54];1
WDATA_0[55];1
WDATA_0[56];1
WDATA_0[57];1
WDATA_0[58];1
WDATA_0[59];1
WDATA_0[60];1
WDATA_0[61];1
WDATA_0[62];1
WDATA_0[63];1
WDATA_0[64];1
WDATA_0[65];1
WDATA_0[66];1
WDATA_0[67];1
WDATA_0[68];1
WDATA_0[69];1
WDATA_0[70];1
WDATA_0[71];1
WDATA_0[72];1
WDATA_0[73];1
WDATA_0[74];1
WDATA_0[75];1
WDATA_0[76];1
WDATA_0[77];1
WDATA_0[78];1
WDATA_0[79];1
WDATA_0[80];1
WDATA_0[81];1
WDATA_0[82];1
WDATA_0[83];1
WDATA_0[84];1
WDATA_0[85];1
WDATA_0[86];1
WDATA_0[87];1
WDATA_0[88];1
WDATA_0[89];1
WDATA_0[90];1
WDATA_0[91];1
WDATA_0[92];1
WDATA_0[93];1
WDATA_0[94];1
WDATA_0[95];1
WDATA_0[96];1
WDATA_0[97];1
WDATA_0[98];1
WDATA_0[99];1
WDATA_0[100];1
WDATA_0[101];1
WDATA_0[102];1
WDATA_0[103];1
WDATA_0[104];1
WDATA_0[105];1
WDATA_0[106];1
WDATA_0[107];1
WDATA_0[108];1
WDATA_0[109];1
WDATA_0[110];1
WDATA_0[111];1
WDATA_0[112];1
WDATA_0[113];1
WDATA_0[114];1
WDATA_0[115];1
WDATA_0[116];1
WDATA_0[117];1
WDATA_0[118];1
WDATA_0[119];1
WDATA_0[120];1
WDATA_0[121];1
WDATA_0[122];1
WDATA_0[123];1
WDATA_0[124];1
WDATA_0[125];1
WDATA_0[126];1
WDATA_0[127];1
WDATA_1[0];1
WDATA_1[1];1
WDATA_1[2];1
WDATA_1[3];1
WDATA_1[4];1
WDATA_1[5];1
WDATA_1[6];1
WDATA_1[7];1
WDATA_1[8];1
WDATA_1[9];1
WDATA_1[10];1
WDATA_1[11];1
WDATA_1[12];1
WDATA_1[13];1
WDATA_1[14];1
WDATA_1[15];1
WDATA_1[16];1
WDATA_1[17];1
WDATA_1[18];1
WDATA_1[19];1
WDATA_1[20];1
WDATA_1[21];1
WDATA_1[22];1
WDATA_1[23];1
WDATA_1[24];1
WDATA_1[25];1
WDATA_1[26];1
WDATA_1[27];1
WDATA_1[28];1
WDATA_1[29];1
WDATA_1[30];1
WDATA_1[31];1
WDATA_1[32];1
WDATA_1[33];1
WDATA_1[34];1
WDATA_1[35];1
WDATA_1[36];1
WDATA_1[37];1
WDATA_1[38];1
WDATA_1[39];1
WDATA_1[40];1
WDATA_1[41];1
WDATA_1[42];1
WDATA_1[43];1
WDATA_1[44];1
WDATA_1[45];1
WDATA_1[46];1
WDATA_1[47];1
WDATA_1[48];1
WDATA_1[49];1
WDATA_1[50];1
WDATA_1[51];1
WDATA_1[52];1
WDATA_1[53];1
WDATA_1[54];1
WDATA_1[55];1
WDATA_1[56];1
WDATA_1[57];1
WDATA_1[58];1
WDATA_1[59];1
WDATA_1[60];1
WDATA_1[61];1
WDATA_1[62];1
WDATA_1[63];1
WDATA_2[0];1
WDATA_2[1];1
WDATA_2[2];1
WDATA_2[3];1
WDATA_2[4];1
WDATA_2[5];1
WDATA_2[6];1
WDATA_2[7];1
WDATA_2[8];1
WDATA_2[9];1
WDATA_2[10];1
WDATA_2[11];1
WDATA_2[12];1
WDATA_2[13];1
WDATA_2[14];1
WDATA_2[15];1
WDATA_2[16];1
WDATA_2[17];1
WDATA_2[18];1
WDATA_2[19];1
WDATA_2[20];1
WDATA_2[21];1
WDATA_2[22];1
WDATA_2[23];1
WDATA_2[24];1
WDATA_2[25];1
WDATA_2[26];1
WDATA_2[27];1
WDATA_2[28];1
WDATA_2[29];1
WDATA_2[30];1
WDATA_2[31];1
WDATA_2[32];1
WDATA_2[33];1
WDATA_2[34];1
WDATA_2[35];1
WDATA_2[36];1
WDATA_2[37];1
WDATA_2[38];1
WDATA_2[39];1
WDATA_2[40];1
WDATA_2[41];1
WDATA_2[42];1
WDATA_2[43];1
WDATA_2[44];1
WDATA_2[45];1
WDATA_2[46];1
WDATA_2[47];1
WDATA_2[48];1
WDATA_2[49];1
WDATA_2[50];1
WDATA_2[51];1
WDATA_2[52];1
WDATA_2[53];1
WDATA_2[54];1
WDATA_2[55];1
WDATA_2[56];1
WDATA_2[57];1
WDATA_2[58];1
WDATA_2[59];1
WDATA_2[60];1
WDATA_2[61];1
WDATA_2[62];1
WDATA_2[63];1
WLAST_0;1
WLAST_1;1
WLAST_2;1
WSTRB_0[0];1
WSTRB_0[1];1
WSTRB_0[2];1
WSTRB_0[3];1
WSTRB_0[4];1
WSTRB_0[5];1
WSTRB_0[6];1
WSTRB_0[7];1
WSTRB_0[8];1
WSTRB_0[9];1
WSTRB_0[10];1
WSTRB_0[11];1
WSTRB_0[12];1
WSTRB_0[13];1
WSTRB_0[14];1
WSTRB_0[15];1
WSTRB_1[0];1
WSTRB_1[1];1
WSTRB_1[2];1
WSTRB_1[3];1
WSTRB_1[4];1
WSTRB_1[5];1
WSTRB_1[6];1
WSTRB_1[7];1
WSTRB_2[0];1
WSTRB_2[1];1
WSTRB_2[2];1
WSTRB_2[3];1
WSTRB_2[4];1
WSTRB_2[5];1
WSTRB_2[6];1
WSTRB_2[7];1
WVALID_0;1
WVALID_1;1
WVALID_2;1

Inst
u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CPHASE0[0];1
CPHASE0[1];1
CPHASE0[2];1
CPHASE0[3];1
CPHASE0[4];1
CPHASE0[5];1
CPHASE0[6];1
CPHASE0[7];1
CPHASE0[8];1
CPHASE0[9];1
CPHASE1[0];1
CPHASE1[1];1
CPHASE1[2];1
CPHASE1[3];1
CPHASE1[4];1
CPHASE1[5];1
CPHASE1[6];1
CPHASE1[7];1
CPHASE1[8];1
CPHASE1[9];1
CPHASE2[0];1
CPHASE2[1];1
CPHASE2[2];1
CPHASE2[3];1
CPHASE2[4];1
CPHASE2[5];1
CPHASE2[6];1
CPHASE2[7];1
CPHASE2[8];1
CPHASE2[9];1
CPHASE3[0];1
CPHASE3[1];1
CPHASE3[2];1
CPHASE3[3];1
CPHASE3[4];1
CPHASE3[5];1
CPHASE3[6];1
CPHASE3[7];1
CPHASE3[8];1
CPHASE3[9];1
CPHASE4[0];1
CPHASE4[1];1
CPHASE4[2];1
CPHASE4[3];1
CPHASE4[4];1
CPHASE4[5];1
CPHASE4[6];1
CPHASE4[7];1
CPHASE4[8];1
CPHASE4[9];1
CPHASEF[0];1
CPHASEF[1];1
CPHASEF[2];1
CPHASEF[3];1
CPHASEF[4];1
CPHASEF[5];1
CPHASEF[6];1
CPHASEF[7];1
CPHASEF[8];1
CPHASEF[9];1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
DUTYF[0];1
DUTYF[1];1
DUTYF[2];1
DUTYF[3];1
DUTYF[4];1
DUTYF[5];1
DUTYF[6];1
DUTYF[7];1
DUTYF[8];1
DUTYF[9];1
PFDEN;1
PHASE0[0];1
PHASE0[1];1
PHASE0[2];1
PHASE1[0];1
PHASE1[1];1
PHASE1[2];1
PHASE2[0];1
PHASE2[1];1
PHASE2[2];1
PHASE3[0];1
PHASE3[1];1
PHASE3[2];1
PHASE4[0];1
PHASE4[1];1
PHASE4[2];1
PHASEF[0];1
PHASEF[1];1
PHASEF[2];1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RST;1
RSTODIV_PHASE;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N538/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N58_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N187_mux31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N218_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N549_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N218_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N92.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N92.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N128/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_25/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N108_1_27/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N597/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N92.lt_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux11_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_67/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N58_33/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N301_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N218_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N218_45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[17]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N800/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_led_disp/N40_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N721/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awvalid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_14/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[31:0]_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N29_mux31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[10]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N301_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N65_7[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N58_41/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[10]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_2/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N45/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_wlast/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/axi_wvalid/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_55/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[24]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[28]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[21]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[23]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N277/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[25]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[26]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_59/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/error_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[29]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[27]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[30]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N114_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/wr_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/N0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/wr_data[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_fsm[3:0]_32_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_fsm[3:0]_54/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_2_13/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/init_addr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/wrfifo_en_ctrl/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_ddr_test/N6_mux27_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/wr_data[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/N892_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux9_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/rd_valid/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/rd_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N116_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux27_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux27_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux27_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N37_mux27_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/N63.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr_test/N63.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr_test/N63.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr_test/N63.eq_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ddr_test/N37_mux27_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/init_done_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/init_done_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/rd_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[25]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt[27]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[11]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[12]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[13]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[14]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr_test/rd_cnt_d0[15]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/N37_mux11_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/wr_data[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr_test/wr_cnt[27]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ddr_test/wr_data[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_data[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/wr_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ddr_test/N6_mux27_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr_test/rd_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_led_disp/N40_51/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_led_disp/N40_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N40_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N40_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N9_mux8_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N9_mux16_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N40_46/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_11[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N9_mux17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/N43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/led_error/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_led_disp/init_done_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_led_disp/init_done_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_led_disp/N40_47/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_led_disp/led_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_led_disp/led_cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N258_1_7/LUT7_inst_perm;gopLUT7
Pin
L6OUTA;2
L6OUTB;2
L7OUT;2
Z;2
A0;1
A1;1
A2;1
A3;1
A4;1
B0;1
B1;1
B2;1
B3;1
B4;1
C0;1
C1;1
C2;1
C3;1
C4;1
D0;1
D1;1
D2;1
D3;1
D4;1
M0;1
M1;1
M2;1

Inst
u_led_disp/led_ddr_init_done/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_led_disp/N9_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
CLKROUTE_0;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_1;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_2;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
CLKROUTE_3;gopCLKROUTE
Pin
Z;2
L7in;1
M;1

Inst
BUFROUTE_0;gopRCLKBUF
Pin
CLKOUT;2
CLKIN;1

Net
_N0;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
clkout0_wl_0;
ddr_init_done;
error_flag;
iolotcmp_in_0;
iolotcmp_in_1;
iolotcmp_out_0;
iolotcmp_out_1;
iolotcmp_ts_0;
iolotcmp_ts_1;
iolotcmp_tsout_0;
iolotcmp_tsout_1;
led_ddr_init_done;
led_ddr_init_done_obuf/ntO;
led_error;
led_error_obuf/ntO;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_led_ddr_init_done;
nt_led_error;
nt_sys_clk;
nt_sys_rst_n;
ntclkbufg_0;
ntclkbufg_1;
ntclkbufg_2;
pad_casn_ch0;
pad_cke_ch0;
pad_csn_ch0;
pad_ddr_clk_w;
pad_ddr_clkn_w;
pad_loop_in;
pad_loop_in_h;
pad_loop_out;
pad_loop_out_h;
pad_odt_ch0;
pad_rasn_ch0;
pad_rstn_ch0;
pad_wen_ch0;
rd_en;
sys_clk;
sys_clk_ibuf/ntD;
sys_rst_n;
sys_rst_n_ibuf/ntD;
u_ddr3_top/N58;
u_ddr3_top/axi_arready;
u_ddr3_top/axi_arvalid;
u_ddr3_top/axi_awready;
u_ddr3_top/axi_awvalid;
u_ddr3_top/axi_clk;
u_ddr3_top/axi_rlast;
u_ddr3_top/axi_rvalid;
u_ddr3_top/axi_wlast;
u_ddr3_top/axi_wready;
u_ddr3_top/axi_wvalid;
u_ddr3_top/u_ddr3_fifo_ctrl/N0;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1118;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1120;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1122;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1124;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1129;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1131;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1133;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1135;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1137;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N1139;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4014;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4026;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4028;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4029;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4030;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4032;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4033;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rempty;
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wfull;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1051;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1053;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1055;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1057;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1103;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1105;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1107;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1109;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1111;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N1113;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4011;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4013;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4015;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4020;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4025;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4031;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rempty;
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wfull;
u_ddr3_top/u_ddr3_ip/ddrc_core_clk;
u_ddr3_top/u_ddr3_ip/ddrc_penable;
u_ddr3_top/u_ddr3_ip/ddrc_preset;
u_ddr3_top/u_ddr3_ip/ddrc_pwrite;
u_ddr3_top/u_ddr3_ip/global_reset_n;
u_ddr3_top/u_ddr3_ip/pll_lock;
u_ddr3_top/u_ddr3_ip/pll_pclk;
u_ddr3_top/u_ddr3_ip/pll_phy_clk_gate;
u_ddr3_top/u_ddr3_ip/pll_rst;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/ddrc_axi_reset1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/ddrc_ddrc_rst;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/ddrc_psel;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/pready;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N3;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N104;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N110;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1341;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1343;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1345;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1346;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1347;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1349;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1351;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1352;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1353;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1354;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1355;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3338;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3347;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3903;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N3904;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_done;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_init_start;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_axi_reset0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_penable;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_preset;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/init_psel;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N383;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N61;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N1183;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/_N1185;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_rst_req;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_done;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_start;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_lock;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_ack;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_ack_rst_ctrl;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_iorst_ack;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_iorst_req;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_n;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_update_req_rst_ctrl;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/srb_dqs_rstn;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/srb_iol_rst;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/srb_rst_dll;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N100;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N3792;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/_N3923;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N273;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N285;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N287;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N292;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N300;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N1334;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N1336;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N1338;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N1383;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N1393;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3877;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3879;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3893;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3894;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3896;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/_N3899;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/rst_flag;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N23;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d2;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d3;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N59;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N61;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N76;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N78;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N295;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N301;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N368;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N371;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N381;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N387;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N410;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N417;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N426;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N457;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N638;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1144;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1146;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1148;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1150;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1152;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1154;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1156;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1160;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1162;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1167;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1169;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1171;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1175;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1177;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1179;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3511;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3803;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3821;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3822;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3825;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3829;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3910;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3919;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3929;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3939;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3940;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N3943;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_pos;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_req;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dll_freeze;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_mem_rst_en;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_rst_dll;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_update_n;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dgts_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dgts_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_gatei_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_gatei_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdel_ov_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdel_ov_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_valid_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_valid_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ov_h;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ov_l;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_gate_to_loop_0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_gate_to_loop_0_in;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_gate_to_loop_1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_gate_to_loop_1_in;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/ntDIFFIN;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/ntDIFFIN;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_03_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_06_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_07_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_10_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_11_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntDO_CMP;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntO0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntO1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntT0;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntT1;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/ntTO_CMP;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_27_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_28_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_29_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_32_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_33_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/ntI;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/ntO;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/ntT;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_02;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_di;
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_reset_n;
u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/ntCLKFB;
u_ddr3_top/u_rw_ctrl_128bit/N29;
u_ddr3_top/u_rw_ctrl_128bit/N102;
u_ddr3_top/u_rw_ctrl_128bit/N187;
u_ddr3_top/u_rw_ctrl_128bit/N260;
u_ddr3_top/u_rw_ctrl_128bit/N459;
u_ddr3_top/u_rw_ctrl_128bit/N538;
u_ddr3_top/u_rw_ctrl_128bit/N568;
u_ddr3_top/u_rw_ctrl_128bit/N597;
u_ddr3_top/u_rw_ctrl_128bit/N615;
u_ddr3_top/u_rw_ctrl_128bit/N721;
u_ddr3_top/u_rw_ctrl_128bit/N800;
u_ddr3_top/u_rw_ctrl_128bit/_N1189;
u_ddr3_top/u_rw_ctrl_128bit/_N1191;
u_ddr3_top/u_rw_ctrl_128bit/_N1193;
u_ddr3_top/u_rw_ctrl_128bit/_N1195;
u_ddr3_top/u_rw_ctrl_128bit/_N1197;
u_ddr3_top/u_rw_ctrl_128bit/_N1199;
u_ddr3_top/u_rw_ctrl_128bit/_N1201;
u_ddr3_top/u_rw_ctrl_128bit/_N1203;
u_ddr3_top/u_rw_ctrl_128bit/_N1205;
u_ddr3_top/u_rw_ctrl_128bit/_N1207;
u_ddr3_top/u_rw_ctrl_128bit/_N1209;
u_ddr3_top/u_rw_ctrl_128bit/_N1213;
u_ddr3_top/u_rw_ctrl_128bit/_N1215;
u_ddr3_top/u_rw_ctrl_128bit/_N1217;
u_ddr3_top/u_rw_ctrl_128bit/_N1219;
u_ddr3_top/u_rw_ctrl_128bit/_N1221;
u_ddr3_top/u_rw_ctrl_128bit/_N1223;
u_ddr3_top/u_rw_ctrl_128bit/_N1225;
u_ddr3_top/u_rw_ctrl_128bit/_N1227;
u_ddr3_top/u_rw_ctrl_128bit/_N1229;
u_ddr3_top/u_rw_ctrl_128bit/_N1231;
u_ddr3_top/u_rw_ctrl_128bit/_N1233;
u_ddr3_top/u_rw_ctrl_128bit/_N1235;
u_ddr3_top/u_rw_ctrl_128bit/_N1237;
u_ddr3_top/u_rw_ctrl_128bit/_N1239;
u_ddr3_top/u_rw_ctrl_128bit/_N1241;
u_ddr3_top/u_rw_ctrl_128bit/_N1244;
u_ddr3_top/u_rw_ctrl_128bit/_N1246;
u_ddr3_top/u_rw_ctrl_128bit/_N1248;
u_ddr3_top/u_rw_ctrl_128bit/_N1250;
u_ddr3_top/u_rw_ctrl_128bit/_N1254;
u_ddr3_top/u_rw_ctrl_128bit/_N1256;
u_ddr3_top/u_rw_ctrl_128bit/_N1258;
u_ddr3_top/u_rw_ctrl_128bit/_N1260;
u_ddr3_top/u_rw_ctrl_128bit/_N1262;
u_ddr3_top/u_rw_ctrl_128bit/_N1264;
u_ddr3_top/u_rw_ctrl_128bit/_N1266;
u_ddr3_top/u_rw_ctrl_128bit/_N1268;
u_ddr3_top/u_rw_ctrl_128bit/_N1270;
u_ddr3_top/u_rw_ctrl_128bit/_N1272;
u_ddr3_top/u_rw_ctrl_128bit/_N1274;
u_ddr3_top/u_rw_ctrl_128bit/_N1813;
u_ddr3_top/u_rw_ctrl_128bit/_N3320;
u_ddr3_top/u_rw_ctrl_128bit/_N3332;
u_ddr3_top/u_rw_ctrl_128bit/_N3333;
u_ddr3_top/u_rw_ctrl_128bit/_N3423;
u_ddr3_top/u_rw_ctrl_128bit/_N3424;
u_ddr3_top/u_rw_ctrl_128bit/_N3431;
u_ddr3_top/u_rw_ctrl_128bit/_N3435;
u_ddr3_top/u_rw_ctrl_128bit/_N3437;
u_ddr3_top/u_rw_ctrl_128bit/_N3767;
u_ddr3_top/u_rw_ctrl_128bit/_N3768;
u_ddr3_top/u_rw_ctrl_128bit/_N3769;
u_ddr3_top/u_rw_ctrl_128bit/_N3777;
u_ddr3_top/u_rw_ctrl_128bit/_N3778;
u_ddr3_top/u_rw_ctrl_128bit/_N3779;
u_ddr3_top/u_rw_ctrl_128bit/_N3780;
u_ddr3_top/u_rw_ctrl_128bit/_N3783;
u_ddr3_top/u_rw_ctrl_128bit/_N3784;
u_ddr3_top/u_rw_ctrl_128bit/_N3785;
u_ddr3_top/u_rw_ctrl_128bit/_N3858;
u_ddr3_top/u_rw_ctrl_128bit/_N3889;
u_ddr3_top/u_rw_ctrl_128bit/_N3913;
u_ddr3_top/u_rw_ctrl_128bit/_N3956;
u_ddr3_top/u_rw_ctrl_128bit/_N3993;
u_ddr3_top/u_rw_ctrl_128bit/_N3996;
u_ddr3_top/u_rw_ctrl_128bit/_N4009;
u_ddr3_top/u_rw_ctrl_128bit/init_start;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4;
u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5;
u_ddr3_top/wrfifo_en_ctrl;
u_ddr_test/N7;
u_ddr_test/_N991;
u_ddr_test/_N993;
u_ddr_test/_N1278;
u_ddr_test/_N1280;
u_ddr_test/_N1282;
u_ddr_test/_N1284;
u_ddr_test/_N1286;
u_ddr_test/_N1288;
u_ddr_test/_N1290;
u_ddr_test/_N1292;
u_ddr_test/_N1294;
u_ddr_test/_N1296;
u_ddr_test/_N1298;
u_ddr_test/_N1300;
u_ddr_test/_N1302;
u_ddr_test/_N1305;
u_ddr_test/_N1307;
u_ddr_test/_N1309;
u_ddr_test/_N1311;
u_ddr_test/_N1313;
u_ddr_test/_N1315;
u_ddr_test/_N1317;
u_ddr_test/_N1319;
u_ddr_test/_N1321;
u_ddr_test/_N1323;
u_ddr_test/_N1325;
u_ddr_test/_N1327;
u_ddr_test/_N1329;
u_ddr_test/_N3771;
u_ddr_test/_N3774;
u_ddr_test/_N3775;
u_ddr_test/_N3806;
u_ddr_test/_N3853;
u_ddr_test/_N3854;
u_ddr_test/_N3964;
u_ddr_test/_N3965;
u_ddr_test/_N3966;
u_ddr_test/_N3967;
u_ddr_test/_N3976;
u_ddr_test/_N3977;
u_ddr_test/init_done_d0;
u_ddr_test/init_done_d1;
u_ddr_test/rd_valid;
u_led_disp/N40;
u_led_disp/N43;
u_led_disp/_N499;
u_led_disp/_N513;
u_led_disp/_N1025;
u_led_disp/_N1027;
u_led_disp/_N1029;
u_led_disp/_N1031;
u_led_disp/_N1033;
u_led_disp/_N1035;
u_led_disp/_N1037;
u_led_disp/_N1039;
u_led_disp/_N1041;
u_led_disp/_N1043;
u_led_disp/_N1045;
u_led_disp/_N1047;
u_led_disp/_N3349;
u_led_disp/_N3787;
u_led_disp/_N3788;
u_led_disp/_N3789;
u_led_disp/_N3790;
u_led_disp/_N3808;
u_led_disp/_N3869;
u_led_disp/_N3892;
u_led_disp/init_done_d0;
u_led_disp/init_done_d1;
wr_en;
nt_pad_addr_ch0[0];
nt_pad_addr_ch0[1];
nt_pad_addr_ch0[2];
nt_pad_addr_ch0[3];
nt_pad_addr_ch0[4];
nt_pad_addr_ch0[5];
nt_pad_addr_ch0[6];
nt_pad_addr_ch0[7];
nt_pad_addr_ch0[8];
nt_pad_addr_ch0[9];
nt_pad_addr_ch0[10];
nt_pad_addr_ch0[11];
nt_pad_addr_ch0[12];
nt_pad_addr_ch0[13];
nt_pad_addr_ch0[14];
nt_pad_addr_ch0[15];
nt_pad_ba_ch0[0];
nt_pad_ba_ch0[1];
nt_pad_ba_ch0[2];
nt_pad_dm_rdqs_ch0[0];
nt_pad_dm_rdqs_ch0[1];
nt_pad_dq_ch0[0];
nt_pad_dq_ch0[1];
nt_pad_dq_ch0[2];
nt_pad_dq_ch0[3];
nt_pad_dq_ch0[4];
nt_pad_dq_ch0[5];
nt_pad_dq_ch0[6];
nt_pad_dq_ch0[7];
nt_pad_dq_ch0[8];
nt_pad_dq_ch0[9];
nt_pad_dq_ch0[10];
nt_pad_dq_ch0[11];
nt_pad_dq_ch0[12];
nt_pad_dq_ch0[13];
nt_pad_dq_ch0[14];
nt_pad_dq_ch0[15];
nt_pad_dqs_ch0[0];
nt_pad_dqs_ch0[1];
nt_pad_dqsn_ch0[0];
nt_pad_dqsn_ch0[1];
rd_data[0];
rd_data[1];
rd_data[2];
rd_data[3];
rd_data[4];
rd_data[5];
rd_data[6];
rd_data[7];
rd_data[8];
rd_data[9];
rd_data[10];
rd_data[11];
rd_data[12];
rd_data[13];
rd_data[14];
rd_data[15];
u_ddr3_top/axi_araddr [10];
u_ddr3_top/axi_araddr [11];
u_ddr3_top/axi_araddr [12];
u_ddr3_top/axi_araddr [13];
u_ddr3_top/axi_araddr [14];
u_ddr3_top/axi_araddr [15];
u_ddr3_top/axi_araddr [16];
u_ddr3_top/axi_araddr [17];
u_ddr3_top/axi_araddr [18];
u_ddr3_top/axi_araddr [19];
u_ddr3_top/axi_araddr [20];
u_ddr3_top/axi_araddr [21];
u_ddr3_top/axi_araddr [22];
u_ddr3_top/axi_araddr [23];
u_ddr3_top/axi_araddr [24];
u_ddr3_top/axi_araddr [25];
u_ddr3_top/axi_arlen [0];
u_ddr3_top/axi_awaddr [10];
u_ddr3_top/axi_awaddr [11];
u_ddr3_top/axi_awaddr [12];
u_ddr3_top/axi_awaddr [13];
u_ddr3_top/axi_awaddr [14];
u_ddr3_top/axi_awaddr [15];
u_ddr3_top/axi_awaddr [16];
u_ddr3_top/axi_awaddr [17];
u_ddr3_top/axi_awaddr [18];
u_ddr3_top/axi_awaddr [19];
u_ddr3_top/axi_awaddr [20];
u_ddr3_top/axi_awaddr [21];
u_ddr3_top/axi_awaddr [22];
u_ddr3_top/axi_awaddr [23];
u_ddr3_top/axi_awaddr [24];
u_ddr3_top/axi_awaddr [25];
u_ddr3_top/axi_rdata [0];
u_ddr3_top/axi_rdata [1];
u_ddr3_top/axi_rdata [2];
u_ddr3_top/axi_rdata [3];
u_ddr3_top/axi_rdata [4];
u_ddr3_top/axi_rdata [5];
u_ddr3_top/axi_rdata [6];
u_ddr3_top/axi_rdata [7];
u_ddr3_top/axi_rdata [8];
u_ddr3_top/axi_rdata [9];
u_ddr3_top/axi_rdata [10];
u_ddr3_top/axi_rdata [11];
u_ddr3_top/axi_rdata [12];
u_ddr3_top/axi_rdata [13];
u_ddr3_top/axi_rdata [14];
u_ddr3_top/axi_rdata [15];
u_ddr3_top/axi_rdata [16];
u_ddr3_top/axi_rdata [17];
u_ddr3_top/axi_rdata [18];
u_ddr3_top/axi_rdata [19];
u_ddr3_top/axi_rdata [20];
u_ddr3_top/axi_rdata [21];
u_ddr3_top/axi_rdata [22];
u_ddr3_top/axi_rdata [23];
u_ddr3_top/axi_rdata [24];
u_ddr3_top/axi_rdata [25];
u_ddr3_top/axi_rdata [26];
u_ddr3_top/axi_rdata [27];
u_ddr3_top/axi_rdata [28];
u_ddr3_top/axi_rdata [29];
u_ddr3_top/axi_rdata [30];
u_ddr3_top/axi_rdata [31];
u_ddr3_top/axi_rdata [32];
u_ddr3_top/axi_rdata [33];
u_ddr3_top/axi_rdata [34];
u_ddr3_top/axi_rdata [35];
u_ddr3_top/axi_rdata [36];
u_ddr3_top/axi_rdata [37];
u_ddr3_top/axi_rdata [38];
u_ddr3_top/axi_rdata [39];
u_ddr3_top/axi_rdata [40];
u_ddr3_top/axi_rdata [41];
u_ddr3_top/axi_rdata [42];
u_ddr3_top/axi_rdata [43];
u_ddr3_top/axi_rdata [44];
u_ddr3_top/axi_rdata [45];
u_ddr3_top/axi_rdata [46];
u_ddr3_top/axi_rdata [47];
u_ddr3_top/axi_rdata [48];
u_ddr3_top/axi_rdata [49];
u_ddr3_top/axi_rdata [50];
u_ddr3_top/axi_rdata [51];
u_ddr3_top/axi_rdata [52];
u_ddr3_top/axi_rdata [53];
u_ddr3_top/axi_rdata [54];
u_ddr3_top/axi_rdata [55];
u_ddr3_top/axi_rdata [56];
u_ddr3_top/axi_rdata [57];
u_ddr3_top/axi_rdata [58];
u_ddr3_top/axi_rdata [59];
u_ddr3_top/axi_rdata [60];
u_ddr3_top/axi_rdata [61];
u_ddr3_top/axi_rdata [62];
u_ddr3_top/axi_rdata [63];
u_ddr3_top/axi_rdata [64];
u_ddr3_top/axi_rdata [65];
u_ddr3_top/axi_rdata [66];
u_ddr3_top/axi_rdata [67];
u_ddr3_top/axi_rdata [68];
u_ddr3_top/axi_rdata [69];
u_ddr3_top/axi_rdata [70];
u_ddr3_top/axi_rdata [71];
u_ddr3_top/axi_rdata [72];
u_ddr3_top/axi_rdata [73];
u_ddr3_top/axi_rdata [74];
u_ddr3_top/axi_rdata [75];
u_ddr3_top/axi_rdata [76];
u_ddr3_top/axi_rdata [77];
u_ddr3_top/axi_rdata [78];
u_ddr3_top/axi_rdata [79];
u_ddr3_top/axi_rdata [80];
u_ddr3_top/axi_rdata [81];
u_ddr3_top/axi_rdata [82];
u_ddr3_top/axi_rdata [83];
u_ddr3_top/axi_rdata [84];
u_ddr3_top/axi_rdata [85];
u_ddr3_top/axi_rdata [86];
u_ddr3_top/axi_rdata [87];
u_ddr3_top/axi_rdata [88];
u_ddr3_top/axi_rdata [89];
u_ddr3_top/axi_rdata [90];
u_ddr3_top/axi_rdata [91];
u_ddr3_top/axi_rdata [92];
u_ddr3_top/axi_rdata [93];
u_ddr3_top/axi_rdata [94];
u_ddr3_top/axi_rdata [95];
u_ddr3_top/axi_rdata [96];
u_ddr3_top/axi_rdata [97];
u_ddr3_top/axi_rdata [98];
u_ddr3_top/axi_rdata [99];
u_ddr3_top/axi_rdata [100];
u_ddr3_top/axi_rdata [101];
u_ddr3_top/axi_rdata [102];
u_ddr3_top/axi_rdata [103];
u_ddr3_top/axi_rdata [104];
u_ddr3_top/axi_rdata [105];
u_ddr3_top/axi_rdata [106];
u_ddr3_top/axi_rdata [107];
u_ddr3_top/axi_rdata [108];
u_ddr3_top/axi_rdata [109];
u_ddr3_top/axi_rdata [110];
u_ddr3_top/axi_rdata [111];
u_ddr3_top/axi_rdata [112];
u_ddr3_top/axi_rdata [113];
u_ddr3_top/axi_rdata [114];
u_ddr3_top/axi_rdata [115];
u_ddr3_top/axi_rdata [116];
u_ddr3_top/axi_rdata [117];
u_ddr3_top/axi_rdata [118];
u_ddr3_top/axi_rdata [119];
u_ddr3_top/axi_rdata [120];
u_ddr3_top/axi_rdata [121];
u_ddr3_top/axi_rdata [122];
u_ddr3_top/axi_rdata [123];
u_ddr3_top/axi_rdata [124];
u_ddr3_top/axi_rdata [125];
u_ddr3_top/axi_rdata [126];
u_ddr3_top/axi_rdata [127];
u_ddr3_top/axi_wdata [0];
u_ddr3_top/axi_wdata [1];
u_ddr3_top/axi_wdata [2];
u_ddr3_top/axi_wdata [3];
u_ddr3_top/axi_wdata [4];
u_ddr3_top/axi_wdata [5];
u_ddr3_top/axi_wdata [6];
u_ddr3_top/axi_wdata [7];
u_ddr3_top/axi_wdata [8];
u_ddr3_top/axi_wdata [9];
u_ddr3_top/axi_wdata [10];
u_ddr3_top/axi_wdata [11];
u_ddr3_top/axi_wdata [12];
u_ddr3_top/axi_wdata [13];
u_ddr3_top/axi_wdata [14];
u_ddr3_top/axi_wdata [15];
u_ddr3_top/axi_wdata [16];
u_ddr3_top/axi_wdata [17];
u_ddr3_top/axi_wdata [18];
u_ddr3_top/axi_wdata [19];
u_ddr3_top/axi_wdata [20];
u_ddr3_top/axi_wdata [21];
u_ddr3_top/axi_wdata [22];
u_ddr3_top/axi_wdata [23];
u_ddr3_top/axi_wdata [24];
u_ddr3_top/axi_wdata [25];
u_ddr3_top/axi_wdata [26];
u_ddr3_top/axi_wdata [27];
u_ddr3_top/axi_wdata [28];
u_ddr3_top/axi_wdata [29];
u_ddr3_top/axi_wdata [30];
u_ddr3_top/axi_wdata [31];
u_ddr3_top/axi_wdata [32];
u_ddr3_top/axi_wdata [33];
u_ddr3_top/axi_wdata [34];
u_ddr3_top/axi_wdata [35];
u_ddr3_top/axi_wdata [36];
u_ddr3_top/axi_wdata [37];
u_ddr3_top/axi_wdata [38];
u_ddr3_top/axi_wdata [39];
u_ddr3_top/axi_wdata [40];
u_ddr3_top/axi_wdata [41];
u_ddr3_top/axi_wdata [42];
u_ddr3_top/axi_wdata [43];
u_ddr3_top/axi_wdata [44];
u_ddr3_top/axi_wdata [45];
u_ddr3_top/axi_wdata [46];
u_ddr3_top/axi_wdata [47];
u_ddr3_top/axi_wdata [48];
u_ddr3_top/axi_wdata [49];
u_ddr3_top/axi_wdata [50];
u_ddr3_top/axi_wdata [51];
u_ddr3_top/axi_wdata [52];
u_ddr3_top/axi_wdata [53];
u_ddr3_top/axi_wdata [54];
u_ddr3_top/axi_wdata [55];
u_ddr3_top/axi_wdata [56];
u_ddr3_top/axi_wdata [57];
u_ddr3_top/axi_wdata [58];
u_ddr3_top/axi_wdata [59];
u_ddr3_top/axi_wdata [60];
u_ddr3_top/axi_wdata [61];
u_ddr3_top/axi_wdata [62];
u_ddr3_top/axi_wdata [63];
u_ddr3_top/axi_wdata [64];
u_ddr3_top/axi_wdata [65];
u_ddr3_top/axi_wdata [66];
u_ddr3_top/axi_wdata [67];
u_ddr3_top/axi_wdata [68];
u_ddr3_top/axi_wdata [69];
u_ddr3_top/axi_wdata [70];
u_ddr3_top/axi_wdata [71];
u_ddr3_top/axi_wdata [72];
u_ddr3_top/axi_wdata [73];
u_ddr3_top/axi_wdata [74];
u_ddr3_top/axi_wdata [75];
u_ddr3_top/axi_wdata [76];
u_ddr3_top/axi_wdata [77];
u_ddr3_top/axi_wdata [78];
u_ddr3_top/axi_wdata [79];
u_ddr3_top/axi_wdata [80];
u_ddr3_top/axi_wdata [81];
u_ddr3_top/axi_wdata [82];
u_ddr3_top/axi_wdata [83];
u_ddr3_top/axi_wdata [84];
u_ddr3_top/axi_wdata [85];
u_ddr3_top/axi_wdata [86];
u_ddr3_top/axi_wdata [87];
u_ddr3_top/axi_wdata [88];
u_ddr3_top/axi_wdata [89];
u_ddr3_top/axi_wdata [90];
u_ddr3_top/axi_wdata [91];
u_ddr3_top/axi_wdata [92];
u_ddr3_top/axi_wdata [93];
u_ddr3_top/axi_wdata [94];
u_ddr3_top/axi_wdata [95];
u_ddr3_top/axi_wdata [96];
u_ddr3_top/axi_wdata [97];
u_ddr3_top/axi_wdata [98];
u_ddr3_top/axi_wdata [99];
u_ddr3_top/axi_wdata [100];
u_ddr3_top/axi_wdata [101];
u_ddr3_top/axi_wdata [102];
u_ddr3_top/axi_wdata [103];
u_ddr3_top/axi_wdata [104];
u_ddr3_top/axi_wdata [105];
u_ddr3_top/axi_wdata [106];
u_ddr3_top/axi_wdata [107];
u_ddr3_top/axi_wdata [108];
u_ddr3_top/axi_wdata [109];
u_ddr3_top/axi_wdata [110];
u_ddr3_top/axi_wdata [111];
u_ddr3_top/axi_wdata [112];
u_ddr3_top/axi_wdata [113];
u_ddr3_top/axi_wdata [114];
u_ddr3_top/axi_wdata [115];
u_ddr3_top/axi_wdata [116];
u_ddr3_top/axi_wdata [117];
u_ddr3_top/axi_wdata [118];
u_ddr3_top/axi_wdata [119];
u_ddr3_top/axi_wdata [120];
u_ddr3_top/axi_wdata [121];
u_ddr3_top/axi_wdata [122];
u_ddr3_top/axi_wdata [123];
u_ddr3_top/axi_wdata [124];
u_ddr3_top/axi_wdata [125];
u_ddr3_top/axi_wdata [126];
u_ddr3_top/axi_wdata [127];
u_ddr3_top/rfifo_wcount [6];
u_ddr3_top/rfifo_wcount [7];
u_ddr3_top/rfifo_wcount [8];
u_ddr3_top/rfifo_wcount [9];
u_ddr3_top/rfifo_wcount [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.co [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.co [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb1 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb8 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb10 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb10 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb10 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb10 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb10 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb11 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb11 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb11 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb11 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb11 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb12 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb12 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb12 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb12 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/nb12 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rbin [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2_b [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wbin [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr1 [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2 [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2_b [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wwptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/wr_addr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.co [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.co [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.co [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb3 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb8 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb10 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb10 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb10 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb10 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb10 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb11 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/nb12 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rbin [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rrptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr1 [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2 [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rwptr2_b [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wbin [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr1 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2 [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2_b [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [12];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/rd_addr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [0];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [1];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [2];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [3];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [4];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [5];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [6];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [7];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [8];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [9];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [10];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [11];
u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/wr_addr [12];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [2];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [3];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [4];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [5];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [6];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [7];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [8];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [9];
u_ddr3_top/u_ddr3_ip/ddrc_paddr [10];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [0];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [1];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [2];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [3];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [4];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [5];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [6];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [7];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [8];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [9];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [10];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [11];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [12];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [13];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [14];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [15];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [16];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [17];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [18];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [19];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [20];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [21];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [22];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [23];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [24];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [25];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [26];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [27];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [28];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [29];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [30];
u_ddr3_top/u_ddr3_ip/ddrc_pwdata [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/prdata [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/prdata [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N122 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N131 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/rst_cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N391 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N394 [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dll_step_copy [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dqs_drift_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dqs_drift_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dqs_drift_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/dqs_drift_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/cnt [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/pll_lock_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/dqs_rst_training_high_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.co [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.co [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N471 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N473 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_cnt [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_update_d [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_d1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_last [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_cnt [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_last [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_now [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/last_dll_step [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N240 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N240 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N240 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N240 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N252 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N252 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N252 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N252 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N264 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N264 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N264 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N264 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N276 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N276 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N276 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N276 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N288 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N288 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N288 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N288 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N304 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N304 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N304 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N304 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N316 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N316 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N316 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N316 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N328 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N328 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N328 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N328 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N382 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N382 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N382 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N382 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N394 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N394 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N394 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N394 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N406 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N406 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N406 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N406 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N422 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N422 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N422 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N422 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N434 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N434 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N434 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N434 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N446 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N446 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N446 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N446 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N458 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N458 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N458 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N458 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N470 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N470 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N470 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/N470 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [32];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [33];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [34];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [36];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [37];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [40];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [41];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [42];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [43];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [44];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [45];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [46];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [47];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [48];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [49];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [51];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [52];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [55];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [56];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [57];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [58];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys [59];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl_tf2 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl_tf2 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl_tf2 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_dqs_gate_ctrl_tf2 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_gatei [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_gatei [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_gatei [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rdel_ctrl [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_read_clk_ctrl [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst_training_n [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst_training_n [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst_training_n [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst_training_n [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_rst_training_n [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_ctrl [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_wl_step [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [30];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [32];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [33];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [34];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [36];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [37];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [38];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [81];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [82];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [83];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [84];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [85];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [86];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [87];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [88];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [89];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [96];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [97];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [98];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [99];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [100];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [101];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [102];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [103];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [104];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [105];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [106];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [107];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [108];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [109];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_iodly_ctrl [110];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [32];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [33];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [34];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [36];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [37];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [40];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [41];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [42];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [43];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [44];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [45];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [46];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [47];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [48];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [49];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [51];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [52];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [55];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [56];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [57];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [58];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_lrs_regional [59];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [39];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [43];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [47];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [51];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [55];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [59];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [63];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [67];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [71];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [75];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [79];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [83];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [87];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [91];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [95];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [99];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [103];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [107];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [111];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [115];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [119];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [123];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [127];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [131];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [135];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [139];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [143];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [147];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [151];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [155];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [159];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [163];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [167];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [171];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [175];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [179];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_iol_tx_data_tf4 [183];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dll_step [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dqs_gate_ctrl_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dqs_gate_ctrl_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dqs_gate_ctrl_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_dqs_gate_ctrl_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_h [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_rdqs_step_l [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_h [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_read_clk_ctrl_l [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_h [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_ctrl_l [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_h [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ddrphy_wl_step_l [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [26];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [30];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_0 [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [26];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [30];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_1 [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_0 [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dq_w_en_1 [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_0 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_1 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_en_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_en_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_en_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_dqs_w_en_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_wpoint_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [26];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [30];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [32];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [33];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [34];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [36];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [37];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [38];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [39];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [40];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [41];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [42];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [43];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [44];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [45];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [46];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [47];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [48];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [49];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [50];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [51];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [52];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [53];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [54];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [55];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [56];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [57];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [58];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [59];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [60];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [61];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [62];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_addr [63];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ba [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [4];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [5];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [6];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [7];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [8];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [9];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [10];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [11];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [12];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [13];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [14];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [15];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [16];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [17];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [18];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [19];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [20];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [21];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [22];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [23];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [24];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [25];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [26];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [27];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [28];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [29];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [30];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [31];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [32];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [33];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [34];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [35];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [36];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [37];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [38];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [39];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [40];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [41];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [42];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [43];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [44];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [45];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [46];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [47];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [48];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [49];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [50];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [51];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [52];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [53];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [54];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ca_en [55];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cas_n [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cas_n [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cas_n [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cas_n [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ck [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ck [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ck [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ck [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cke [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cke [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cke [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cke [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cs_n [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cs_n [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cs_n [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_cs_n [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_0 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_0 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_0 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_0 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_1 [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_1 [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_1 [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_dm_1 [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_odt [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_odt [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_odt [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_odt [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ras_n [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ras_n [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ras_n [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_ras_n [3];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_we_n [0];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_we_n [1];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_we_n [2];
u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/phy_we_n [3];
u_ddr3_top/u_rw_ctrl_128bit/N92.co [2];
u_ddr3_top/u_rw_ctrl_128bit/N92.co [6];
u_ddr3_top/u_rw_ctrl_128bit/N108 [1];
u_ddr3_top/u_rw_ctrl_128bit/N108 [2];
u_ddr3_top/u_rw_ctrl_128bit/N108 [3];
u_ddr3_top/u_rw_ctrl_128bit/N108 [4];
u_ddr3_top/u_rw_ctrl_128bit/N108 [5];
u_ddr3_top/u_rw_ctrl_128bit/N108 [6];
u_ddr3_top/u_rw_ctrl_128bit/N108 [7];
u_ddr3_top/u_rw_ctrl_128bit/N108 [8];
u_ddr3_top/u_rw_ctrl_128bit/N108 [9];
u_ddr3_top/u_rw_ctrl_128bit/N108 [10];
u_ddr3_top/u_rw_ctrl_128bit/N108 [11];
u_ddr3_top/u_rw_ctrl_128bit/N108 [12];
u_ddr3_top/u_rw_ctrl_128bit/N108 [13];
u_ddr3_top/u_rw_ctrl_128bit/N108 [14];
u_ddr3_top/u_rw_ctrl_128bit/N108 [15];
u_ddr3_top/u_rw_ctrl_128bit/N108 [16];
u_ddr3_top/u_rw_ctrl_128bit/N108 [17];
u_ddr3_top/u_rw_ctrl_128bit/N108 [18];
u_ddr3_top/u_rw_ctrl_128bit/N108 [19];
u_ddr3_top/u_rw_ctrl_128bit/N108 [20];
u_ddr3_top/u_rw_ctrl_128bit/N108 [21];
u_ddr3_top/u_rw_ctrl_128bit/N108 [22];
u_ddr3_top/u_rw_ctrl_128bit/N108 [23];
u_ddr3_top/u_rw_ctrl_128bit/N108 [24];
u_ddr3_top/u_rw_ctrl_128bit/N108 [25];
u_ddr3_top/u_rw_ctrl_128bit/N108 [26];
u_ddr3_top/u_rw_ctrl_128bit/N108 [27];
u_ddr3_top/u_rw_ctrl_128bit/N108 [28];
u_ddr3_top/u_rw_ctrl_128bit/N108 [29];
u_ddr3_top/u_rw_ctrl_128bit/N987 [2];
u_ddr3_top/u_rw_ctrl_128bit/N987 [5];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [25];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [26];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [27];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [28];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [29];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [30];
u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n [31];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [25];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [26];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [27];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [28];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [29];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [30];
u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n [31];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [0];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [1];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [2];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [3];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [4];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [5];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [6];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [7];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [8];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [9];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [10];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [11];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [12];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [13];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [14];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [15];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [16];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [17];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [18];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [19];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [20];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [21];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [22];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [23];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [24];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [25];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [26];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [27];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [28];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [29];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [30];
u_ddr3_top/u_rw_ctrl_128bit/init_addr [31];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [0];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [1];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [2];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [3];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [4];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [5];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [6];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [7];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [8];
u_ddr3_top/u_rw_ctrl_128bit/lenth_cnt [9];
u_ddr3_top/wfifo_rcount [6];
u_ddr3_top/wfifo_rcount [7];
u_ddr3_top/wfifo_rcount [8];
u_ddr3_top/wfifo_rcount [9];
u_ddr3_top/wfifo_rcount [10];
u_ddr_test/N63.co [2];
u_ddr_test/N63.co [6];
u_ddr_test/N63.co [10];
u_ddr_test/rd_cnt [0];
u_ddr_test/rd_cnt [1];
u_ddr_test/rd_cnt [2];
u_ddr_test/rd_cnt [3];
u_ddr_test/rd_cnt [4];
u_ddr_test/rd_cnt [5];
u_ddr_test/rd_cnt [6];
u_ddr_test/rd_cnt [7];
u_ddr_test/rd_cnt [8];
u_ddr_test/rd_cnt [9];
u_ddr_test/rd_cnt [10];
u_ddr_test/rd_cnt [11];
u_ddr_test/rd_cnt [12];
u_ddr_test/rd_cnt [13];
u_ddr_test/rd_cnt [14];
u_ddr_test/rd_cnt [15];
u_ddr_test/rd_cnt [16];
u_ddr_test/rd_cnt [17];
u_ddr_test/rd_cnt [18];
u_ddr_test/rd_cnt [19];
u_ddr_test/rd_cnt [20];
u_ddr_test/rd_cnt [21];
u_ddr_test/rd_cnt [22];
u_ddr_test/rd_cnt [23];
u_ddr_test/rd_cnt [24];
u_ddr_test/rd_cnt [25];
u_ddr_test/rd_cnt [26];
u_ddr_test/rd_cnt [27];
u_ddr_test/rd_cnt_d0 [0];
u_ddr_test/rd_cnt_d0 [1];
u_ddr_test/rd_cnt_d0 [2];
u_ddr_test/rd_cnt_d0 [3];
u_ddr_test/rd_cnt_d0 [4];
u_ddr_test/rd_cnt_d0 [5];
u_ddr_test/rd_cnt_d0 [6];
u_ddr_test/rd_cnt_d0 [7];
u_ddr_test/rd_cnt_d0 [8];
u_ddr_test/rd_cnt_d0 [9];
u_ddr_test/rd_cnt_d0 [10];
u_ddr_test/rd_cnt_d0 [11];
u_ddr_test/rd_cnt_d0 [12];
u_ddr_test/rd_cnt_d0 [13];
u_ddr_test/rd_cnt_d0 [14];
u_ddr_test/rd_cnt_d0 [15];
u_ddr_test/wr_cnt [0];
u_ddr_test/wr_cnt [1];
u_ddr_test/wr_cnt [2];
u_ddr_test/wr_cnt [3];
u_ddr_test/wr_cnt [4];
u_ddr_test/wr_cnt [5];
u_ddr_test/wr_cnt [6];
u_ddr_test/wr_cnt [7];
u_ddr_test/wr_cnt [8];
u_ddr_test/wr_cnt [9];
u_ddr_test/wr_cnt [10];
u_ddr_test/wr_cnt [11];
u_ddr_test/wr_cnt [12];
u_ddr_test/wr_cnt [13];
u_ddr_test/wr_cnt [14];
u_ddr_test/wr_cnt [15];
u_ddr_test/wr_cnt [16];
u_ddr_test/wr_cnt [17];
u_ddr_test/wr_cnt [18];
u_ddr_test/wr_cnt [19];
u_ddr_test/wr_cnt [20];
u_ddr_test/wr_cnt [21];
u_ddr_test/wr_cnt [22];
u_ddr_test/wr_cnt [23];
u_ddr_test/wr_cnt [24];
u_ddr_test/wr_cnt [25];
u_ddr_test/wr_cnt [26];
u_ddr_test/wr_cnt [27];
u_led_disp/led_cnt [0];
u_led_disp/led_cnt [1];
u_led_disp/led_cnt [2];
u_led_disp/led_cnt [3];
u_led_disp/led_cnt [4];
u_led_disp/led_cnt [5];
u_led_disp/led_cnt [6];
u_led_disp/led_cnt [7];
u_led_disp/led_cnt [8];
u_led_disp/led_cnt [9];
u_led_disp/led_cnt [10];
u_led_disp/led_cnt [11];
u_led_disp/led_cnt [12];
u_led_disp/led_cnt [13];
u_led_disp/led_cnt [14];
u_led_disp/led_cnt [15];
u_led_disp/led_cnt [16];
u_led_disp/led_cnt [17];
u_led_disp/led_cnt [18];
u_led_disp/led_cnt [19];
u_led_disp/led_cnt [20];
u_led_disp/led_cnt [21];
u_led_disp/led_cnt [22];
u_led_disp/led_cnt [23];
u_led_disp/led_cnt [24];
wr_data[0];
wr_data[1];
wr_data[2];
wr_data[3];
wr_data[4];
wr_data[5];
wr_data[6];
wr_data[7];
wr_data[8];
wr_data[9];
wr_data[10];
wr_data[11];
wr_data[12];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;

Clock
sys_clk;1000
sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred;1001
sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred;1002
sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred;1003
sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred;1004


