// Seed: 2023501969
module module_0;
  initial $signed(31);
  ;
  logic id_1 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  inout wire _id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  parameter id_7 = -1 == 1;
  wire id_8;
  ;
  wire [id_6 : -1] id_9;
  assign id_4[-1] = -1;
  wire [1 : 1] id_10, id_11, id_12;
endmodule
