// Seed: 2003592677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4
    , id_12,
    output tri1 id_5,
    inout wire id_6,
    input wire id_7,
    input supply1 id_8,
    input tri id_9,
    output tri id_10
);
  assign id_0 = id_9 * id_9;
  assign id_5 = id_8;
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13
  ); id_14(
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(),
      .id_4((1)),
      .id_5(1),
      .id_6(1),
      .id_7(id_10),
      .id_8(1),
      .id_9(1),
      .id_10(1)
  );
  tri1 id_15 = 1;
endmodule
