<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilasynth: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilasynth
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">ILASynth: Template-based ILA Synthesis Engine</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilasynth.html">ilasynth</a></li><li class="navelem"><a class="el" href="classilasynth_1_1_verilog_export.html">VerilogExport</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ilasynth::VerilogExport Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a9245d1172a97685a76c1a7dd986a2b4b">add_always_stmt</a>(const vlg_stmt_t &amp;s)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#aa92cae77b8c135a65360c879bd5b626e">add_init_stmt</a>(const vlg_stmt_t &amp;s)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a1ffc8ca488ae2ae9d43e46833474f998">add_input</a>(const vlg_name_t &amp;n, int w)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a263e1aa64d0c0186aba8ca4c7da3f618">add_ite_stmt</a>(const vlg_stmt_t &amp;cond, const vlg_stmt_t &amp;tstmt, const vlg_stmt_t &amp;fstmt)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ade8f704c8b5a613155a6a9012d9865ee">add_mem</a>(const vlg_name_t &amp;n, int addr_width, int data_width)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a842118a494fa1eb1ccf6d76bb4a41bdd">add_output</a>(const vlg_name_t &amp;n, int w)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a7ce08f2fd4ddc819155459e1d5d23bfd">add_reg</a>(const vlg_name_t &amp;n, int w)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ad114dda05817f563f83dcd700de265c4">add_stmt</a>(const vlg_stmt_t &amp;s)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a591bbfea72d1f27c96b426813f4abe3c">add_wire</a>(const vlg_name_t &amp;n, int w)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a4959e764ce1aeead0cfbdead8961064e">always_stmts</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a83e14f047180b5d49678893199d92f85">checkMemVar</a>(const Node *n, const MemVar *&amp;mem, int &amp;fail)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a43b53b94f419ad0307f77ccb91f5efe3">clkName</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a7de45fad1dfdd89b32b54e3849c1163c">current_writes</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#abdbfb05d1c2cc413ebbbb6adda3b9ce5">exportBit</a>(const std::string &amp;name, const npair_t &amp;np)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ab898fd47950109335cac7494a3349281">exportCondWrites</a>(const std::string &amp;n, int addr_width, int data_width, const mem_write_list_t &amp;writeList)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a67001de81dac55043abf3807fd0a3b17">exportFunc</a>(const std::string &amp;name, const npair_t &amp;np)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a82b1ab51f900080d0ebcad0632415cd7">exportInp</a>(const std::string &amp;name, const npair_t &amp;np)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#aec16bad288d5165f8f0f77d230a1fc34">exportMem</a>(const std::string &amp;name, const npair_t &amp;np)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a476657f901b6fc1de9b68b683a320510">exportReg</a>(const std::string &amp;name, const npair_t &amp;np)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a4e1018d4919a9146c7e79a5410bcbc0e">exportUabs</a>(const Abstraction &amp;uabs)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a2826f6c0996899db2d84a962c85e77d9">ExternalMem</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#abb9ec52e2a421948a0f963c7cd61f18b">finalExport</a>(std::ostream &amp;)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ad3afe6a8b9eed9d37267e87fbb86d8ce">FunctionAsModule</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a21968eaaa1ac6c0c2fc94d3407aee4b5">get_width</a>(const Node *n)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a486cb1ebd56cb965605bf1ce51583abd">getArg</a>(const Node *n, int i)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#acc2f9742afaefdb684eba6805c553c44">getName</a>(const Node *n)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a6d76adf0515cab3fee97af20d7fc01cf">idCounter</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a2dc42314a86670276b5415c62edc1d50">init_stmts</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a78bbed06555d3456fa0c3c0443c8e459">inputs</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a21b1ac5616fe2c559b91c196a58a7431">ite_stmts</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#aade8b949042cfe32f59bd6e6e96af557">logicalAnd</a>(const nptr_t &amp;c1, const nptr_t &amp;c2)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ab4176b5905162b39bedbcd6528bb35e9">mem_i</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a3fe893dc95593320056bf2078e479d27">mem_o</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ac2bbb74aa3888c05979d16362f63a5f6">mems</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a20ab29f23ebf9351dc47193df054225e">moduleName</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a849a5ce85216f87460e3278cad2fb1c4">NewId</a>()</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a880e95bb97260bac97ba4a6ae2d7a196">NewId</a>(const std::string &amp;refName)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a56ccac4dcb60d7a74cbf2fe1289d846e">nmap</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ab7e4d5ac5dc5f728c7004a38dffc9877">nodeVistorFunc</a>(const Node *n)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ab0163edbc3ccdc6e1fb2fc793d04a13e">notCache</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a6df1948f6f54ae640b3f5e08165e7b0e">outputs</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a39b0f54621673afec6caf30348e9beda">past_writes</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#abbbffbfa47906ba6c56450a69bf7b6c9">preheader</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a648a403893d037aea3ebfbe3c829ed40">regs</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a0876e846294794336668528dee2c9036">rstName</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a2e1ee1502f60bc5255a6afb9d7d4a442">setModuleName</a>(const std::string &amp;modName)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ad93cf273e59ba3b03ed6de27a491d939">start_iterate</a>(const Node *n)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#afc86898dfa1caf240028e5a637e1741f">statements</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a691479a2c5ac790bba5f9a067388fbc0">translateBitvectorOp</a>(const BitvectorOp *bvop)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a5dba67936b0dab8092b8270c48682fba">translateBoolOp</a>(const BoolOp *boolop)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a1ca505cd47c2d0f19d4d9cf3415eb426">VerilogExport</a>(const std::string &amp;modName, const std::string &amp;clk, const std::string &amp;rst, const VlgExportConfig &amp;config)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#ac30989c7c1041bce0e428d81493b0f30">vexpr_map_t</a> typedef</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a984493149ca9d0a00014bf86efeeb474">visitMemNodes</a>(const Node *n, const nptr_t &amp;cond, mem_write_entry_list_stack_t &amp;writesStack)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a8108bf4c0da7285a12ffcbfb50f709d9">WidthToRange</a>(int w)</td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html#a59dcd4d8f4edc54e7c1ffaa13d61c479">wires</a></td><td class="entry"><a class="el" href="classilasynth_1_1_verilog_export.html">ilasynth::VerilogExport</a></td><td class="entry"><span class="mlabel">private</span></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
