Analysis & Synthesis report for pc
Sun Jun 10 22:08:58 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next
 11. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_state
 12. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next
 13. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state
 14. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_master_FSM:master_FSM|master_state
 15. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_slave_FSM:slave_FSM|slave_state
 16. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_master_FSM:master_FSM|master_state
 17. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM|slave_state
 18. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_state
 19. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_slave_FSM:slave_FSM|slave_state
 20. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM|master_state
 21. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_slave_FSM:slave_FSM|slave_state
 22. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_state
 23. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_slave_FSM:slave_FSM|slave_state
 24. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM|master_state
 25. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_slave_FSM:slave_FSM|slave_state
 26. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_state
 27. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_slave_FSM:slave_FSM|slave_state
 28. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM|master_state
 29. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_slave_FSM:slave_FSM|slave_state
 30. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_state
 31. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_slave_FSM:slave_FSM|slave_state
 32. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM|master_state
 33. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_slave_FSM:slave_FSM|slave_state
 34. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize
 35. State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|state
 36. State Machine - |pc8001|CONTREG_8251:CONTREG_8251|r_state
 37. State Machine - |pc8001|KEYBOARD:KEYBOARD|r_ps2_state
 38. State Machine - |pc8001|KEYBOARD:KEYBOARD|PS2:PS2|cur
 39. State Machine - |pc8001|VGA:VGA|r_dma_state
 40. State Machine - |pc8001|ukp:ukp|state
 41. Registers Protected by Synthesis
 42. Logic Cells Representing Combinational Loops
 43. Registers Removed During Synthesis
 44. Removed Registers Triggering Further Register Optimizations
 45. General Register Statistics
 46. Inverted Register Statistics
 47. Registers Packed Into Inferred Megafunctions
 48. Multiplexer Restructuring Statistics (Restructuring Performed)
 49. Source assignments for alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1
 50. Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated
 51. Source assignments for VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated
 52. Source assignments for VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated
 53. Source assignments for pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_3451:auto_generated
 54. Source assignments for pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 55. Source assignments for pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 56. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master
 57. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sef1:auto_generated
 58. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tef1:auto_generated
 59. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9972:auto_generated
 60. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 61. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 62. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 63. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 64. Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 65. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0
 66. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 67. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 68. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 69. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 70. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_bit_pipe:endofpacket_bit_pipe
 71. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1
 72. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 73. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 74. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 75. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 76. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_bit_pipe:endofpacket_bit_pipe
 77. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2
 78. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 79. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 80. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 81. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 82. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_bit_pipe:endofpacket_bit_pipe
 83. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3
 84. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
 85. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
 86. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
 87. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
 88. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_bit_pipe:endofpacket_bit_pipe
 89. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4
 90. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
 91. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
 92. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
 93. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
 94. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_bit_pipe:endofpacket_bit_pipe
 95. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5
 96. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
 97. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
 98. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
 99. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
100. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_bit_pipe:endofpacket_bit_pipe
101. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6
102. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
103. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
104. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
105. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
106. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_bit_pipe:endofpacket_bit_pipe
107. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7
108. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
109. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
110. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
111. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
112. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_bit_pipe:endofpacket_bit_pipe
113. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8
114. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
115. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
116. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
117. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
118. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_bit_pipe:endofpacket_bit_pipe
119. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9
120. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer
121. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1
122. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2
123. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3
124. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_bit_pipe:endofpacket_bit_pipe
125. Source assignments for pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram
126. Source assignments for pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll
127. Source assignments for pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2|sub_system_pll_dffpipe_l2c:dffpipe3
128. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch
129. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch
130. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch
131. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch
132. Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch
133. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated
134. Source assignments for VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0|altsyncram_9s61:auto_generated
135. Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated
136. Source assignments for VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|altsyncram_lta1:altsyncram2
137. Parameter Settings for User Entity Instance: pll:system_clk|altpll:altpll_component
138. Parameter Settings for User Entity Instance: fz80:Z80|seq:seq
139. Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2
141. Parameter Settings for User Entity Instance: ukp:ukp
142. Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component
143. Parameter Settings for User Entity Instance: VGA:VGA
144. Parameter Settings for User Entity Instance: VGA:VGA|HVGEN:HVGEN
145. Parameter Settings for User Entity Instance: VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD
148. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|PS2:PS2
149. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_1:KBTBL_1
150. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_2:KBTBL_2
151. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_3:KBTBL_3
152. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_4:KBTBL_4
153. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_5:KBTBL_5
154. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_6:KBTBL_6
155. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_7:KBTBL_7
156. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_8:KBTBL_8
157. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_9:KBTBL_9
158. Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_10:KBTBL_10
159. Parameter Settings for User Entity Instance: CONTREG_8251:CONTREG_8251
160. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller
161. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom
162. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
163. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
164. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
165. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi
166. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a
167. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram
168. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b
169. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram
170. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component
171. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
172. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component
173. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
174. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
175. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
176. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
177. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
178. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy
179. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
180. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
181. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
182. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
183. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
184. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
185. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
186. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
187. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
188. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
189. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
190. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
191. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
192. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
193. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
194. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
195. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
196. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
197. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
198. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
199. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
200. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
201. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
202. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
203. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
204. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
205. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
206. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
207. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
208. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
209. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
210. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
211. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
212. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
213. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
214. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
215. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer
216. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1
217. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2
218. Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3
219. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
220. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
221. Parameter Settings for Inferred Entity Instance: VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0
222. Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0
223. Parameter Settings for Inferred Entity Instance: VGA:VGA|altshift_taps:r_attbuf_we_rtl_0
224. altpll Parameter Settings by Entity Instance
225. altsyncram Parameter Settings by Entity Instance
226. scfifo Parameter Settings by Entity Instance
227. altshift_taps Parameter Settings by Entity Instance
228. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch"
229. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch"
230. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch"
231. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch"
232. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch"
233. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sysid:the_sysid"
234. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1"
235. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
236. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1"
237. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1"
238. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9"
239. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_in_arbitrator:the_pc8001_sub_system_clock_9_in"
240. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8"
241. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_in_arbitrator:the_pc8001_sub_system_clock_8_in"
242. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7"
243. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7_in_arbitrator:the_pc8001_sub_system_clock_7_in"
244. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6"
245. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6_in_arbitrator:the_pc8001_sub_system_clock_6_in"
246. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5"
247. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_in_arbitrator:the_pc8001_sub_system_clock_5_in"
248. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4"
249. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4_in_arbitrator:the_pc8001_sub_system_clock_4_in"
250. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3"
251. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_in_arbitrator:the_pc8001_sub_system_clock_3_in"
252. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2"
253. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2_in_arbitrator:the_pc8001_sub_system_clock_2_in"
254. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1"
255. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_in_arbitrator:the_pc8001_sub_system_clock_1_in"
256. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0"
257. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0_in_arbitrator:the_pc8001_sub_system_clock_0_in"
258. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy"
259. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
260. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
261. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component"
262. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_pib:the_nios2_nios2_oci_pib"
263. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_nios2_oci_fifowp_inc:nios2_nios2_oci_fifowp_inc_fifowp"
264. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dtrace:the_nios2_nios2_oci_dtrace|nios2_nios2_oci_td_mode:nios2_nios2_oci_trc_ctrl_td_mode"
265. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace"
266. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk"
267. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_xbrk:the_nios2_nios2_oci_xbrk"
268. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component"
269. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug"
270. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci"
271. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_test_bench:the_nios2_test_bench"
272. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
273. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
274. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
275. Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM"
276. Port Connectivity Checks: "VGA:VGA|alt_vram_attribute:ATTRIBUTE"
277. Port Connectivity Checks: "VGA:VGA|alt_vram:ROWBUF"
278. Port Connectivity Checks: "rtc:rtc"
279. Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"
280. Port Connectivity Checks: "ukp:ukp"
281. Port Connectivity Checks: "fz80:Z80|alu:alu"
282. Port Connectivity Checks: "fz80:Z80"
283. Port Connectivity Checks: "pll:system_clk"
284. SignalTap II Logic Analyzer Settings
285. In-System Memory Content Editor Settings
286. Elapsed Time Per Partition
287. Connections to In-System Debugging Instance "auto_signaltap_0"
288. Analysis & Synthesis Messages
289. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 10 22:08:58 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 216 11/23/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; pc                                            ;
; Top-level Entity Name              ; pc8001                                        ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 6,903                                         ;
;     Total combinational functions  ; 5,421                                         ;
;     Dedicated logic registers      ; 3,563                                         ;
; Total registers                    ; 3563                                          ;
; Total pins                         ; 124                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 315,920                                       ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 2                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; pc8001             ; pc                 ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                   ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+
; rtl/sub_system/sdram.v                                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/sdram.v                           ;
; rtl/sub_system/pc8001_sub_system_clock_9.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_9.v       ;
; rtl/sub_system/pc8001_sub_system_clock_8.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_8.v       ;
; rtl/sub_system/pc8001_sub_system_clock_7.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_7.v       ;
; rtl/sub_system/pc8001_sub_system_clock_6.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_6.v       ;
; rtl/sub_system/pc8001_sub_system_clock_5.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_5.v       ;
; rtl/sub_system/pc8001_sub_system_clock_4.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_4.v       ;
; rtl/sub_system/pc8001_sub_system_clock_3.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_3.v       ;
; rtl/sub_system/pc8001_sub_system_clock_2.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_2.v       ;
; rtl/sub_system/pc8001_sub_system_clock_1.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_1.v       ;
; rtl/sub_system/pc8001_sub_system_clock_0.v                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system_clock_0.v       ;
; rtl/sub_system/epcs_flash_controller.v                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/epcs_flash_controller.v           ;
; rtl/sub_system/timer_0.v                                             ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/timer_0.v                         ;
; rtl/sub_system/cmt_gpio_out.v                                        ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/cmt_gpio_out.v                    ;
; rtl/sub_system/cmt_gpio_in.v                                         ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/cmt_gpio_in.v                     ;
; rtl/sub_system/cmt_dout.v                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/cmt_dout.v                        ;
; rtl/sub_system/cmt_din.v                                             ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/cmt_din.v                         ;
; rtl/sub_system/nios2_oci_test_bench.v                                ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2_oci_test_bench.v            ;
; rtl/sub_system/nios2_test_bench.v                                    ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2_test_bench.v                ;
; rtl/sub_system/sysid.v                                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/sysid.v                           ;
; rtl/sub_system/pc8001_sub_system.v                                   ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system.v               ;
; rtl/sub_system/nios2_jtag_debug_module_wrapper.v                     ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2_jtag_debug_module_wrapper.v ;
; rtl/sub_system/nios2_jtag_debug_module_tck.v                         ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2_jtag_debug_module_tck.v     ;
; rtl/sub_system/nios2_jtag_debug_module_sysclk.v                      ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2_jtag_debug_module_sysclk.v  ;
; rtl/sub_system/nios2.v                                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/nios2.v                           ;
; rtl/sub_system/jtag_uart.v                                           ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/jtag_uart.v                       ;
; rtl/sub_system/gpio1.v                                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/gpio1.v                           ;
; rtl/sub_system/gpio0.v                                               ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/gpio0.v                           ;
; rtl/sub_system/avalonif_mmc.v                                        ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/avalonif_mmc.v                    ;
; rtl/sub_system/mmc_spi.v                                             ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/mmc_spi.v                         ;
; rtl/sub_system/sub_system_pll.v                                      ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/sub_system_pll.v                  ;
; rtl/8251ContReg.v                                                    ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/8251ContReg.v                                ;
; rtl/keyborad.v                                                       ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/keyborad.v                                   ;
; rtl/ps2.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ps2.v                                        ;
; rtl/vga.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/vga.v                                        ;
; rtl/hvgen.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/hvgen.v                                      ;
; rtl/cgrom.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/cgrom.v                                      ;
; rtl/altip/pll.v                                                      ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/pll.v                                  ;
; rtl/ip/ARAMB4_S4_S8.v                                                ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ip/ARAMB4_S4_S8.v                            ;
; rtl/fz80/fz80.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/fz80/fz80.v                                  ;
; rtl/ukprom.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ukprom.v                                     ;
; rtl/ukp.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ukp.v                                        ;
; rtl/rtc.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/rtc.v                                        ;
; rtl/pc.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/pc.v                                         ;
; rtl/clockgen.v                                                       ; yes             ; User Verilog HDL File                                 ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/clockgen.v                                   ;
; rtl/altip/alt_ram_32kB.v                                             ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_ram_32kB.v                         ;
; rtl/altip/alt_vram.v                                                 ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram.v                             ;
; rtl/altip/alt_vram_attribute.v                                       ; yes             ; User Wizard-Generated File                            ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram_attribute.v                   ;
; altpll.tdf                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altpll.tdf                                   ;
; aglobal111.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/aglobal111.inc                               ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_pll.inc                              ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratixii_pll.inc                            ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                            ;
; db/pll_altpll.v                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/pll_altpll.v                                  ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                               ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.inc                               ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;
; altrom.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altrom.inc                                   ;
; altram.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altram.inc                                   ;
; altdpram.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.inc                                 ;
; db/altsyncram_2bj1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_2bj1.tdf                           ;
; db/altsyncram_b1a2.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_b1a2.tdf                           ;
; db/decode_dra.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_dra.tdf                                ;
; db/decode_67a.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_67a.tdf                                ;
; db/mux_tlb.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/mux_tlb.tdf                                   ;
; sld_mod_ram_rom.vhd                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                          ;
; sld_rom_sr.vhd                                                       ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                               ;
; db/altsyncram_vu52.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_vu52.tdf                           ;
; db/altsyncram_25o1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_25o1.tdf                           ;
; db/altsyncram_08o1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_08o1.tdf                           ;
; db/altsyncram_3451.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_3451.tdf                           ;
; scfifo.tdf                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/scfifo.tdf                                   ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_regfifo.inc                                ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                 ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                 ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_fffifo.inc                                 ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                 ;
; db/scfifo_aq21.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/scfifo_aq21.tdf                               ;
; db/a_dpfifo_h031.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/a_dpfifo_h031.tdf                             ;
; db/a_fefifo_7cf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/a_fefifo_7cf.tdf                              ;
; db/cntr_4n7.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_4n7.tdf                                  ;
; db/dpram_ek21.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/dpram_ek21.tdf                                ;
; db/altsyncram_i0m1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_i0m1.tdf                           ;
; db/cntr_omb.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_omb.tdf                                  ;
; alt_jtag_atlantic.v                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                          ;
; db/altsyncram_sef1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_sef1.tdf                           ;
; db/altsyncram_tef1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_tef1.tdf                           ;
; db/altsyncram_9972.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_9972.tdf                           ;
; db/altsyncram_n802.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_n802.tdf                           ;
; altera_std_synchronizer.v                                            ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                    ;
; sld_virtual_jtag_basic.v                                             ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                     ;
; sld_signaltap.vhd                                                    ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                            ;
; sld_ela_control.vhd                                                  ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                          ;
; lpm_shiftreg.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                             ;
; lpm_constant.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_constant.inc                             ;
; dffeea.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/dffeea.inc                                   ;
; sld_mbpmg.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                ;
; sld_ela_trigger_flow_mgr.vhd                                         ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                 ;
; sld_buffer_manager.vhd                                               ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                       ;
; db/altsyncram_4t14.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_4t14.tdf                           ;
; altdpram.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altdpram.tdf                                 ;
; memmodes.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/others/maxplus2/memmodes.inc                               ;
; a_hdffe.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                                  ;
; alt_le_rden_reg.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                          ;
; altsyncram.inc                                                       ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.inc                               ;
; lpm_mux.tdf                                                          ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                  ;
; muxlut.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/muxlut.inc                                   ;
; bypassff.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/bypassff.inc                                 ;
; altshift.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift.inc                                 ;
; db/mux_nrc.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/mux_nrc.tdf                                   ;
; lpm_decode.tdf                                                       ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf                               ;
; declut.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/declut.inc                                   ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_compare.inc                              ;
; db/decode_4uf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/decode_4uf.tdf                                ;
; lpm_counter.tdf                                                      ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf                              ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;
; cmpconst.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/cmpconst.inc                                 ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_counter.inc                              ;
; alt_counter_stratix.inc                                              ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                      ;
; db/cntr_3fi.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_3fi.tdf                                  ;
; db/cmpr_ifc.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cmpr_ifc.tdf                                  ;
; db/cntr_85j.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_85j.tdf                                  ;
; db/cntr_afi.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_afi.tdf                                  ;
; db/cntr_p1j.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_p1j.tdf                                  ;
; db/cmpr_efc.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cmpr_efc.tdf                                  ;
; sld_hub.vhd                                                          ; yes             ; Encrypted Megafunction                                ; c:/altera/11.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                                  ;
; db/altsyncram_9s61.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_9s61.tdf                           ;
; db/pc-8001onde0.rom0_cgrom_6544f0c.hdl.mif                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/home/inouema/work/git/pc-8001onDE0/project/db/pc-8001onde0.rom0_cgrom_6544f0c.hdl.mif       ;
; db/altsyncram_ofv.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_ofv.tdf                            ;
; altshift_taps.tdf                                                    ; yes             ; Megafunction                                          ; c:/altera/11.1sp1/quartus/libraries/megafunctions/altshift_taps.tdf                            ;
; db/shift_taps_ohm.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/shift_taps_ohm.tdf                            ;
; db/altsyncram_lta1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_lta1.tdf                           ;
; db/cntr_rnf.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_rnf.tdf                                  ;
; db/cntr_i7h.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_i7h.tdf                                  ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_03b1.tdf ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_03b1.tdf                           ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_7t14.tdf ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/altsyncram_7t14.tdf                           ;
; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_dhi.tdf        ; yes             ; Auto-Generated Megafunction                           ; D:/home/inouema/work/git/pc-8001onDE0/project/db/cntr_dhi.tdf                                  ;
+----------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,903                                                                                                          ;
;                                             ;                                                                                                                ;
; Total combinational functions               ; 5421                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                ;
;     -- 4 input functions                    ; 3047                                                                                                           ;
;     -- 3 input functions                    ; 1517                                                                                                           ;
;     -- <=2 input functions                  ; 857                                                                                                            ;
;                                             ;                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                ;
;     -- normal mode                          ; 4963                                                                                                           ;
;     -- arithmetic mode                      ; 458                                                                                                            ;
;                                             ;                                                                                                                ;
; Total registers                             ; 3563                                                                                                           ;
;     -- Dedicated logic registers            ; 3563                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                              ;
;                                             ;                                                                                                                ;
; I/O pins                                    ; 124                                                                                                            ;
; Total memory bits                           ; 315920                                                                                                         ;
; Total PLLs                                  ; 2                                                                                                              ;
;     -- PLLs                                 ; 2                                                                                                              ;
;                                             ;                                                                                                                ;
; Maximum fan-out node                        ; pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2114                                                                                                           ;
; Total fan-out                               ; 34959                                                                                                          ;
; Average fan-out                             ; 3.68                                                                                                           ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pc8001                                                                                                                                                   ; 5421 (90)         ; 3563 (33)    ; 315920      ; 0            ; 0       ; 0         ; 124  ; 0            ; |pc8001                                                                                                                                                                                                                                                                                               ;              ;
;    |CONTREG_8251:CONTREG_8251|                                                                                                                            ; 22 (22)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|CONTREG_8251:CONTREG_8251                                                                                                                                                                                                                                                                     ;              ;
;    |KEYBOARD:KEYBOARD|                                                                                                                                    ; 465 (372)         ; 69 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD                                                                                                                                                                                                                                                                             ;              ;
;       |KBTBL_10:KBTBL_10|                                                                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD|KBTBL_10:KBTBL_10                                                                                                                                                                                                                                                           ;              ;
;       |KBTBL_1:KBTBL_1|                                                                                                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD|KBTBL_1:KBTBL_1                                                                                                                                                                                                                                                             ;              ;
;       |KBTBL_2:KBTBL_2|                                                                                                                                   ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD|KBTBL_2:KBTBL_2                                                                                                                                                                                                                                                             ;              ;
;       |KBTBL_8:KBTBL_8|                                                                                                                                   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD|KBTBL_8:KBTBL_8                                                                                                                                                                                                                                                             ;              ;
;       |PS2:PS2|                                                                                                                                           ; 21 (21)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|KEYBOARD:KEYBOARD|PS2:PS2                                                                                                                                                                                                                                                                     ;              ;
;    |VGA:VGA|                                                                                                                                              ; 255 (215)         ; 227 (201)    ; 19472       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA                                                                                                                                                                                                                                                                                       ;              ;
;       |HVGEN:HVGEN|                                                                                                                                       ; 36 (36)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|HVGEN:HVGEN                                                                                                                                                                                                                                                                           ;              ;
;       |alt_vram:ROWBUF|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:ROWBUF                                                                                                                                                                                                                                                                       ;              ;
;          |altsyncram:altsyncram_component|                                                                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component                                                                                                                                                                                                                                       ;              ;
;             |altsyncram_25o1:auto_generated|                                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated                                                                                                                                                                                                        ;              ;
;       |alt_vram_attribute:ATTRIBUTE|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram_attribute:ATTRIBUTE                                                                                                                                                                                                                                                          ;              ;
;          |altsyncram:altsyncram_component|                                                                                                                ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component                                                                                                                                                                                                                          ;              ;
;             |altsyncram_08o1:auto_generated|                                                                                                              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated                                                                                                                                                                                           ;              ;
;       |altshift_taps:r_attbuf_we_rtl_0|                                                                                                                   ; 4 (0)             ; 4 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|altshift_taps:r_attbuf_we_rtl_0                                                                                                                                                                                                                                                       ;              ;
;          |shift_taps_ohm:auto_generated|                                                                                                                  ; 4 (0)             ; 4 (1)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated                                                                                                                                                                                                                         ;              ;
;             |altsyncram_lta1:altsyncram2|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|altsyncram_lta1:altsyncram2                                                                                                                                                                                             ;              ;
;             |cntr_i7h:cntr3|                                                                                                                              ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|cntr_i7h:cntr3                                                                                                                                                                                                          ;              ;
;             |cntr_rnf:cntr1|                                                                                                                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|cntr_rnf:cntr1                                                                                                                                                                                                          ;              ;
;       |cgrom:CGROM|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|cgrom:CGROM                                                                                                                                                                                                                                                                           ;              ;
;          |altsyncram:Ram0_rtl_0|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                     ;              ;
;             |altsyncram_9s61:auto_generated|                                                                                                              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0|altsyncram_9s61:auto_generated                                                                                                                                                                                                                      ;              ;
;    |alt_ram_32kB:ram|                                                                                                                                     ; 109 (0)           ; 46 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram                                                                                                                                                                                                                                                                              ;              ;
;       |altsyncram:altsyncram_component|                                                                                                                   ; 109 (0)           ; 46 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                              ;              ;
;          |altsyncram_2bj1:auto_generated|                                                                                                                 ; 109 (0)           ; 46 (0)       ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated                                                                                                                                                                                                               ;              ;
;             |altsyncram_b1a2:altsyncram1|                                                                                                                 ; 47 (1)            ; 4 (4)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1                                                                                                                                                                                   ;              ;
;                |decode_dra:decode4|                                                                                                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|decode_dra:decode4                                                                                                                                                                ;              ;
;                |decode_dra:decode5|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|decode_dra:decode5                                                                                                                                                                ;              ;
;                |mux_tlb:mux6|                                                                                                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|mux_tlb:mux6                                                                                                                                                                      ;              ;
;                |mux_tlb:mux7|                                                                                                                             ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|mux_tlb:mux7                                                                                                                                                                      ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                                   ; 62 (42)           ; 42 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                     ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                                       ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                  ;              ;
;    |fz80:Z80|                                                                                                                                             ; 1316 (630)        ; 250 (3)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80                                                                                                                                                                                                                                                                                      ;              ;
;       |alu:alu|                                                                                                                                           ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|alu:alu                                                                                                                                                                                                                                                                              ;              ;
;       |asu:asu|                                                                                                                                           ; 85 (85)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|asu:asu                                                                                                                                                                                                                                                                              ;              ;
;       |reg_2:reg_adrh|                                                                                                                                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2:reg_adrh                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2:reg_adrl|                                                                                                                                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2:reg_adrl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_sph|                                                                                                                                    ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2s:reg_sph                                                                                                                                                                                                                                                                       ;              ;
;       |reg_2s:reg_spl|                                                                                                                                    ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_2s:reg_spl                                                                                                                                                                                                                                                                       ;              ;
;       |reg_a:reg_a|                                                                                                                                       ; 10 (10)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_a:reg_a                                                                                                                                                                                                                                                                          ;              ;
;       |reg_dual2:reg_b|                                                                                                                                   ; 18 (18)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_b                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_c|                                                                                                                                   ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_c                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_d|                                                                                                                                   ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_d                                                                                                                                                                                                                                                                      ;              ;
;       |reg_dual2:reg_e|                                                                                                                                   ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_dual2:reg_e                                                                                                                                                                                                                                                                      ;              ;
;       |reg_f:reg_f|                                                                                                                                       ; 33 (33)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_f:reg_f                                                                                                                                                                                                                                                                          ;              ;
;       |reg_pch:reg_pch|                                                                                                                                   ; 31 (31)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_pch:reg_pch                                                                                                                                                                                                                                                                      ;              ;
;       |reg_pcl:reg_pcl|                                                                                                                                   ; 33 (33)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_pcl:reg_pcl                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_h|                                                                                                                                   ; 53 (53)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_quad3:reg_h                                                                                                                                                                                                                                                                      ;              ;
;       |reg_quad3:reg_l|                                                                                                                                   ; 58 (58)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_quad3:reg_l                                                                                                                                                                                                                                                                      ;              ;
;       |reg_r:reg_r|                                                                                                                                       ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_r:reg_r                                                                                                                                                                                                                                                                          ;              ;
;       |reg_simple:reg_data|                                                                                                                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_simple:reg_data                                                                                                                                                                                                                                                                  ;              ;
;       |reg_simplec:reg_i|                                                                                                                                 ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|reg_simplec:reg_i                                                                                                                                                                                                                                                                    ;              ;
;       |seq:seq|                                                                                                                                           ; 121 (121)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|fz80:Z80|seq:seq                                                                                                                                                                                                                                                                              ;              ;
;    |pc8001_sub_system:SUB_SYSTEM|                                                                                                                         ; 2374 (1)          ; 2077 (0)     ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM                                                                                                                                                                                                                                                                  ;              ;
;       |cmt_din:the_cmt_din|                                                                                                                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din                                                                                                                                                                                                                                              ;              ;
;       |cmt_din_s1_arbitrator:the_cmt_din_s1|                                                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_din_s1_arbitrator:the_cmt_din_s1                                                                                                                                                                                                                             ;              ;
;       |cmt_dout:the_cmt_dout|                                                                                                                             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout                                                                                                                                                                                                                                            ;              ;
;       |cmt_dout_s1_arbitrator:the_cmt_dout_s1|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_dout_s1_arbitrator:the_cmt_dout_s1                                                                                                                                                                                                                           ;              ;
;       |cmt_gpio_in:the_cmt_gpio_in|                                                                                                                       ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in                                                                                                                                                                                                                                      ;              ;
;       |cmt_gpio_in_s1_arbitrator:the_cmt_gpio_in_s1|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in_s1_arbitrator:the_cmt_gpio_in_s1                                                                                                                                                                                                                     ;              ;
;       |cmt_gpio_out:the_cmt_gpio_out|                                                                                                                     ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out:the_cmt_gpio_out                                                                                                                                                                                                                                    ;              ;
;       |cmt_gpio_out_s1_arbitrator:the_cmt_gpio_out_s1|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out_s1_arbitrator:the_cmt_gpio_out_s1                                                                                                                                                                                                                   ;              ;
;       |epcs_flash_controller:the_epcs_flash_controller|                                                                                                   ; 112 (6)           ; 115 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller                                                                                                                                                                                                                  ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                                                                                                   ;              ;
;             |altsyncram_3451:auto_generated|                                                                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_3451:auto_generated                                                                                                                                                    ;              ;
;          |epcs_flash_controller_sub:the_epcs_flash_controller_sub|                                                                                        ; 106 (106)         ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub                                                                                                                                                          ;              ;
;       |epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|                                                    ; 19 (19)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port                                                                                                                                                                   ;              ;
;       |gpio0:the_gpio0|                                                                                                                                   ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|gpio0:the_gpio0                                                                                                                                                                                                                                                  ;              ;
;       |gpio0_s1_arbitrator:the_gpio0_s1|                                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|gpio0_s1_arbitrator:the_gpio0_s1                                                                                                                                                                                                                                 ;              ;
;       |gpio1_s1_arbitrator:the_gpio1_s1|                                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|gpio1_s1_arbitrator:the_gpio1_s1                                                                                                                                                                                                                                 ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                                           ; 145 (41)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                          ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                  ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                            ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                      ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                ;              ;
;             |scfifo:rfifo|                                                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                   ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                                                        ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                   ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                           ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                      ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                             ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                   ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                    ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                      ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                ;              ;
;             |scfifo:wfifo|                                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                   ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                                                        ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                                                   ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                                           ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                                                      ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                                             ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                                                   ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                                                ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                                                    ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                           ;              ;
;       |mmc_spi:the_mmc_spi|                                                                                                                               ; 143 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi                                                                                                                                                                                                                                              ;              ;
;          |avalonif_mmc:mmc_spi|                                                                                                                           ; 143 (143)         ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi                                                                                                                                                                                                                         ;              ;
;       |mmc_spi_avalon_slave_0_arbitrator:the_mmc_spi_avalon_slave_0|                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi_avalon_slave_0_arbitrator:the_mmc_spi_avalon_slave_0                                                                                                                                                                                                     ;              ;
;       |nios2:the_nios2|                                                                                                                                   ; 912 (699)         ; 505 (319)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2                                                                                                                                                                                                                                                  ;              ;
;          |nios2_nios2_oci:the_nios2_nios2_oci|                                                                                                            ; 213 (18)          ; 185 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci                                                                                                                                                                                                              ;              ;
;             |nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|                                                                         ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper                                                                                                                                          ;              ;
;                |nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|                                                                        ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk                                                                        ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                   ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                   ;              ;
;                |nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|                                                                              ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck                                                                              ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                         ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                          ;              ;
;                |sld_virtual_jtag_basic:nios2_jtag_debug_module_phy|                                                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy                                                                                       ;              ;
;             |nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|                                                                                           ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg                                                                                                                                                            ;              ;
;             |nios2_nios2_oci_break:the_nios2_nios2_oci_break|                                                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_break:the_nios2_nios2_oci_break                                                                                                                                                              ;              ;
;             |nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|                                                                                             ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug                                                                                                                                                              ;              ;
;             |nios2_nios2_ocimem:the_nios2_nios2_ocimem|                                                                                                   ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem                                                                                                                                                                    ;              ;
;                |nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component                                                                                     ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                           ;              ;
;                      |altsyncram_9972:auto_generated|                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9972:auto_generated                            ;              ;
;          |nios2_register_bank_a_module:nios2_register_bank_a|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_sef1:auto_generated|                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sef1:auto_generated                                                                                                                                      ;              ;
;          |nios2_register_bank_b_module:nios2_register_bank_b|                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_tef1:auto_generated|                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tef1:auto_generated                                                                                                                                      ;              ;
;          |nios2_test_bench:the_nios2_test_bench|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_test_bench:the_nios2_test_bench                                                                                                                                                                                                            ;              ;
;       |nios2_data_master_arbitrator:the_nios2_data_master|                                                                                                ; 206 (206)         ; 53 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master                                                                                                                                                                                                               ;              ;
;          |mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master                                                                ;              ;
;       |nios2_instruction_master_arbitrator:the_nios2_instruction_master|                                                                                  ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2_instruction_master_arbitrator:the_nios2_instruction_master                                                                                                                                                                                                 ;              ;
;       |nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|                                                                                    ; 37 (37)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module                                                                                                                                                                                                   ;              ;
;       |pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|                                                                                           ; 20 (1)            ; 59 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_0_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_0_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_0_in_arbitrator:the_pc8001_sub_system_clock_0_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0_in_arbitrator:the_pc8001_sub_system_clock_0_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|                                                                                           ; 17 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_1_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_1_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_1_in_arbitrator:the_pc8001_sub_system_clock_1_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_in_arbitrator:the_pc8001_sub_system_clock_1_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_1_out_arbitrator:the_pc8001_sub_system_clock_1_out|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_out_arbitrator:the_pc8001_sub_system_clock_1_out                                                                                                                                                                                       ;              ;
;       |pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|                                                                                           ; 20 (1)            ; 59 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_2_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_2_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_2_in_arbitrator:the_pc8001_sub_system_clock_2_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2_in_arbitrator:the_pc8001_sub_system_clock_2_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|                                                                                           ; 18 (1)            ; 42 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_3_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_3_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_3_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_3_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_3_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_3_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_3_in_arbitrator:the_pc8001_sub_system_clock_3_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_in_arbitrator:the_pc8001_sub_system_clock_3_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_3_out_arbitrator:the_pc8001_sub_system_clock_3_out|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_out_arbitrator:the_pc8001_sub_system_clock_3_out                                                                                                                                                                                       ;              ;
;       |pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|                                                                                           ; 20 (1)            ; 59 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_4_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_4_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_4_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_4_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_4_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_4_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_4_in_arbitrator:the_pc8001_sub_system_clock_4_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4_in_arbitrator:the_pc8001_sub_system_clock_4_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|                                                                                           ; 18 (1)            ; 36 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_5_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_5_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_5_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_5_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_5_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_5_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_5_in_arbitrator:the_pc8001_sub_system_clock_5_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_in_arbitrator:the_pc8001_sub_system_clock_5_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_5_out_arbitrator:the_pc8001_sub_system_clock_5_out|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_out_arbitrator:the_pc8001_sub_system_clock_5_out                                                                                                                                                                                       ;              ;
;       |pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|                                                                                           ; 28 (9)            ; 155 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_6_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_6_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_6_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_6_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_6_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_6_slave_FSM:slave_FSM|                                                                                                  ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_6_in_arbitrator:the_pc8001_sub_system_clock_6_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6_in_arbitrator:the_pc8001_sub_system_clock_6_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|                                                                                           ; 16 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_7_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_7_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_7_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_7_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_7_master_FSM:master_FSM|                                                                                                ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_7_slave_FSM:slave_FSM|                                                                                                  ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_7_in_arbitrator:the_pc8001_sub_system_clock_7_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7_in_arbitrator:the_pc8001_sub_system_clock_7_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|                                                                                           ; 34 (19)           ; 130 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_8_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_8_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_8_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_8_master_FSM:master_FSM|                                                                                                ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_8_slave_FSM:slave_FSM|                                                                                                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_8_in_arbitrator:the_pc8001_sub_system_clock_8_in|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_in_arbitrator:the_pc8001_sub_system_clock_8_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_8_out_arbitrator:the_pc8001_sub_system_clock_8_out|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_out_arbitrator:the_pc8001_sub_system_clock_8_out                                                                                                                                                                                       ;              ;
;       |pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|                                                                                           ; 23 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9                                                                                                                                                                                                          ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                     ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_9_edge_to_pulse:read_done_edge_to_pulse|                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_9_edge_to_pulse:read_request_edge_to_pulse|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                       ;              ;
;          |pc8001_sub_system_clock_9_edge_to_pulse:write_done_edge_to_pulse|                                                                               ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                         ;              ;
;          |pc8001_sub_system_clock_9_edge_to_pulse:write_request_edge_to_pulse|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                      ;              ;
;          |pc8001_sub_system_clock_9_master_FSM:master_FSM|                                                                                                ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_master_FSM:master_FSM                                                                                                                                                          ;              ;
;          |pc8001_sub_system_clock_9_slave_FSM:slave_FSM|                                                                                                  ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_slave_FSM:slave_FSM                                                                                                                                                            ;              ;
;       |pc8001_sub_system_clock_9_in_arbitrator:the_pc8001_sub_system_clock_9_in|                                                                          ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_in_arbitrator:the_pc8001_sub_system_clock_9_in                                                                                                                                                                                         ;              ;
;       |pc8001_sub_system_clock_9_out_arbitrator:the_pc8001_sub_system_clock_9_out|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_out_arbitrator:the_pc8001_sub_system_clock_9_out                                                                                                                                                                                       ;              ;
;       |pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch|                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch                                                                                                                                                                     ;              ;
;       |pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch                                                                                                                                                                 ;              ;
;       |pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch                                                                                                                                                                   ;              ;
;       |pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch|                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch                                                                                                                                                   ;              ;
;       |pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch|                                              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch                                                                                                                                                             ;              ;
;       |sdram:the_sdram|                                                                                                                                   ; 263 (213)         ; 238 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram                                                                                                                                                                                                                                                  ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                                          ; 50 (50)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                                                            ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                                                                  ; 102 (52)          ; 34 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                                                                 ;              ;
;          |rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|                           ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1                                                                                                            ;              ;
;          |rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|                           ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1                                                                                                            ;              ;
;       |sub_system_pll:the_sub_system_pll|                                                                                                                 ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll                                                                                                                                                                                                                                ;              ;
;          |sub_system_pll_altpll_mqn2:sd1|                                                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1                                                                                                                                                                                                 ;              ;
;          |sub_system_pll_stdsync_sv6:stdsync2|                                                                                                            ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2                                                                                                                                                                                            ;              ;
;             |sub_system_pll_dffpipe_l2c:dffpipe3|                                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2|sub_system_pll_dffpipe_l2c:dffpipe3                                                                                                                                                        ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                           ;              ;
;       |timer_0:the_timer_0|                                                                                                                               ; 129 (129)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0                                                                                                                                                                                                                                              ;              ;
;       |timer_0_s1_arbitrator:the_timer_0_s1|                                                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pc8001_sub_system:SUB_SYSTEM|timer_0_s1_arbitrator:the_timer_0_s1                                                                                                                                                                                                                             ;              ;
;    |pll:system_clk|                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk                                                                                                                                                                                                                                                                                ;              ;
;       |altpll:altpll_component|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk|altpll:altpll_component                                                                                                                                                                                                                                                        ;              ;
;          |pll_altpll:auto_generated|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                              ;              ;
;    |rtc:rtc|                                                                                                                                              ; 167 (96)          ; 95 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc                                                                                                                                                                                                                                                                                       ;              ;
;       |count101:c_day0|                                                                                                                                   ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count101:c_day0                                                                                                                                                                                                                                                                       ;              ;
;       |count10:c_minute0|                                                                                                                                 ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10:c_minute0                                                                                                                                                                                                                                                                     ;              ;
;       |count10:c_second0|                                                                                                                                 ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10:c_second0                                                                                                                                                                                                                                                                     ;              ;
;       |count10c:c_hour0|                                                                                                                                  ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count10c:c_hour0                                                                                                                                                                                                                                                                      ;              ;
;       |count121:c_month|                                                                                                                                  ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count121:c_month                                                                                                                                                                                                                                                                      ;              ;
;       |count3c:c_hour1|                                                                                                                                   ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count3c:c_hour1                                                                                                                                                                                                                                                                       ;              ;
;       |count4c:c_day1|                                                                                                                                    ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count4c:c_day1                                                                                                                                                                                                                                                                        ;              ;
;       |count6:c_minute1|                                                                                                                                  ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count6:c_minute1                                                                                                                                                                                                                                                                      ;              ;
;       |count6:c_second1|                                                                                                                                  ; 6 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|rtc:rtc|count6:c_second1                                                                                                                                                                                                                                                                      ;              ;
;    |sld_hub:auto_hub|                                                                                                                                     ; 193 (146)         ; 127 (98)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                           ; 30 (30)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                         ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                                       ; 297 (1)           ; 502 (0)      ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                                             ; 296 (19)          ; 502 (156)    ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                                                 ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                                                                         ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_4uf:auto_generated|                                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                                                                                 ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_nrc:auto_generated|                                                                                                                   ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_nrc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                                                ; 0 (0)             ; 0 (0)        ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_4t14:auto_generated|                                                                                                              ; 0 (0)             ; 0 (0)        ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                                                                                 ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                                                                                   ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                                                                     ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                                                                                    ; 51 (1)            ; 121 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                                                                     ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                                      ; 42 (0)            ; 105 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                                                                               ; 0 (0)             ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                                           ; 42 (0)            ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                                                ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                                               ; 8 (8)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                                               ; 95 (10)           ; 79 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                                                   ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_3fi:auto_generated|                                                                                                                  ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3fi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                                                                            ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_85j:auto_generated|                                                                                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_85j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                                                                                  ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_afi:auto_generated|                                                                                                                  ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_afi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                                                                     ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_p1j:auto_generated|                                                                                                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                                                                            ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                                                                             ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                                                                          ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                                                                          ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
;    |ukp:ukp|                                                                                                                                              ; 133 (108)         ; 73 (56)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp                                                                                                                                                                                                                                                                                       ;              ;
;       |clockgen:clockgen|                                                                                                                                 ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|clockgen:clockgen                                                                                                                                                                                                                                                                     ;              ;
;       |ukprom:ukprom|                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:WideOr7_rtl_0|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                                                                                                                                                                                                                                                ;              ;
;             |altsyncram_ofv:auto_generated|                                                                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pc8001|ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated                                                                                                                                                                                                                  ;              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated|ALTSYNCRAM                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; None                                       ;
; VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                                       ;
; VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|altsyncram_lta1:altsyncram2|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16     ; None                                       ;
; VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0|altsyncram_9s61:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; db/pc-8001onDE0.rom0_cgrom_6544f0c.hdl.mif ;
; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ALTSYNCRAM                                                                                                                                                        ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_3451:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192   ; epcs_flash_controller_boot_rom_synth.hex   ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9972:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; nios2_ociram_default_contents.mif          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sef1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; nios2_rf_ram_a.mif                         ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tef1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; nios2_rf_ram_b.mif                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; 512          ; 21           ; 512          ; 21           ; 10752  ; None                                       ;
; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; ROM              ; 1024         ; 4            ; --           ; --           ; 4096   ; pc-8001onDE0.pc80010.rtl.mif               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|VGA:VGA|alt_vram:ROWBUF              ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram.v               ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|VGA:VGA|alt_vram_attribute:ATTRIBUTE ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_vram_attribute.v     ;
; Altera ; RAM: 1-PORT  ; 11.1    ; N/A          ; N/A          ; |pc8001|alt_ram_32kB:ram                     ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/alt_ram_32kB.v           ;
; Altera ; sopc         ; 11.1sp1 ; N/A          ; N/A          ; |pc8001|pc8001_sub_system:SUB_SYSTEM         ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/sub_system/pc8001_sub_system.v ;
; Altera ; ALTPLL       ; 11.1    ; N/A          ; N/A          ; |pc8001|pll:system_clk                       ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/altip/pll.v                    ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |pc8001|ukp:ukp|ARAMB4_S4_S8:keyboard        ; D:/home/inouema/work/git/pc-8001onDE0/project/rtl/ip/ARAMB4_S4_S8.v              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next                  ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_state                                                                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+-------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000              ;
+------------+------------+------------+------------+-------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                       ;
+------------+------------+------------+------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state                    ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                 ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                                ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                                ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                                ;
+------------------+------------------+------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                  ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                                ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                                ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                                ;
+-----------------+-----------------+-----------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|state ;
+------------+------------+-----------+-----------+---------------------------------------------------+
; Name       ; state.IDLE ; state.SDO ; state.SDI ; state.DONE                                        ;
+------------+------------+-----------+-----------+---------------------------------------------------+
; state.IDLE ; 0          ; 0         ; 0         ; 0                                                 ;
; state.SDI  ; 1          ; 0         ; 1         ; 0                                                 ;
; state.SDO  ; 1          ; 1         ; 0         ; 0                                                 ;
; state.DONE ; 1          ; 0         ; 0         ; 1                                                 ;
+------------+------------+-----------+-----------+---------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |pc8001|CONTREG_8251:CONTREG_8251|r_state          ;
+----------------------------------+---------------------------------+
; Name                             ; r_state.P_SIO_STATE_CMD_SETTING ;
+----------------------------------+---------------------------------+
; r_state.P_SIO_STATE_MODE_SETTING ; 0                               ;
; r_state.P_SIO_STATE_CMD_SETTING  ; 1                               ;
+----------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |pc8001|KEYBOARD:KEYBOARD|r_ps2_state                 ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; r_ps2_state.000 ; r_ps2_state.010 ; r_ps2_state.001 ;
+-----------------+-----------------+-----------------+-----------------+
; r_ps2_state.000 ; 0               ; 0               ; 0               ;
; r_ps2_state.001 ; 1               ; 0               ; 1               ;
; r_ps2_state.010 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |pc8001|KEYBOARD:KEYBOARD|PS2:PS2|cur                                                 ;
+-------------+------------+------------+-------------+-------------+-----------+------------+----------+
; Name        ; cur.SETFLG ; cur.GETBIT ; cur.WAITCLK ; cur.SENDBIT ; cur.STBIT ; cur.CLKLOW ; cur.HALT ;
+-------------+------------+------------+-------------+-------------+-----------+------------+----------+
; cur.HALT    ; 0          ; 0          ; 0           ; 0           ; 0         ; 0          ; 0        ;
; cur.CLKLOW  ; 0          ; 0          ; 0           ; 0           ; 0         ; 1          ; 1        ;
; cur.STBIT   ; 0          ; 0          ; 0           ; 0           ; 1         ; 0          ; 1        ;
; cur.SENDBIT ; 0          ; 0          ; 0           ; 1           ; 0         ; 0          ; 1        ;
; cur.WAITCLK ; 0          ; 0          ; 1           ; 0           ; 0         ; 0          ; 1        ;
; cur.GETBIT  ; 0          ; 1          ; 0           ; 0           ; 0         ; 0          ; 1        ;
; cur.SETFLG  ; 1          ; 0          ; 0           ; 0           ; 0         ; 0          ; 1        ;
+-------------+------------+------------+-------------+-------------+-----------+------------+----------+


Encoding Type:  One-Hot
+---------------------------------------------+
; State Machine - |pc8001|VGA:VGA|r_dma_state ;
+------------------+--------------------------+
; Name             ; r_dma_state.0001         ;
+------------------+--------------------------+
; r_dma_state.0000 ; 0                        ;
; r_dma_state.0001 ; 1                        ;
+------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |pc8001|ukp:ukp|state                                            ;
+--------------+------------+--------------+--------------+-----------+------------+
; Name         ; state.S_B0 ; state.S_LDI1 ; state.S_LDI0 ; state.000 ; state.S_B1 ;
+--------------+------------+--------------+--------------+-----------+------------+
; state.000    ; 0          ; 0            ; 0            ; 0         ; 0          ;
; state.S_LDI0 ; 0          ; 0            ; 1            ; 1         ; 0          ;
; state.S_LDI1 ; 0          ; 1            ; 0            ; 1         ; 0          ;
; state.S_B0   ; 1          ; 0            ; 0            ; 1         ; 0          ;
; state.S_B1   ; 0          ; 0            ; 0            ; 1         ; 1          ;
+--------------+------------+--------------+--------------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch|data_out                                                                                                                                ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch|data_out                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch|data_out                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch|data_out                                                                                                                                                ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_nativeaddress[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_nativeaddress[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_nativeaddress[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_nativeaddress[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_nativeaddress[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_nativeaddress[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch|data_in_d1                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch|data_in_d1                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[9]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[22]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[10]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[11]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[12]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[13]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[14]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[15]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[16]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[17]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[18]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[19]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[20]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[21]                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[1]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch|data_in_d1                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[4]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[5]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[6]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[7]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_address[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_address[8]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|master_address[3]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|master_address[2]                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch|data_out                                                                                                                                                  ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_byteenable[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_byteenable[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_byteenable[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_byteenable[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch|data_in_d1                                                                                                                                              ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_nativeaddress_d1[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_nativeaddress_d1[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_nativeaddress_d1[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_nativeaddress_d1[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_nativeaddress_d1[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_nativeaddress_d1[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_address_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_address_d1[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_address_d1[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_address_d1[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_byteenable_d1[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_byteenable_d1[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_byteenable_d1[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_byteenable_d1[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                     ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master|data_out                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[0]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[8]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[9]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|master_writedata[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|master_writedata[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master|data_in_d1                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[0]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[8]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[9]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[14]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[14]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|slave_writedata_d1[15]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|slave_writedata_d1[15]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                   ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[15]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                    ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|master_nativeaddress[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|master_nativeaddress[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[2]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|master_nativeaddress[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|master_nativeaddress[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[10]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[15]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[4]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[3]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|master_writedata[1]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[23]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[22]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[21]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[20]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[19]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[18]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[17]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[16]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[14]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[13]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[12]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[11]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[7]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[6]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|master_writedata[5]                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_nativeaddress_d1[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_nativeaddress_d1[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[2]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_nativeaddress_d1[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_nativeaddress_d1[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[24]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[25]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[26]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[27]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[28]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[29]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[30]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|master_writedata[31]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[10]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[4]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[3]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_writedata_d1[1]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[23]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[22]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[21]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[20]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[19]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[18]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[17]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[16]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[14]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[13]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[12]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[11]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[7]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[6]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_writedata_d1[5]                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[24]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[25]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[26]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[27]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[28]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[29]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[30]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_writedata_d1[31]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; w_ram_ce~0                                             ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|keymap:keymap|data[0..7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_addr[4,5]                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[2..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[2..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[8..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[8..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[8..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_ienable_reg[4..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_ipending_reg[4..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|R_ctrl_custom                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_xbrk:the_nios2_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|mmc_cd_reg                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[1]                                                                                                                ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[1]                                                                                                              ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[0]                                                                                                                ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[0]                                                                                                              ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[1..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[5..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[8..31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[5..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[5..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[8..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[8..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[1..31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[1..31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_control_rd_data[4..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|data[0..7]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|dm1                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|bank                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|record1                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; fz80:Z80|seq:seq|iff1                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; KEYBOARD:KEYBOARD|r_ps2_write_data[0..7]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_9_out_granted_slave_sdram_s1                                                                                               ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_8_out_granted_slave_sdram_s1                                                                                               ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[31]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[31]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[4]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[5]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[6]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[7]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[8]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[9]                                                                           ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[10]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[11]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[12]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[13]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[14]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[15]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[16]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[17]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[18]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[19]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[20]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[21]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[22]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[23]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[24]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[25]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[26]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[27]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[28]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[29]                                                                          ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_addr[0..3,6..10]                                                                                                                                                             ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_addr[11]                                                                                                                                                                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|d1_nios2_jtag_debug_module_end_xfer                                                                                             ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|d1_reasons_to_wait                                                                                                              ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi_avalon_slave_0_arbitrator:the_mmc_spi_avalon_slave_0|d1_mmc_spi_avalon_slave_0_end_xfer                                                                                                ; Merged with pc8001_sub_system:SUB_SYSTEM|mmc_spi_avalon_slave_0_arbitrator:the_mmc_spi_avalon_slave_0|d1_reasons_to_wait                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1_s1_arbitrator:the_gpio1_s1|d1_gpio1_s1_end_xfer                                                                                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|gpio1_s1_arbitrator:the_gpio1_s1|d1_reasons_to_wait                                                                                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|gpio0_s1_arbitrator:the_gpio0_s1|d1_gpio0_s1_end_xfer                                                                                                                                          ; Merged with pc8001_sub_system:SUB_SYSTEM|gpio0_s1_arbitrator:the_gpio0_s1|d1_reasons_to_wait                                                                                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_epcs_flash_controller_epcs_control_port_end_xfer                                             ; Merged with pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|d1_reasons_to_wait                                                                              ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out_s1_arbitrator:the_cmt_gpio_out_s1|d1_cmt_gpio_out_s1_end_xfer                                                                                                                     ; Merged with pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out_s1_arbitrator:the_cmt_gpio_out_s1|d1_reasons_to_wait                                                                                                                              ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in_s1_arbitrator:the_cmt_gpio_in_s1|d1_cmt_gpio_in_s1_end_xfer                                                                                                                        ; Merged with pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in_s1_arbitrator:the_cmt_gpio_in_s1|d1_reasons_to_wait                                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_dout_s1_arbitrator:the_cmt_dout_s1|d1_cmt_dout_s1_end_xfer                                                                                                                                 ; Merged with pc8001_sub_system:SUB_SYSTEM|cmt_dout_s1_arbitrator:the_cmt_dout_s1|d1_reasons_to_wait                                                                                                                                      ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din_s1_arbitrator:the_cmt_din_s1|d1_cmt_din_s1_end_xfer                                                                                                                                    ; Merged with pc8001_sub_system:SUB_SYSTEM|cmt_din_s1_arbitrator:the_cmt_din_s1|d1_reasons_to_wait                                                                                                                                        ;
; CONTREG_8251:CONTREG_8251|r_status[3..6]                                                                                                                                                                                    ; Merged with CONTREG_8251:CONTREG_8251|r_status[7]                                                                                                                                                                                       ;
; CONTREG_8251:CONTREG_8251|r_status[0]                                                                                                                                                                                       ; Merged with CONTREG_8251:CONTREG_8251|r_status[2]                                                                                                                                                                                       ;
; KEYBOARD:KEYBOARD|r_ps2_data_en                                                                                                                                                                                             ; Merged with KEYBOARD:KEYBOARD|r_ps2_addr[0]                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_6                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_6                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_5                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_5                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_4                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_4                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_3                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_3                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_2                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_2                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_1                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_1                                   ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|full_0                                   ; Merged with pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|full_0                                   ;
; VGA:VGA|r_data[7]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[7]                                                                                                                                                                                   ;
; VGA:VGA|r_data[6]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[6]                                                                                                                                                                                   ;
; VGA:VGA|r_data[5]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[5]                                                                                                                                                                                   ;
; VGA:VGA|r_data[4]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[4]                                                                                                                                                                                   ;
; VGA:VGA|r_data[3]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[3]                                                                                                                                                                                   ;
; VGA:VGA|r_data[2]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[2]                                                                                                                                                                                   ;
; VGA:VGA|r_data[1]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[1]                                                                                                                                                                                   ;
; VGA:VGA|r_data[0]                                                                                                                                                                                                           ; Merged with CONTREG_8251:CONTREG_8251|r_input_data[0]                                                                                                                                                                                   ;
; CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[4..7]                                                                                                                                                                              ; Merged with CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[3]                                                                                                                                                                                 ;
; CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[2]                                                                                                                                                                                 ; Merged with CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[0]                                                                                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM|slave_write_request                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_break:the_nios2_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2_instruction_master_arbitrator:the_nios2_instruction_master|nios2_instruction_master_dbs_address[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|nios2_data_master_dbs_address[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; CONTREG_8251:CONTREG_8251|r_status[7]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; KEYBOARD:KEYBOARD|r_ps2_addr[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; fz80:Z80|seq:seq|eschalt                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; fz80:Z80|seq:seq|nmiack                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; fz80:Z80|seq:seq|intack                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_break:the_nios2_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; VGA:VGA|r_xcnt[0]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[0]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[1]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[1]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[2]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[2]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[3]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[3]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[4]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[4]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[5]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[5]                                                                                                                                                                                                       ;
; VGA:VGA|r_xcnt[6]                                                                                                                                                                                                           ; Merged with VGA:VGA|r_text_adr[6]                                                                                                                                                                                                       ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_write                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_write                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_write                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_share_counter[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_share_counter[0]                                                                                    ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]                                    ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_slavearbiterlockenable                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_data_master_granted_slave_epcs_flash_controller_epcs_control_port              ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|last_cycle_nios2_instruction_master_granted_slave_nios2_jtag_debug_module                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|last_cycle_nios2_data_master_granted_slave_nios2_jtag_debug_module                                                              ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]                           ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_reg_firsttransfer                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_saved_chosen_master_vector[1]                                                                           ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|slowcount[1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~9                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~10                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~13                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~14                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~16                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~4                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~5                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~6                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~14                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~15                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~16                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                             ;
; CONTREG_8251:CONTREG_8251|r_state~7                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                             ;
; CONTREG_8251:CONTREG_8251|r_state~8                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                             ;
; CONTREG_8251:CONTREG_8251|r_state~9                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                             ;
; KEYBOARD:KEYBOARD|r_ps2_state~7                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur~4                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur~5                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur~6                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; VGA:VGA|r_dma_state~6                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; VGA:VGA|r_dma_state~7                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; VGA:VGA|r_dma_state~8                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|state~5                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; ukp:ukp|state~6                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                             ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_write                                                                           ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_state.100                                                                       ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize.011 ; Merged with pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize.001 ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM|slave_state.100                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur.CLKLOW                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur.STBIT                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; KEYBOARD:KEYBOARD|PS2:PS2|ps2clken                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur.SENDBIT                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; ukp:ukp|interval[0]                                                                                                                                                                                                         ; Merged with ukp:ukp|clockgen:clockgen|cnt[0]                                                                                                                                                                                            ;
; rtc:rtc|cnt[0]                                                                                                                                                                                                              ; Merged with ukp:ukp|clockgen:clockgen|cnt[0]                                                                                                                                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_state.010                                                                       ; Merged with pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_read                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_count[2]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]                           ; Lost fanout                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 800                                                                                                                                                                                     ;                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ukp:ukp|keymap:keymap|data[7]                                                                                                                                                            ; Lost Fanouts              ; ukp:ukp|data[6], ukp:ukp|data[5], ukp:ukp|data[4], ukp:ukp|data[3], ukp:ukp|data[2],                                                                                                                                   ;
;                                                                                                                                                                                          ;                           ; ukp:ukp|data[1], ukp:ukp|data[0]                                                                                                                                                                                       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[1] ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_slavearbiterlockenable,                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port, ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_data_master_granted_slave_epcs_flash_controller_epcs_control_port,        ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer,                                 ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1],                     ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]                      ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_slavearbiterlockenable                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait,                                                                                                                                      ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_9_out_granted_slave_sdram_s1,                                                                                         ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_8_out_granted_slave_sdram_s1,                                                                                         ;
;                                                                                                                                                                                          ;                           ; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]                                                                                                                   ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[31]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[31],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[31]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[30]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[30],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[30]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[29]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[29],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[29]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[28]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[28],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[28]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[27]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[27],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[27]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[26]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[26],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[26]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[25]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[25],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[25]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[24]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[24],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[24]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[23]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[23],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[23]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[22]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[22],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[22]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[21]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[21],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[21]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[20]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[20],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[20]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[19]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[19],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[19]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[18]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[18],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[18]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[17]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[17],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[17]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[16]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[16],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[16]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[14]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[14],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[14]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[13]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[13],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[13]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[12]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[12],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[12]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[11]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[11],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[11]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[10]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[10],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[10]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[9]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[9],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[9]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[8]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[8],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[8]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[7]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[7],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[7]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[6]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[6],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[6]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[5]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[5],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[5]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[4]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[4],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[4]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[3]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[3],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[3]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[2]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[2],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[2]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[1]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[1],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[1]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[31]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[31],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[31]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[30]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[30],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[30]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[29]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[29],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[29]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[28]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[28],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[28]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[27]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[27],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[27]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[26]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[26],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[26]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[25]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[25],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[25]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[24]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[24],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[24]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[23]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[23],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[23]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[22]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[22],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[22]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[21]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[21],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[21]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[20]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[20],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[20]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[19]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[19],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[19]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[18]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[18],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[18]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[17]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[17],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[17]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[16]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[16],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[16]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[15]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[15],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[15]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[14]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[14],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[14]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[13]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[13],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[13]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[12]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[12],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[12]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[11]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[11],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[11]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[10]                                                                                                                    ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[10],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[10]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[9]                                                                                                                     ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[9],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[9]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[8]                                                                                                                     ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[8],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[8]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[7]                                                                                                                     ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[7],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[7]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[6]                                                                                                                     ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[6],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[6]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in|readdata[5]                                                                                                                     ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata_p1[5],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|slave_readdata[5]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[31]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[31],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[31]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[30]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[30],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[30]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[29]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[29],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[29]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[28]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[28],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[28]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[27]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[27],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[27]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[26]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[26],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[26]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[25]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[25],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[25]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[23]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[23],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[23]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[22]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[22],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[22]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[21]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[21],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[21]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[20]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[20],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[20]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[19]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[19],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[19]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[18]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[18],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[18]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[17]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[17],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[17]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[16]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[16],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[16]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[15]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[15],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[15]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[14]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[14],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[14]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[13]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[13],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[13]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[12]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[12],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[12]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[11]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[11],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[11]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[10]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[10],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[10]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[9]                                                                                                                             ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[9],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[9]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[8]                                                                                                                             ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[8],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[8]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[0]                                                                                                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[0],                                                                                                             ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[0]                                                                                                                 ;
; pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1|readdata[15]                                                                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata_p1[15],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_readdata[15]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din|readdata[24]                                                                                                                            ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata_p1[24],                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|slave_readdata[24]                                                                                                                ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_share_counter[1]                                                 ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|last_cycle_nios2_instruction_master_granted_slave_nios2_jtag_debug_module,                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_reg_firsttransfer                                                                                  ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[23]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[23]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[22]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[22]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[21]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[21]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[20]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[20]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[19]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[19]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[18]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[18]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[17]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[17]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[16]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[16]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[15]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[15]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[14]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[14]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[8]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[8]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[12]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[12]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[11]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[11]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[10]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[10]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[9]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[9]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[8]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[8]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[1]                                                                             ; Lost Fanouts              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[1]                                                                                                         ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[0]                                                                             ; Lost Fanouts              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[0]                                                                                                         ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[31]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[31]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[30]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[30]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[29]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[29]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[28]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[28]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[27]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[27]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[26]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[26]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[25]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[25]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[24]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[24]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[23]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[23]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[22]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[22]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[21]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[21]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[20]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[20]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[19]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[19]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[18]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[18]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[17]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[17]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[16]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[16]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[13]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[13]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[15]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[15]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[14]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[14]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[13]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[13]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[12]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[12]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[11]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[11]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[10]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[10]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[9]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[9]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[7]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[7]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[6]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[6]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[5]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[5]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[4]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[4]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[3]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[3]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata_p1[2]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|slave_readdata[2]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[31]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[31]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[30]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[30]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[29]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[29]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[28]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[28]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[27]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[27]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[26]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[26]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[25]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[25]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[24]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[24]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[23]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[23]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[22]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[22]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[21]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[21]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[20]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[20]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[19]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[19]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[18]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[18]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[17]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[17]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[16]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[16]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[15]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[15]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[14]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[14]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[13]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[13]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[12]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[12]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[11]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[11]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[10]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[10]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[9]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[9]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata_p1[8]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|slave_readdata[8]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[31]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[31]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[30]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[30]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[29]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[29]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[28]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[28]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[27]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[27]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[26]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[26]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[25]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[25]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[24]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[24]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[23]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[23]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[22]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[22]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[21]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[21]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[13]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[13]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[20]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[20]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[19]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[19]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[18]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[18]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[17]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[17]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[16]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[16]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[15]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[15]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[14]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[14]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[12]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[12]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[11]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[11]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[10]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[10]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[9]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[9]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata_p1[8]                                                                                ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|slave_readdata[8]                                                                                                                 ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[31]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[31]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[30]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[30]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[29]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[29]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[28]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[28]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[27]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[27]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; ukp:ukp|data[7]                                                                                                                                                                          ; Lost Fanouts              ; ukp:ukp|dm1                                                                                                                                                                                                            ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[26]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[26]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; CONTREG_8251:CONTREG_8251|r_status[7]                                                                                                                                                    ; Stuck at GND              ; CONTREG_8251:CONTREG_8251|O_CONTROL_DATA[3]                                                                                                                                                                            ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[25]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[25]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata_p1[24]                                                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|slave_readdata[24]                                                                                                                ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_slavearbiterlockenable                                               ; Stuck at GND              ; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_saved_chosen_master_vector[1]                                                                      ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
; KEYBOARD:KEYBOARD|PS2:PS2|cur.STBIT                                                                                                                                                      ; Stuck at GND              ; KEYBOARD:KEYBOARD|PS2:PS2|ps2clken                                                                                                                                                                                     ;
;                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3563  ;
; Number of registers using Synchronous Clear  ; 152   ;
; Number of registers using Synchronous Load   ; 370   ;
; Number of registers using Asynchronous Clear ; 2405  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1783  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[0]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[1]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[2]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[3]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[6]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[8]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[9]                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[14]                                                                                                                                   ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|internal_counter[15]                                                                                                                                   ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|sck_reg                                                                                                                           ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|sdo_reg                                                                                                                           ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|ncs_reg                                                                                                                           ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_reg[0]                                           ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|stateZero                                                          ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_cmd[1]                                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_cmd[3]                                                                                                                                                   ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_cmd[2]                                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_cmd[0]                                                                                                                                                   ; 2       ;
; VGA:VGA|r_color[1]                                                                                                                                                                                      ; 1       ;
; VGA:VGA|r_color[2]                                                                                                                                                                                      ; 1       ;
; VGA:VGA|r_color[0]                                                                                                                                                                                      ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|epcs_slave_select_holding_reg[0]                                   ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_addend[0]                       ; 5       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|F_pc[21]                                                                                                                                                   ; 25      ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|F_pc[9]                                                                                                                                                    ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|i_read                                                                                                                                                     ; 26      ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|F_pc[10]                                                                                                                                                   ; 8       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_addr[11]                                                                                                                                                 ; 10      ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_cmd[1]                                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_cmd[3]                                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_cmd[2]                                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_cmd[0]                                                                                                                                                   ; 2       ;
; KEYBOARD:KEYBOARD|r_kb_addr[0]                                                                                                                                                                          ; 1       ;
; KEYBOARD:KEYBOARD|r_kb_addr[1]                                                                                                                                                                          ; 1       ;
; KEYBOARD:KEYBOARD|r_kb_addr[2]                                                                                                                                                                          ; 1       ;
; KEYBOARD:KEYBOARD|r_kb_addr[3]                                                                                                                                                                          ; 1       ;
; VGA:VGA|r_atr[5]                                                                                                                                                                                        ; 1       ;
; VGA:VGA|r_atr[6]                                                                                                                                                                                        ; 1       ;
; VGA:VGA|r_atr[4]                                                                                                                                                                                        ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[0]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[1]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[2]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[3]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[4]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[5]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[6]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divref_reg[7]                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|nios2_data_master_waitrequest                                                                                           ; 18      ;
; pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_addend[0]                                                                       ; 5       ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|fifo_contains_ones_n ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                                    ; 5       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|refresh_counter[12]                                                                                                                                        ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|refresh_counter[9]                                                                                                                                         ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|refresh_counter[8]                                                                                                                                         ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|refresh_counter[7]                                                                                                                                         ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|refresh_counter[3]                                                                                                                                         ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                             ; 11      ;
; KEYBOARD:KEYBOARD|PS2:PS2|empty                                                                                                                                                                         ; 6       ;
; VGA:VGA|r_lpc[0]                                                                                                                                                                                        ; 1       ;
; VGA:VGA|r_lpc[3]                                                                                                                                                                                        ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                     ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                             ; 10      ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[3]                                                       ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|t_dav                                                                                                                                              ; 3       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[1]                                                       ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[0]                                                       ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg|oci_ienable[2]                                                       ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                 ; 3       ;
; VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|dffe4                                                                                                                             ; 8       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[2]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                 ; 1       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[0]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[3]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[1]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[9]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[8]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[6]                                                                                                                                   ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[15]                                                                                                                                  ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0|period_l_register[14]                                                                                                                                  ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|exit_reg                                                                                                                          ; 3       ;
; VGA:VGA|HVGEN:HVGEN|O_HS                                                                                                                                                                                ; 2       ;
; VGA:VGA|HVGEN:HVGEN|O_VS                                                                                                                                                                                ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|pfdena_reg                                                                                                                               ; 2       ;
; pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|frczero_reg                                                                                                                       ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                  ; 1       ;
; Total number of inverted registers = 96                                                                                                                                                                 ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                        ;
+----------------------------------+-------------------------------------+------------+
; Register Name                    ; Megafunction                        ; Type       ;
+----------------------------------+-------------------------------------+------------+
; VGA:VGA|cgrom:CGROM|data[0..7]   ; VGA:VGA|cgrom:CGROM|Ram0_rtl_0      ; RAM        ;
; ukp:ukp|ukprom:ukprom|data[0..3] ; ukp:ukp|ukprom:ukprom|WideOr7_rtl_0 ; ROM        ;
; VGA:VGA|r_attbuf_we[0..3]        ; VGA:VGA|r_attbuf_we_rtl_0           ; SHIFT_TAPS ;
; VGA:VGA|r_dma_att_adr_3[0..6]    ; VGA:VGA|r_attbuf_we_rtl_0           ; SHIFT_TAPS ;
; VGA:VGA|r_dma_att_adr_2[0..6]    ; VGA:VGA|r_attbuf_we_rtl_0           ; SHIFT_TAPS ;
; VGA:VGA|r_dma_att_adr_1[0..6]    ; VGA:VGA|r_attbuf_we_rtl_0           ; SHIFT_TAPS ;
; VGA:VGA|r_dma_att_adr_0[0..6]    ; VGA:VGA|r_attbuf_we_rtl_0           ; SHIFT_TAPS ;
+----------------------------------+-------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                      ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |pc8001|KEYBOARD:KEYBOARD|PS2:PS2|txcnt[9]                                                                                                                                                                                      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|ukp:ukp|bitadr[3]                                                                                                                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrl|q[6]                                                                                                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_2:reg_adrh|q[0]                                                                                                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_simplec:reg_i|q[4]                                                                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|d_byteenable[0]                                                                                                                                                            ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|rtc:rtc|sr[30]                                                                                                                                                                                                          ;                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; |pc8001|rtc:rtc|sr[14]                                                                                                                                                                                                          ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                                                                                                             ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_src2[3]                                                                                                                                                                  ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_src1[31]                                                                                                                                                                 ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_src1[9]                                                                                                                                                                  ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_shift_rot_result[4]                                                                                                                                                      ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|D_iw[0]                                                                                                                                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|av_ld_byte0_data[6]                                                                                                                                                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|av_ld_byte2_data[5]                                                                                                                                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pc8001|KEYBOARD:KEYBOARD|PS2:PS2|sft[2]                                                                                                                                                                                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count3c:c_hour1|q[1]                                                                                                                                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count4c:c_day1|q[1]                                                                                                                                                                                             ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|frc_reg[6]                                                                                                                                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|seq:seq|inst_reg[2]                                                                                                                                                                                            ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q1[6]                                                                                                                                                                                              ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|reg_f:reg_f|q0[0]                                                                                                                                                                                              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q1[0]                                                                                                                                                                                              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|fz80:Z80|reg_a:reg_a|q0[3]                                                                                                                                                                                              ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|VGA:VGA|r_charactor_vcnt[2]                                                                                                                                                                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_spl|q[6]                                                                                                                                                                                            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_2s:reg_sph|q[3]                                                                                                                                                                                            ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[15]                                                                    ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[9]                                                                     ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[2]                                                                     ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|data_to_cpu[4]                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub|shift_reg[0]                                                                       ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|CONTREG_8251:CONTREG_8251|r_cmt_data[1]                                                                                                                                                                                 ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_alu_result[0]                                                                                                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                          ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_src2[22]                                                                                                                                                                 ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_control_rd_data[3]                                                                                                                                                       ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |pc8001|VGA:VGA|r_ycurs[0]                                                                                                                                                                                                      ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[2]                                                                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|ukp:ukp|w[4]                                                                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_second0|q[2]                                                                                                                                                                                          ;                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|MonDReg[25]                                                                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_second1|q[0]                                                                                                                                                                                           ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_readdata_p1[12]                                                                                                              ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|slave_readdata_p1[6]                                                                                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count10:c_minute0|q[2]                                                                                                                                                                                          ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count6:c_minute1|q[1]                                                                                                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|rtc:rtc|count121:c_month|q[0]                                                                                                                                                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|d_writedata[27]                                                                                                                                                            ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|MonDReg[12]                                                                                  ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q1[0]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_c|q0[1]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q1[7]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_b|q0[1]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q1[2]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_e|q0[0]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q1[5]                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |pc8001|fz80:Z80|reg_dual2:reg_d|q0[6]                                                                                                                                                                                          ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[37] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[33] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[5]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |pc8001|VGA:VGA|O_RAM_ADR[14]                                                                                                                                                                                                   ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |pc8001|VGA:VGA|r_dma_dst_adr[3]                                                                                                                                                                                                ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |pc8001|CONTREG_8251:CONTREG_8251|r_status[2]                                                                                                                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_alu_result[28]                                                                                                                                                           ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|F_pc[15]                                                                                                                                                                   ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |pc8001|VGA:VGA|r_chrline[7]                                                                                                                                                                                                    ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                            ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|MonAReg[9]                                                                                   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count10c:c_hour0|q[0]                                                                                                                                                                                           ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_bank[1]                                                                                                                                                                  ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|d_byteenable[3]                                                                                                                                                            ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |pc8001|VGA:VGA|r_seq[0]                                                                                                                                                                                                        ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_break:the_nios2_nios2_oci_break|break_readreg[31]                                                                      ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|rtc:rtc|count101:c_day0|q[3]                                                                                                                                                                                            ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_count[0]                                                                                                                                                                 ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qx[3]                                                                                                                                                                                          ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qx[7]                                                                                                                                                                                          ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_addr[11]                                                                                                                                                                 ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|txddata[2]                                                                                                                                        ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |pc8001|VGA:VGA|r_dma_att_adr[4]                                                                                                                                                                                                ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |pc8001|KEYBOARD:KEYBOARD|O_KB_DATA[7]                                                                                                                                                                                          ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|bitcount[2]                                                                                                                                       ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|fz80:Z80|seq:seq|ifd                                                                                                                                                                                                    ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_addr[4]                                                                                                                                                                  ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_addr[2]                                                                                                                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                          ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                          ;                            ;
; 256:1              ; 3 bits    ; 510 LEs       ; 30 LEs               ; 480 LEs                ; |pc8001|input_data[6]                                                                                                                                                                                                           ;                            ;
; 256:1              ; 2 bits    ; 340 LEs       ; 14 LEs               ; 326 LEs                ; |pc8001|input_data[5]                                                                                                                                                                                                           ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |pc8001|alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                 ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|qy[1]                                                                                                                                                                                          ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|qy[7]                                                                                                                                                                                          ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|divcount[0]                                                                                                                                       ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q1[2]                                                                                                                                                                                          ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_h|q0[2]                                                                                                                                                                                          ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q1[7]                                                                                                                                                                                          ;                            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; |pc8001|fz80:Z80|reg_quad3:reg_l|q0[2]                                                                                                                                                                                          ;                            ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|active_data[8]                                                                                                                                                             ;                            ;
; 15:1               ; 9 bits    ; 90 LEs        ; 9 LEs                ; 81 LEs                 ; |pc8001|KEYBOARD:KEYBOARD|r_kb_data[2]                                                                                                                                                                                          ;                            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|seq:seq|state[2]                                                                                                                                                                                               ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |pc8001|VGA:VGA|r_atr[6]                                                                                                                                                                                                        ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_data[1]                                                                                                                                                                  ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|F_pc[9]                                                                                                                                                                    ;                            ;
; 15:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; |pc8001|KEYBOARD:KEYBOARD|r_kb_addr[3]                                                                                                                                                                                          ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|reg_quad3:reg_l|Mux2                                                                                                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pc8001|CONTREG_8251:CONTREG_8251|r_state                                                                                                                                                                                       ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|fz80:Z80|Mux2                                                                                                                                                                                                           ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux3                                                                                                                                                                                                           ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|E_logic_result[12]                                                                                                                                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter_next_value[0]                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_share_counter_next_value[0]                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|KEYBOARD:KEYBOARD|r_ps2_state                                                                                                                                                                                           ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |pc8001|cpu_data_in[7]                                                                                                                                                                                                          ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |pc8001|fz80:Z80|Mux23                                                                                                                                                                                                          ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux14                                                                                                                                                                                                          ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |pc8001|fz80:Z80|Mux43                                                                                                                                                                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|comb                                                                                                                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1|updated_one_count                    ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1|updated_one_count                    ;                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_rf_wr_data[18]                                                                                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|W_rf_wr_data[2]                                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|readdata[2]                                                                                                                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|D_dst_regnum[2]                                                                                                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_slave_FSM:slave_FSM|Selector3                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_slave_FSM:slave_FSM|Selector0                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_slave_FSM:slave_FSM|Selector3                                                                            ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |pc8001|VGA:VGA|r_dma_state                                                                                                                                                                                                     ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux28                                                                                                                                                                                                          ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |pc8001|fz80:Z80|Mux25                                                                                                                                                                                                          ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|VGA:VGA|w_graphic[0]                                                                                                                                                                                                    ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |pc8001|ukp:ukp|state                                                                                                                                                                                                           ;                            ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; |pc8001|KEYBOARD:KEYBOARD|Selector10                                                                                                                                                                                            ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |pc8001|pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi|Selector0                                                                                                                                         ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|Selector34                                                                                                                                                                 ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |pc8001|pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|Selector28                                                                                                                                                                 ;                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 26 LEs               ; 20 LEs                 ; |pc8001|KEYBOARD:KEYBOARD|Selector6                                                                                                                                                                                             ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_3451:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sef1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tef1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9972:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9 ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                ;
+-------------------+-------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0        ;
+-----------------------------+-------+------+------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll ;
+----------------+-------+------+-------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                    ;
+----------------+-------+------+-------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                            ;
+----------------+-------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2|sub_system_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0|altsyncram_9s61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0|altsyncram_ofv:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:VGA|altshift_taps:r_attbuf_we_rtl_0|shift_taps_ohm:auto_generated|altsyncram_lta1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:system_clk|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------------+
; Parameter Name                ; Value                 ; Type                        ;
+-------------------------------+-----------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK2                  ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                     ;
; LOCK_LOW                      ; 1                     ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                     ;
; BANDWIDTH                     ; 0                     ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 7159                  ; Signed Integer              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 4                     ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 25000                 ; Signed Integer              ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                     ;
; VCO_MIN                       ; 0                     ; Untyped                     ;
; VCO_MAX                       ; 0                     ; Untyped                     ;
; VCO_CENTER                    ; 0                     ; Untyped                     ;
; PFD_MIN                       ; 0                     ; Untyped                     ;
; PFD_MAX                       ; 0                     ; Untyped                     ;
; M_INITIAL                     ; 0                     ; Untyped                     ;
; M                             ; 0                     ; Untyped                     ;
; N                             ; 1                     ; Untyped                     ;
; M2                            ; 1                     ; Untyped                     ;
; N2                            ; 1                     ; Untyped                     ;
; SS                            ; 1                     ; Untyped                     ;
; C0_HIGH                       ; 0                     ; Untyped                     ;
; C1_HIGH                       ; 0                     ; Untyped                     ;
; C2_HIGH                       ; 0                     ; Untyped                     ;
; C3_HIGH                       ; 0                     ; Untyped                     ;
; C4_HIGH                       ; 0                     ; Untyped                     ;
; C5_HIGH                       ; 0                     ; Untyped                     ;
; C6_HIGH                       ; 0                     ; Untyped                     ;
; C7_HIGH                       ; 0                     ; Untyped                     ;
; C8_HIGH                       ; 0                     ; Untyped                     ;
; C9_HIGH                       ; 0                     ; Untyped                     ;
; C0_LOW                        ; 0                     ; Untyped                     ;
; C1_LOW                        ; 0                     ; Untyped                     ;
; C2_LOW                        ; 0                     ; Untyped                     ;
; C3_LOW                        ; 0                     ; Untyped                     ;
; C4_LOW                        ; 0                     ; Untyped                     ;
; C5_LOW                        ; 0                     ; Untyped                     ;
; C6_LOW                        ; 0                     ; Untyped                     ;
; C7_LOW                        ; 0                     ; Untyped                     ;
; C8_LOW                        ; 0                     ; Untyped                     ;
; C9_LOW                        ; 0                     ; Untyped                     ;
; C0_INITIAL                    ; 0                     ; Untyped                     ;
; C1_INITIAL                    ; 0                     ; Untyped                     ;
; C2_INITIAL                    ; 0                     ; Untyped                     ;
; C3_INITIAL                    ; 0                     ; Untyped                     ;
; C4_INITIAL                    ; 0                     ; Untyped                     ;
; C5_INITIAL                    ; 0                     ; Untyped                     ;
; C6_INITIAL                    ; 0                     ; Untyped                     ;
; C7_INITIAL                    ; 0                     ; Untyped                     ;
; C8_INITIAL                    ; 0                     ; Untyped                     ;
; C9_INITIAL                    ; 0                     ; Untyped                     ;
; C0_MODE                       ; BYPASS                ; Untyped                     ;
; C1_MODE                       ; BYPASS                ; Untyped                     ;
; C2_MODE                       ; BYPASS                ; Untyped                     ;
; C3_MODE                       ; BYPASS                ; Untyped                     ;
; C4_MODE                       ; BYPASS                ; Untyped                     ;
; C5_MODE                       ; BYPASS                ; Untyped                     ;
; C6_MODE                       ; BYPASS                ; Untyped                     ;
; C7_MODE                       ; BYPASS                ; Untyped                     ;
; C8_MODE                       ; BYPASS                ; Untyped                     ;
; C9_MODE                       ; BYPASS                ; Untyped                     ;
; C0_PH                         ; 0                     ; Untyped                     ;
; C1_PH                         ; 0                     ; Untyped                     ;
; C2_PH                         ; 0                     ; Untyped                     ;
; C3_PH                         ; 0                     ; Untyped                     ;
; C4_PH                         ; 0                     ; Untyped                     ;
; C5_PH                         ; 0                     ; Untyped                     ;
; C6_PH                         ; 0                     ; Untyped                     ;
; C7_PH                         ; 0                     ; Untyped                     ;
; C8_PH                         ; 0                     ; Untyped                     ;
; C9_PH                         ; 0                     ; Untyped                     ;
; L0_HIGH                       ; 1                     ; Untyped                     ;
; L1_HIGH                       ; 1                     ; Untyped                     ;
; G0_HIGH                       ; 1                     ; Untyped                     ;
; G1_HIGH                       ; 1                     ; Untyped                     ;
; G2_HIGH                       ; 1                     ; Untyped                     ;
; G3_HIGH                       ; 1                     ; Untyped                     ;
; E0_HIGH                       ; 1                     ; Untyped                     ;
; E1_HIGH                       ; 1                     ; Untyped                     ;
; E2_HIGH                       ; 1                     ; Untyped                     ;
; E3_HIGH                       ; 1                     ; Untyped                     ;
; L0_LOW                        ; 1                     ; Untyped                     ;
; L1_LOW                        ; 1                     ; Untyped                     ;
; G0_LOW                        ; 1                     ; Untyped                     ;
; G1_LOW                        ; 1                     ; Untyped                     ;
; G2_LOW                        ; 1                     ; Untyped                     ;
; G3_LOW                        ; 1                     ; Untyped                     ;
; E0_LOW                        ; 1                     ; Untyped                     ;
; E1_LOW                        ; 1                     ; Untyped                     ;
; E2_LOW                        ; 1                     ; Untyped                     ;
; E3_LOW                        ; 1                     ; Untyped                     ;
; L0_INITIAL                    ; 1                     ; Untyped                     ;
; L1_INITIAL                    ; 1                     ; Untyped                     ;
; G0_INITIAL                    ; 1                     ; Untyped                     ;
; G1_INITIAL                    ; 1                     ; Untyped                     ;
; G2_INITIAL                    ; 1                     ; Untyped                     ;
; G3_INITIAL                    ; 1                     ; Untyped                     ;
; E0_INITIAL                    ; 1                     ; Untyped                     ;
; E1_INITIAL                    ; 1                     ; Untyped                     ;
; E2_INITIAL                    ; 1                     ; Untyped                     ;
; E3_INITIAL                    ; 1                     ; Untyped                     ;
; L0_MODE                       ; BYPASS                ; Untyped                     ;
; L1_MODE                       ; BYPASS                ; Untyped                     ;
; G0_MODE                       ; BYPASS                ; Untyped                     ;
; G1_MODE                       ; BYPASS                ; Untyped                     ;
; G2_MODE                       ; BYPASS                ; Untyped                     ;
; G3_MODE                       ; BYPASS                ; Untyped                     ;
; E0_MODE                       ; BYPASS                ; Untyped                     ;
; E1_MODE                       ; BYPASS                ; Untyped                     ;
; E2_MODE                       ; BYPASS                ; Untyped                     ;
; E3_MODE                       ; BYPASS                ; Untyped                     ;
; L0_PH                         ; 0                     ; Untyped                     ;
; L1_PH                         ; 0                     ; Untyped                     ;
; G0_PH                         ; 0                     ; Untyped                     ;
; G1_PH                         ; 0                     ; Untyped                     ;
; G2_PH                         ; 0                     ; Untyped                     ;
; G3_PH                         ; 0                     ; Untyped                     ;
; E0_PH                         ; 0                     ; Untyped                     ;
; E1_PH                         ; 0                     ; Untyped                     ;
; E2_PH                         ; 0                     ; Untyped                     ;
; E3_PH                         ; 0                     ; Untyped                     ;
; M_PH                          ; 0                     ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE              ;
+-------------------------------+-----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fz80:Z80|seq:seq ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; S_IF1          ; 0000  ; Unsigned Binary                      ;
; S_IF2          ; 0001  ; Unsigned Binary                      ;
; S_IMM1         ; 0010  ; Unsigned Binary                      ;
; S_IMM2         ; 0011  ; Unsigned Binary                      ;
; S_MR1          ; 0100  ; Unsigned Binary                      ;
; S_MR2          ; 0101  ; Unsigned Binary                      ;
; S_DISP         ; 0110  ; Unsigned Binary                      ;
; S_IN           ; 0111  ; Unsigned Binary                      ;
; S_IACK         ; 1000  ; Unsigned Binary                      ;
; S_MW1          ; 1100  ; Unsigned Binary                      ;
; S_MW2          ; 1101  ; Unsigned Binary                      ;
; S_OUT          ; 1111  ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_2bj1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value     ; Type                                                                                                             ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752 ; Signed Integer                                                                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; yes       ; String                                                                                                           ;
; SLD_IP_VERSION          ; 1         ; Signed Integer                                                                                                   ;
; SLD_IP_MINOR_VERSION    ; 3         ; Signed Integer                                                                                                   ;
; SLD_COMMON_IP_VERSION   ; 0         ; Signed Integer                                                                                                   ;
; width_word              ; 8         ; Untyped                                                                                                          ;
; numwords                ; 32768     ; Untyped                                                                                                          ;
; widthad                 ; 15        ; Untyped                                                                                                          ;
; shift_count_bits        ; 4         ; Untyped                                                                                                          ;
; cvalue                  ; 00000000  ; Untyped                                                                                                          ;
; is_data_in_ram          ; 1         ; Untyped                                                                                                          ;
; is_readable             ; 1         ; Untyped                                                                                                          ;
; node_name               ; 805306368 ; Untyped                                                                                                          ;
+-------------------------+-----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; S_OPCODE       ; 0     ; Signed Integer              ;
; S_LDI0         ; 1     ; Signed Integer              ;
; S_LDI1         ; 2     ; Signed Integer              ;
; S_B0           ; 3     ; Signed Integer              ;
; S_B1           ; 4     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; CLEAR0               ; Untyped                                        ;
; INDATA_ACLR_A                      ; CLEAR0               ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                 ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; CLEAR1               ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; CLEAR1               ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; CLEAR1               ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_vu52      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA ;
+---------------------+------------+-------------------+
; Parameter Name      ; Value      ; Type              ;
+---------------------+------------+-------------------+
; P_HDISP_END         ; 1010000000 ; Unsigned Binary   ;
; P_CHARACTOR_16X8DOT ; 1          ; Unsigned Binary   ;
+---------------------+------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|HVGEN:HVGEN ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; HMAX           ; 800   ; Signed Integer                          ;
; VMAX           ; 525   ; Signed Integer                          ;
; HS_START       ; 648   ; Signed Integer                          ;
; HS_END         ; 744   ; Signed Integer                          ;
; VS_START       ; 449   ; Signed Integer                          ;
; VS_END         ; 451   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_25o1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 16                   ; Signed Integer                                        ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                        ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_08o1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD ;
+-----------------------+----------+-----------------------------+
; Parameter Name        ; Value    ; Type                        ;
+-----------------------+----------+-----------------------------+
; P_PS2_ADDR_STATUS     ; 00       ; Unsigned Binary             ;
; P_PS2_ADDR_READ       ; 01       ; Unsigned Binary             ;
; P_PS2_CODE_BREAK      ; 11110000 ; Unsigned Binary             ;
; P_PS2_CODE_LEFT_SHIFT ; 00010010 ; Unsigned Binary             ;
; P_PS2_CODE_KANA       ; 00010011 ; Unsigned Binary             ;
; P_PS2_CODE_CTRL       ; 00010100 ; Unsigned Binary             ;
; P_PS2_CODE_GRAPH      ; 00010001 ; Unsigned Binary             ;
+-----------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|PS2:PS2 ;
+----------------+---------------+---------------------------------------+
; Parameter Name ; Value         ; Type                                  ;
+----------------+---------------+---------------------------------------+
; HALT           ; 000           ; Unsigned Binary                       ;
; CLKLOW         ; 001           ; Unsigned Binary                       ;
; STBIT          ; 010           ; Unsigned Binary                       ;
; SENDBIT        ; 011           ; Unsigned Binary                       ;
; WAITCLK        ; 100           ; Unsigned Binary                       ;
; GETBIT         ; 101           ; Unsigned Binary                       ;
; SETFLG         ; 110           ; Unsigned Binary                       ;
; TXMAX          ; 0011111010000 ; Unsigned Binary                       ;
+----------------+---------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_1:KBTBL_1 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _enter         ; 01011010 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_2:KBTBL_2 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _atmark        ; 01010100 ; Unsigned Binary                                    ;
; _A             ; 00011100 ; Unsigned Binary                                    ;
; _B             ; 00110010 ; Unsigned Binary                                    ;
; _C             ; 00100001 ; Unsigned Binary                                    ;
; _D             ; 00100011 ; Unsigned Binary                                    ;
; _E             ; 00100100 ; Unsigned Binary                                    ;
; _F             ; 00101011 ; Unsigned Binary                                    ;
; _G             ; 00110100 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_3:KBTBL_3 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _H             ; 00110011 ; Unsigned Binary                                    ;
; _I             ; 01000011 ; Unsigned Binary                                    ;
; _J             ; 00111011 ; Unsigned Binary                                    ;
; _K             ; 01000010 ; Unsigned Binary                                    ;
; _L             ; 01001011 ; Unsigned Binary                                    ;
; _M             ; 00111010 ; Unsigned Binary                                    ;
; _N             ; 00110001 ; Unsigned Binary                                    ;
; _O             ; 01000100 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_4:KBTBL_4 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _P             ; 01001101 ; Unsigned Binary                                    ;
; _Q             ; 00010101 ; Unsigned Binary                                    ;
; _R             ; 00101101 ; Unsigned Binary                                    ;
; _S             ; 00011011 ; Unsigned Binary                                    ;
; _T             ; 00101100 ; Unsigned Binary                                    ;
; _U             ; 00111100 ; Unsigned Binary                                    ;
; _V             ; 00101010 ; Unsigned Binary                                    ;
; _W             ; 00011101 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_5:KBTBL_5 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _X             ; 00100010 ; Unsigned Binary                                    ;
; _Y             ; 00110101 ; Unsigned Binary                                    ;
; _Z             ; 00011010 ; Unsigned Binary                                    ;
; _leftbracket   ; 01011011 ; Unsigned Binary                                    ;
; _yen           ; 01101010 ; Unsigned Binary                                    ;
; _rightbracket  ; 01011101 ; Unsigned Binary                                    ;
; _oyobi         ; 01010101 ; Unsigned Binary                                    ;
; _hyphen        ; 01001110 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_6:KBTBL_6 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _0             ; 01000101 ; Unsigned Binary                                    ;
; _1             ; 00010110 ; Unsigned Binary                                    ;
; _2             ; 00011110 ; Unsigned Binary                                    ;
; _3             ; 00100110 ; Unsigned Binary                                    ;
; _4             ; 00100101 ; Unsigned Binary                                    ;
; _5             ; 00101110 ; Unsigned Binary                                    ;
; _6             ; 00110110 ; Unsigned Binary                                    ;
; _7             ; 00111101 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_7:KBTBL_7 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _8             ; 00111110 ; Unsigned Binary                                    ;
; _9             ; 01000110 ; Unsigned Binary                                    ;
; _colon         ; 01010010 ; Unsigned Binary                                    ;
; _semicolon     ; 01001100 ; Unsigned Binary                                    ;
; _comma         ; 01000001 ; Unsigned Binary                                    ;
; _dot           ; 01001001 ; Unsigned Binary                                    ;
; _slash         ; 01001010 ; Unsigned Binary                                    ;
; _back_slash    ; 01010001 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_8:KBTBL_8 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _home          ; 01101100 ; Unsigned Binary                                    ;
; _up            ; 01110101 ; Unsigned Binary                                    ;
; _down          ; 01110010 ; Unsigned Binary                                    ;
; _right         ; 01110100 ; Unsigned Binary                                    ;
; _left          ; 01101011 ; Unsigned Binary                                    ;
; _ins           ; 01110000 ; Unsigned Binary                                    ;
; _del           ; 01110001 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_9:KBTBL_9 ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; _stop          ; 01110111 ; Unsigned Binary                                    ;
; _f1            ; 00000101 ; Unsigned Binary                                    ;
; _f2            ; 00000110 ; Unsigned Binary                                    ;
; _f3            ; 00000100 ; Unsigned Binary                                    ;
; _f4            ; 00001100 ; Unsigned Binary                                    ;
; _f5            ; 00000011 ; Unsigned Binary                                    ;
; _space         ; 00101001 ; Unsigned Binary                                    ;
; _esc           ; 01110110 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD:KEYBOARD|KBTBL_10:KBTBL_10 ;
+----------------+----------+------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                 ;
+----------------+----------+------------------------------------------------------+
; _break         ; 11110000 ; Unsigned Binary                                      ;
; _left_shift    ; 00010010 ; Unsigned Binary                                      ;
; _kana          ; 00010011 ; Unsigned Binary                                      ;
; _left_ctrl     ; 00010100 ; Unsigned Binary                                      ;
; _graph         ; 00010001 ; Unsigned Binary                                      ;
+----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTREG_8251:CONTREG_8251 ;
+--------------------------+-------+-------------------------------------+
; Parameter Name           ; Value ; Type                                ;
+--------------------------+-------+-------------------------------------+
; P_SIO_STATE_MODE_SETTING ; 0000  ; Unsigned Binary                     ;
; P_SIO_STATE_CMD_SETTING  ; 0001  ; Unsigned Binary                     ;
+--------------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller ;
+----------------+------------------------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                                ;
+----------------+------------------------------------+---------------------------------------------------------------------+
; INIT_FILE      ; epcs_flash_controller_boot_rom.hex ; String                                                              ;
+----------------+------------------------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                                     ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                                  ;
; WIDTH_A                            ; 32                                       ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                                        ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                                      ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                                  ;
; WIDTH_B                            ; 1                                        ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                                  ;
; INIT_FILE                          ; epcs_flash_controller_boot_rom_synth.hex ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III                              ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_3451                          ; Untyped                                                                  ;
+------------------------------------+------------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                               ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                     ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                    ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                             ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                     ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                     ;
; RESERVED                ; 0                                ; Signed Integer                                                                     ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                     ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                     ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                     ;
+-------------------------+----------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; IDLE           ; 01000 ; Unsigned Binary                                                                           ;
; SDO            ; 00100 ; Unsigned Binary                                                                           ;
; SDI            ; 00010 ; Unsigned Binary                                                                           ;
; DONE           ; 00001 ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                   ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; nios2_rf_ram_a.mif ; String                                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; nios2_rf_ram_a.mif   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_sef1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                                   ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
; lpm_file       ; nios2_rf_ram_b.mif ; String                                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; nios2_rf_ram_b.mif   ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_tef1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                              ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; nios2_ociram_default_contents.mif ; String                                                                                                                                                                                            ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                                    ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE                          ; nios2_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_9972                   ; Untyped                                                                                                                                                                                                 ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                    ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                    ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                            ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 21                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 21                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 61710                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 58010                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                    ; Untyped        ;
; sld_segment_size                                ; 512                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                      ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 86                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                                                             ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                                                            ; Type            ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                                                      ; Untyped         ;
; n_nodes                  ; 4                                                                                                                                ; Untyped         ;
; n_sel_bits               ; 3                                                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                                                                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000000110010001000001000110000000000000110000000000011011100000000000001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                                                ; Signed Integer  ;
+--------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0       ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; ROM                                        ; Untyped        ;
; WIDTH_A                            ; 8                                          ; Untyped        ;
; WIDTHAD_A                          ; 11                                         ; Untyped        ;
; NUMWORDS_A                         ; 2048                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 1                                          ; Untyped        ;
; WIDTHAD_B                          ; 1                                          ; Untyped        ;
; NUMWORDS_B                         ; 1                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/pc-8001onDE0.rom0_cgrom_6544f0c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9s61                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0 ;
+------------------------------------+------------------------------+-----------------------------+
; Parameter Name                     ; Value                        ; Type                        ;
+------------------------------------+------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                     ;
; OPERATION_MODE                     ; ROM                          ; Untyped                     ;
; WIDTH_A                            ; 4                            ; Untyped                     ;
; WIDTHAD_A                          ; 10                           ; Untyped                     ;
; NUMWORDS_A                         ; 1024                         ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                     ;
; WIDTH_B                            ; 1                            ; Untyped                     ;
; WIDTHAD_B                          ; 1                            ; Untyped                     ;
; NUMWORDS_B                         ; 1                            ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                     ;
; BYTE_SIZE                          ; 8                            ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                     ;
; INIT_FILE                          ; pc-8001onDE0.pc80010.rtl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone III                  ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_ofv               ; Untyped                     ;
+------------------------------------+------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA:VGA|altshift_taps:r_attbuf_we_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 4              ; Untyped                                                ;
; WIDTH          ; 8              ; Untyped                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_ohm ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll:system_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                                      ;
; Entity Instance                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component                                                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                ;
; Entity Instance                           ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                ;
; Entity Instance                           ; VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
; Entity Instance                           ; ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0                                                                                                                                                                                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                           ;
; Entity Instance            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
; Entity Instance            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                ;
;     -- lpm_width           ; 8                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                  ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 1                                       ;
; Entity Instance            ; VGA:VGA|altshift_taps:r_attbuf_we_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                       ;
;     -- TAP_DISTANCE        ; 4                                       ;
;     -- WIDTH               ; 8                                       ;
+----------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sysid:the_sysid" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                                  ;
+-------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9"               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_in_arbitrator:the_pc8001_sub_system_clock_9_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_9_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8"               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_in_arbitrator:the_pc8001_sub_system_clock_8_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_8_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7"               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7_in_arbitrator:the_pc8001_sub_system_clock_7_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_7_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6"               ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6_in_arbitrator:the_pc8001_sub_system_clock_6_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_6_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_in_arbitrator:the_pc8001_sub_system_clock_5_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_5_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4_in_arbitrator:the_pc8001_sub_system_clock_4_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_4_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_in_arbitrator:the_pc8001_sub_system_clock_3_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_3_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2_in_arbitrator:the_pc8001_sub_system_clock_2_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_in_arbitrator:the_pc8001_sub_system_clock_1_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0" ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                  ;
+--------------------+-------+----------+--------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                             ;
+--------------------+-------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0_in_arbitrator:the_pc8001_sub_system_clock_0_in"                          ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                             ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc8001_sub_system_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                        ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                              ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                              ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_pib:the_nios2_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_nios2_oci_fifowp_inc:nios2_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dtrace:the_nios2_nios2_oci_dtrace|nios2_nios2_oci_td_mode:nios2_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace"                                                ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_xbrk:the_nios2_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                        ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci"                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_test_bench:the_nios2_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                   ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                              ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"                 ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                          ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_flash_controller_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_flash_controller_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pc8001_sub_system:SUB_SYSTEM"                                                                                                                                                ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_port_to_the_gpio1                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; out_port_from_the_gpio0[7..1]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; out_port_from_the_cmt_gpio_out[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; MMC_CD_to_the_mmc_spi                ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pll_cpu                              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pll_io                               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pll_peripheral                       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; areset_to_the_sub_system_pll         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked_from_the_sub_system_pll       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phasedone_from_the_sub_system_pll    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA|alt_vram_attribute:ATTRIBUTE" ;
+-----------------+-------+----------+-----------------------------+
; Port            ; Type  ; Severity ; Details                     ;
+-----------------+-------+----------+-----------------------------+
; wraddress[8..7] ; Input ; Info     ; Stuck at GND                ;
; rdaddress[8..7] ; Input ; Info     ; Stuck at GND                ;
+-----------------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "VGA:VGA|alt_vram:ROWBUF" ;
+-----------------+-------+----------+----------------+
; Port            ; Type  ; Severity ; Details        ;
+-----------------+-------+----------+----------------+
; wraddress[8..7] ; Input ; Info     ; Stuck at GND   ;
; rdaddress[8..7] ; Input ; Info     ; Stuck at GND   ;
+-----------------+-------+----------+----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "rtc:rtc"               ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; ind  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ukp:ukp|ARAMB4_S4_S8:keyboard"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; address_a[9..6] ; Input  ; Info     ; Stuck at GND           ;
; data_b          ; Input  ; Info     ; Stuck at GND           ;
; address_b[8..5] ; Input  ; Info     ; Stuck at GND           ;
; wren_b          ; Input  ; Info     ; Stuck at GND           ;
; enable_b        ; Input  ; Info     ; Stuck at VCC           ;
; aclr_a          ; Input  ; Info     ; Stuck at GND           ;
; aclr_b          ; Input  ; Info     ; Stuck at GND           ;
; q_a             ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ukp:ukp"                                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; kbd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80|alu:alu"                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; co[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; co[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fz80:Z80"                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; intreq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmireq     ; Input  ; Info     ; Stuck at GND                                                                        ;
; intack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
; mr         ; Output ; Info     ; Explicitly unconnected                                                              ;
; m1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; radr       ; Output ; Info     ; Explicitly unconnected                                                              ;
; nmiack_out ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:system_clk"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 21                  ; 21               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; 0              ; 0           ; 8     ; 32768 ; Read/Write ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                              ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+---------+
; Name                                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                      ; Details ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+---------+
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[0]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[0]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[1]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[1]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[2]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[2]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[3]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[3]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[4]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[4]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[5]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[5]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[6]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[6]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[7]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_DATA[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout|data_out[7]         ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_WR      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out:the_cmt_gpio_out|data_out[0] ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_MCU_WR      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out:the_cmt_gpio_out|data_out[0] ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_RD          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|seq:seq|comb~2                                                ; N/A     ;
; CONTREG_8251:CONTREG_8251|I_RD          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fz80:Z80|seq:seq|comb~2                                                ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_CMT_LOAD    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_command[2]                                 ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_CMT_LOAD    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_command[2]                                 ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[0]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[0]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[1]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[1]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[2]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[2]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[3]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[3]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[4]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[4]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[5]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[5]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[6]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[6]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[7]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|O_DATA[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|O_DATA[7]                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|r_data_en     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_data_en                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|r_data_en     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_data_en                                    ; N/A     ;
; CONTREG_8251:CONTREG_8251|r_rd          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_rd                                         ; N/A     ;
; CONTREG_8251:CONTREG_8251|r_rd          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CONTREG_8251:CONTREG_8251|r_rd                                         ; N/A     ;
; I_CLK_50M                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; I_CLK_50M                                                              ; N/A     ;
+-----------------------------------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 10 22:08:10 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pc-8001onDE0 -c pc
Warning (125092): Tcl Script File rtl/altip/alt_vram_16.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/altip/alt_vram_16.qip
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 2 entities, in source file rtl/sub_system/sdram.v
    Info (12023): Found entity 1: sdram_input_efifo_module
    Info (12023): Found entity 2: sdram
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_9.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_9_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_9_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_9_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_9_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_9
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_8.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_8_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_8_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_8_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_8_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_8
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_7.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_7_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_7_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_7_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_7_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_7
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_6.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_6_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_6_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_6_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_6_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_6
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_5.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_5_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_5_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_5_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_5_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_5
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_4.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_4_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_4_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_4_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_4_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_4
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_3.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_3_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_3_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_3_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_3_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_3
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_2.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_2_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_2_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_2_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_2_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_2
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_1.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_1_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_1_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_1_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_1_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_1
Info (12021): Found 5 design units, including 5 entities, in source file rtl/sub_system/pc8001_sub_system_clock_0.v
    Info (12023): Found entity 1: pc8001_sub_system_clock_0_edge_to_pulse
    Info (12023): Found entity 2: pc8001_sub_system_clock_0_slave_FSM
    Info (12023): Found entity 3: pc8001_sub_system_clock_0_master_FSM
    Info (12023): Found entity 4: pc8001_sub_system_clock_0_bit_pipe
    Info (12023): Found entity 5: pc8001_sub_system_clock_0
Info (12021): Found 2 design units, including 2 entities, in source file rtl/sub_system/epcs_flash_controller.v
    Info (12023): Found entity 1: epcs_flash_controller_sub
    Info (12023): Found entity 2: epcs_flash_controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/timer_0.v
    Info (12023): Found entity 1: timer_0
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/cmt_gpio_out.v
    Info (12023): Found entity 1: cmt_gpio_out
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/cmt_gpio_in.v
    Info (12023): Found entity 1: cmt_gpio_in
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/cmt_dout.v
    Info (12023): Found entity 1: cmt_dout
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/cmt_din.v
    Info (12023): Found entity 1: cmt_din
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/nios2_oci_test_bench.v
    Info (12023): Found entity 1: nios2_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/nios2_test_bench.v
    Info (12023): Found entity 1: nios2_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/sysid.v
    Info (12023): Found entity 1: sysid
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/sram.v
    Info (12023): Found entity 1: sram
Info (12021): Found 45 design units, including 45 entities, in source file rtl/sub_system/pc8001_sub_system.v
    Info (12023): Found entity 1: cmt_din_s1_arbitrator
    Info (12023): Found entity 2: cmt_dout_s1_arbitrator
    Info (12023): Found entity 3: cmt_gpio_in_s1_arbitrator
    Info (12023): Found entity 4: cmt_gpio_out_s1_arbitrator
    Info (12023): Found entity 5: epcs_flash_controller_epcs_control_port_arbitrator
    Info (12023): Found entity 6: gpio0_s1_arbitrator
    Info (12023): Found entity 7: gpio1_s1_arbitrator
    Info (12023): Found entity 8: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 9: mmc_spi_avalon_slave_0_arbitrator
    Info (12023): Found entity 10: nios2_jtag_debug_module_arbitrator
    Info (12023): Found entity 11: mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module
    Info (12023): Found entity 12: nios2_data_master_arbitrator
    Info (12023): Found entity 13: nios2_instruction_master_arbitrator
    Info (12023): Found entity 14: pc8001_sub_system_clock_0_in_arbitrator
    Info (12023): Found entity 15: pc8001_sub_system_clock_0_out_arbitrator
    Info (12023): Found entity 16: pc8001_sub_system_clock_1_in_arbitrator
    Info (12023): Found entity 17: pc8001_sub_system_clock_1_out_arbitrator
    Info (12023): Found entity 18: pc8001_sub_system_clock_2_in_arbitrator
    Info (12023): Found entity 19: pc8001_sub_system_clock_2_out_arbitrator
    Info (12023): Found entity 20: pc8001_sub_system_clock_3_in_arbitrator
    Info (12023): Found entity 21: pc8001_sub_system_clock_3_out_arbitrator
    Info (12023): Found entity 22: pc8001_sub_system_clock_4_in_arbitrator
    Info (12023): Found entity 23: pc8001_sub_system_clock_4_out_arbitrator
    Info (12023): Found entity 24: pc8001_sub_system_clock_5_in_arbitrator
    Info (12023): Found entity 25: pc8001_sub_system_clock_5_out_arbitrator
    Info (12023): Found entity 26: pc8001_sub_system_clock_6_in_arbitrator
    Info (12023): Found entity 27: pc8001_sub_system_clock_6_out_arbitrator
    Info (12023): Found entity 28: pc8001_sub_system_clock_7_in_arbitrator
    Info (12023): Found entity 29: pc8001_sub_system_clock_7_out_arbitrator
    Info (12023): Found entity 30: pc8001_sub_system_clock_8_in_arbitrator
    Info (12023): Found entity 31: pc8001_sub_system_clock_8_out_arbitrator
    Info (12023): Found entity 32: pc8001_sub_system_clock_9_in_arbitrator
    Info (12023): Found entity 33: pc8001_sub_system_clock_9_out_arbitrator
    Info (12023): Found entity 34: rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module
    Info (12023): Found entity 35: rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module
    Info (12023): Found entity 36: sdram_s1_arbitrator
    Info (12023): Found entity 37: sub_system_pll_pll_slave_arbitrator
    Info (12023): Found entity 38: sysid_control_slave_arbitrator
    Info (12023): Found entity 39: timer_0_s1_arbitrator
    Info (12023): Found entity 40: pc8001_sub_system_reset_pll_io_domain_synch_module
    Info (12023): Found entity 41: pc8001_sub_system_reset_pll_cpu_domain_synch_module
    Info (12023): Found entity 42: pc8001_sub_system_reset_pll_peripheral_domain_synch_module
    Info (12023): Found entity 43: pc8001_sub_system_reset_pll_sdram_domain_synch_module
    Info (12023): Found entity 44: pc8001_sub_system_reset_clk_0_domain_synch_module
    Info (12023): Found entity 45: pc8001_sub_system
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/nios2_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios2_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/nios2_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios2_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/nios2_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios2_jtag_debug_module_sysclk
Info (12021): Found 22 design units, including 22 entities, in source file rtl/sub_system/nios2.v
    Info (12023): Found entity 1: nios2_register_bank_a_module
    Info (12023): Found entity 2: nios2_register_bank_b_module
    Info (12023): Found entity 3: nios2_nios2_oci_debug
    Info (12023): Found entity 4: nios2_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: nios2_nios2_ocimem
    Info (12023): Found entity 6: nios2_nios2_avalon_reg
    Info (12023): Found entity 7: nios2_nios2_oci_break
    Info (12023): Found entity 8: nios2_nios2_oci_xbrk
    Info (12023): Found entity 9: nios2_nios2_oci_dbrk
    Info (12023): Found entity 10: nios2_nios2_oci_itrace
    Info (12023): Found entity 11: nios2_nios2_oci_td_mode
    Info (12023): Found entity 12: nios2_nios2_oci_dtrace
    Info (12023): Found entity 13: nios2_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: nios2_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: nios2_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: nios2_nios2_oci_fifo
    Info (12023): Found entity 17: nios2_nios2_oci_pib
    Info (12023): Found entity 18: nios2_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: nios2_nios2_oci_im
    Info (12023): Found entity 20: nios2_nios2_performance_monitors
    Info (12023): Found entity 21: nios2_nios2_oci
    Info (12023): Found entity 22: nios2
Info (12021): Found 7 design units, including 7 entities, in source file rtl/sub_system/jtag_uart.v
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/gpio1.v
    Info (12023): Found entity 1: gpio1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/gpio0.v
    Info (12023): Found entity 1: gpio0
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/avalonif_mmc.v
    Info (12023): Found entity 1: avalonif_mmc
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sub_system/mmc_spi.v
    Info (12023): Found entity 1: mmc_spi
Info (12021): Found 4 design units, including 4 entities, in source file rtl/sub_system/sub_system_pll.v
    Info (12023): Found entity 1: sub_system_pll_dffpipe_l2c
    Info (12023): Found entity 2: sub_system_pll_stdsync_sv6
    Info (12023): Found entity 3: sub_system_pll_altpll_mqn2
    Info (12023): Found entity 4: sub_system_pll
Info (12021): Found 1 design units, including 1 entities, in source file rtl/8251contreg.v
    Info (12023): Found entity 1: CONTREG_8251
Warning (10463): Verilog HDL Declaration warning at tv80c.v(50): "do" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tv80/tv80c.v
    Info (12023): Found entity 1: tv80c
Warning (10335): Unrecognized synthesis attribute "dc_script_begin" at rtl/tv80/tv80_reg.v(71)
Warning (10335): Unrecognized synthesis attribute "dc_script_end" at rtl/tv80/tv80_reg.v(73)
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tv80/tv80_reg.v
    Info (12023): Found entity 1: tv80_reg
Warning (10335): Unrecognized synthesis attribute "dc_script_begin" at rtl/tv80/tv80_mcode.v(2759)
Warning (10335): Unrecognized synthesis attribute "dc_script_end" at rtl/tv80/tv80_mcode.v(2761)
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tv80/tv80_mcode.v
    Info (12023): Found entity 1: tv80_mcode
Warning (10463): Verilog HDL Declaration warning at tv80_core.v(67): "do" is SystemVerilog-2005 keyword
Warning (10463): Verilog HDL Declaration warning at tv80_core.v(80): "do" is SystemVerilog-2005 keyword
Warning (10335): Unrecognized synthesis attribute "dc_script_begin" at rtl/tv80/tv80_core.v(1307)
Warning (10335): Unrecognized synthesis attribute "dc_script_end" at rtl/tv80/tv80_core.v(1309)
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tv80/tv80_core.v
    Info (12023): Found entity 1: tv80_core
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tv80/tv80_alu.v
    Info (12023): Found entity 1: tv80_alu
Info (12021): Found 11 design units, including 11 entities, in source file rtl/keyborad.v
    Info (12023): Found entity 1: KEYBOARD
    Info (12023): Found entity 2: KBTBL_1
    Info (12023): Found entity 3: KBTBL_2
    Info (12023): Found entity 4: KBTBL_3
    Info (12023): Found entity 5: KBTBL_4
    Info (12023): Found entity 6: KBTBL_5
    Info (12023): Found entity 7: KBTBL_6
    Info (12023): Found entity 8: KBTBL_7
    Info (12023): Found entity 9: KBTBL_8
    Info (12023): Found entity 10: KBTBL_9
    Info (12023): Found entity 11: KBTBL_10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ps2.v
    Info (12023): Found entity 1: PS2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga.v
    Info (12023): Found entity 1: VGA
Info (12021): Found 1 design units, including 1 entities, in source file rtl/hvgen.v
    Info (12023): Found entity 1: HVGEN
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cgrom.v
    Info (12023): Found entity 1: cgrom
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 5 design units, including 5 entities, in source file rtl/ip/x2alt.v
    Info (12023): Found entity 1: BUFG
    Info (12023): Found entity 2: IBUFG
    Info (12023): Found entity 3: OBUFT_S_24
    Info (12023): Found entity 4: OBUFT_S_2
    Info (12023): Found entity 5: OBUF_F_24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v
    Info (12023): Found entity 1: ARAMB4_S8_S8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v
    Info (12023): Found entity 1: ARAMB4_S4_S8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v
    Info (12023): Found entity 1: ARAMB4_S4
Warning (10463): Verilog HDL Declaration warning at fz80.v(286): "logic" is SystemVerilog-2005 keyword
Info (12021): Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v
    Info (12023): Found entity 1: fz80
    Info (12023): Found entity 2: seq
    Info (12023): Found entity 3: asu
    Info (12023): Found entity 4: alu
    Info (12023): Found entity 5: reg_a
    Info (12023): Found entity 6: reg_f
    Info (12023): Found entity 7: reg_simple
    Info (12023): Found entity 8: reg_simplec
    Info (12023): Found entity 9: reg_dual2
    Info (12023): Found entity 10: reg_2
    Info (12023): Found entity 11: reg_2s
    Info (12023): Found entity 12: reg_quad3
    Info (12023): Found entity 13: reg_pch
    Info (12023): Found entity 14: reg_pcl
    Info (12023): Found entity 15: reg_r
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ukprom.v
    Info (12023): Found entity 1: ukprom
Info (12021): Found 2 design units, including 2 entities, in source file rtl/ukp.v
    Info (12023): Found entity 1: ukp
    Info (12023): Found entity 2: keymap
Info (12021): Found 1 design units, including 1 entities, in source file rtl/testrom.v
    Info (12023): Found entity 1: testrom
Info (12021): Found 0 design units, including 0 entities, in source file rtl/switch.v
Info (12021): Found 8 design units, including 8 entities, in source file rtl/rtc.v
    Info (12023): Found entity 1: rtc
    Info (12023): Found entity 2: count10c
    Info (12023): Found entity 3: count101
    Info (12023): Found entity 4: count10
    Info (12023): Found entity 5: count3c
    Info (12023): Found entity 6: count4c
    Info (12023): Found entity 7: count6
    Info (12023): Found entity 8: count121
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info (12023): Found entity 1: pc8001
Info (12021): Found 3 design units, including 3 entities, in source file rtl/crtc.v
    Info (12023): Found entity 1: crtc
    Info (12023): Found entity 2: colordata
    Info (12023): Found entity 3: cg
Info (12021): Found 1 design units, including 1 entities, in source file rtl/clockgen.v
    Info (12023): Found entity 1: clockgen
Info (12021): Found 1 design units, including 1 entities, in source file rtl/boot.v
    Info (12023): Found entity 1: boot
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_ram_32kb.v
    Info (12023): Found entity 1: alt_ram_32kB
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_vram.v
    Info (12023): Found entity 1: alt_vram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/altip/alt_vram_attribute.v
    Info (12023): Found entity 1: alt_vram_attribute
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for "iff2"
Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for "co_pc"
Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for "cnt_cy"
Warning (10236): Verilog HDL Implicit Net warning at pc.v(382): created implicit net for "m1"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for "full_a"
Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for "full_b"
Warning (10037): Verilog HDL or VHDL warning at sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_9.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_8.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_7.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_6.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_5.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_4.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_3.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_2.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_1.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(98): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(107): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(116): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(254): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(263): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(272): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at pc8001_sub_system_clock_0.v(281): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at epcs_flash_controller.v(401): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios2.v(1501): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios2.v(1503): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios2.v(1659): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at nios2.v(2578): conditional expression evaluates to a constant
Critical Warning (10846): Verilog HDL Instantiation warning at x2alt.v(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at x2alt.v(29): instance has no name
Info (12127): Elaborating entity "pc8001" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pc.v(234): object "porte0h" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(235): object "portefh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pc.v(497): object "narrow_wr" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at pc.v(195): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(322): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at pc.v(542): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "O_LED[9..1]" at pc.v(103) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:system_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:system_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:system_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:system_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "7159"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK2"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "fz80" for hierarchy "fz80:Z80"
Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "alu" for hierarchy "fz80:Z80|alu:alu"
Info (12128): Elaborating entity "asu" for hierarchy "fz80:Z80|asu:asu"
Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "seq" for hierarchy "fz80:Z80|seq:seq"
Info (12128): Elaborating entity "reg_a" for hierarchy "fz80:Z80|reg_a:reg_a"
Info (12128): Elaborating entity "reg_f" for hierarchy "fz80:Z80|reg_f:reg_f"
Info (12128): Elaborating entity "reg_dual2" for hierarchy "fz80:Z80|reg_dual2:reg_b"
Info (12128): Elaborating entity "reg_quad3" for hierarchy "fz80:Z80|reg_quad3:reg_h"
Info (12128): Elaborating entity "reg_2s" for hierarchy "fz80:Z80|reg_2s:reg_sph"
Info (12128): Elaborating entity "reg_pch" for hierarchy "fz80:Z80|reg_pch:reg_pch"
Info (12128): Elaborating entity "reg_pcl" for hierarchy "fz80:Z80|reg_pcl:reg_pcl"
Info (12128): Elaborating entity "reg_2" for hierarchy "fz80:Z80|reg_2:reg_adrh"
Info (12128): Elaborating entity "reg_r" for hierarchy "fz80:Z80|reg_r:reg_r"
Info (12128): Elaborating entity "reg_simplec" for hierarchy "fz80:Z80|reg_simplec:reg_i"
Info (12128): Elaborating entity "reg_simple" for hierarchy "fz80:Z80|reg_simple:reg_data"
Info (12128): Elaborating entity "alt_ram_32kB" for hierarchy "alt_ram_32kB:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "alt_ram_32kB:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "alt_ram_32kB:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bj1.tdf
    Info (12023): Found entity 1: altsyncram_2bj1
Info (12128): Elaborating entity "altsyncram_2bj1" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1a2.tdf
    Info (12023): Found entity 1: altsyncram_b1a2
Info (12128): Elaborating entity "altsyncram_b1a2" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12128): Elaborating entity "decode_dra" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|decode_dra:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info (12023): Found entity 1: decode_67a
Info (12128): Elaborating entity "decode_67a" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|decode_67a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info (12023): Found entity 1: mux_tlb
Info (12128): Elaborating entity "mux_tlb" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|mux_tlb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "805306368"
    Info (12134): Parameter "NUMWORDS" = "32768"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "15"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "ukp" for hierarchy "ukp:ukp"
Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "clockgen" for hierarchy "ukp:ukp|clockgen:clockgen"
Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "ukprom" for hierarchy "ukp:ukp|ukprom:ukprom"
Info (12128): Elaborating entity "keymap" for hierarchy "ukp:ukp|keymap:keymap"
Info (12128): Elaborating entity "ARAMB4_S4_S8" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "indata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "wrcontrol_aclr_a" = "CLEAR0"
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "wrcontrol_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "intended_device_family" = "Stratix"
Warning (287001): Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter INDATA_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter WRCONTROL_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Warning (287001): Assertion warning: Ignoring parameter ADDRESS_ACLR_B that uses input register with clear signal -- RAM block for device family Cyclone III of altsyncram megafunction cannot use input registers with clear signals
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vu52.tdf
    Info (12023): Found entity 1: altsyncram_vu52
Info (12128): Elaborating entity "altsyncram_vu52" for hierarchy "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated"
Warning (287013): Variable or input pin "aclr0" is defined but never used
Warning (287013): Variable or input pin "aclr1" is defined but never used
Info (12128): Elaborating entity "rtc" for hierarchy "rtc:rtc"
Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "count10" for hierarchy "rtc:rtc|count10:c_second0"
Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count6" for hierarchy "rtc:rtc|count6:c_second1"
Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "count10c" for hierarchy "rtc:rtc|count10c:c_hour0"
Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count3c" for hierarchy "rtc:rtc|count3c:c_hour1"
Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "count101" for hierarchy "rtc:rtc|count101:c_day0"
Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "count4c" for hierarchy "rtc:rtc|count4c:c_day1"
Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "count121" for hierarchy "rtc:rtc|count121:c_month"
Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA"
Warning (10230): Verilog HDL assignment warning at vga.v(114): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "HVGEN" for hierarchy "VGA:VGA|HVGEN:HVGEN"
Info (12128): Elaborating entity "cgrom" for hierarchy "VGA:VGA|cgrom:CGROM"
Info (12128): Elaborating entity "alt_vram" for hierarchy "VGA:VGA|alt_vram:ROWBUF"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_25o1.tdf
    Info (12023): Found entity 1: altsyncram_25o1
Info (12128): Elaborating entity "altsyncram_25o1" for hierarchy "VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated"
Info (12128): Elaborating entity "alt_vram_attribute" for hierarchy "VGA:VGA|alt_vram_attribute:ATTRIBUTE"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf
    Info (12023): Found entity 1: altsyncram_08o1
Info (12128): Elaborating entity "altsyncram_08o1" for hierarchy "VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated"
Info (12128): Elaborating entity "KEYBOARD" for hierarchy "KEYBOARD:KEYBOARD"
Warning (10036): Verilog HDL or VHDL warning at keyborad.v(106): object "w_cpu_iorq_fall" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at keyborad.v(63): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "PS2" for hierarchy "KEYBOARD:KEYBOARD|PS2:PS2"
Info (12128): Elaborating entity "KBTBL_1" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_1:KBTBL_1"
Info (12128): Elaborating entity "KBTBL_2" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_2:KBTBL_2"
Info (12128): Elaborating entity "KBTBL_3" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_3:KBTBL_3"
Info (12128): Elaborating entity "KBTBL_4" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_4:KBTBL_4"
Info (12128): Elaborating entity "KBTBL_5" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_5:KBTBL_5"
Info (12128): Elaborating entity "KBTBL_6" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_6:KBTBL_6"
Info (12128): Elaborating entity "KBTBL_7" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_7:KBTBL_7"
Info (12128): Elaborating entity "KBTBL_8" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_8:KBTBL_8"
Info (12128): Elaborating entity "KBTBL_9" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_9:KBTBL_9"
Info (12128): Elaborating entity "KBTBL_10" for hierarchy "KEYBOARD:KEYBOARD|KBTBL_10:KBTBL_10"
Info (12128): Elaborating entity "CONTREG_8251" for hierarchy "CONTREG_8251:CONTREG_8251"
Warning (10036): Verilog HDL or VHDL warning at 8251ContReg.v(111): object "w_bit_txemp" assigned a value but never read
Info (12128): Elaborating entity "pc8001_sub_system" for hierarchy "pc8001_sub_system:SUB_SYSTEM"
Info (12128): Elaborating entity "cmt_din_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_din_s1_arbitrator:the_cmt_din_s1"
Info (12128): Elaborating entity "cmt_din" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_din:the_cmt_din"
Info (12128): Elaborating entity "cmt_dout_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_dout_s1_arbitrator:the_cmt_dout_s1"
Info (12128): Elaborating entity "cmt_dout" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_dout:the_cmt_dout"
Info (12128): Elaborating entity "cmt_gpio_in_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in_s1_arbitrator:the_cmt_gpio_in_s1"
Info (12128): Elaborating entity "cmt_gpio_in" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_gpio_in:the_cmt_gpio_in"
Info (12128): Elaborating entity "cmt_gpio_out_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out_s1_arbitrator:the_cmt_gpio_out_s1"
Info (12128): Elaborating entity "cmt_gpio_out" for hierarchy "pc8001_sub_system:SUB_SYSTEM|cmt_gpio_out:the_cmt_gpio_out"
Info (12128): Elaborating entity "epcs_flash_controller_epcs_control_port_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port"
Info (12128): Elaborating entity "epcs_flash_controller" for hierarchy "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller"
Info (12128): Elaborating entity "epcs_flash_controller_sub" for hierarchy "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|epcs_flash_controller_sub:the_epcs_flash_controller_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "epcs_flash_controller_boot_rom_synth.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3451.tdf
    Info (12023): Found entity 1: altsyncram_3451
Info (12128): Elaborating entity "altsyncram_3451" for hierarchy "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller:the_epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_3451:auto_generated"
Info (12128): Elaborating entity "gpio0_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|gpio0_s1_arbitrator:the_gpio0_s1"
Info (12128): Elaborating entity "gpio0" for hierarchy "pc8001_sub_system:SUB_SYSTEM|gpio0:the_gpio0"
Info (12128): Elaborating entity "gpio1_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|gpio1_s1_arbitrator:the_gpio1_s1"
Info (12128): Elaborating entity "gpio1" for hierarchy "pc8001_sub_system:SUB_SYSTEM|gpio1:the_gpio1"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Info (12128): Elaborating entity "jtag_uart" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "mmc_spi_avalon_slave_0_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|mmc_spi_avalon_slave_0_arbitrator:the_mmc_spi_avalon_slave_0"
Info (12128): Elaborating entity "mmc_spi" for hierarchy "pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi"
Info (12128): Elaborating entity "avalonif_mmc" for hierarchy "pc8001_sub_system:SUB_SYSTEM|mmc_spi:the_mmc_spi|avalonif_mmc:mmc_spi"
Warning (10230): Verilog HDL assignment warning at avalonif_mmc.v(168): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "nios2_jtag_debug_module_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module"
Info (12128): Elaborating entity "nios2_data_master_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master"
Info (12128): Elaborating entity "mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2_data_master_arbitrator:the_nios2_data_master|mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master_module:mmc_spi_avalon_slave_0_irq_from_sa_clock_crossing_nios2_data_master"
Info (12128): Elaborating entity "nios2_instruction_master_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2_instruction_master_arbitrator:the_nios2_instruction_master"
Info (12128): Elaborating entity "nios2" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2"
Info (12128): Elaborating entity "nios2_test_bench" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_test_bench:the_nios2_test_bench"
Info (12128): Elaborating entity "nios2_register_bank_a_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sef1.tdf
    Info (12023): Found entity 1: altsyncram_sef1
Info (12128): Elaborating entity "altsyncram_sef1" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_a_module:nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sef1:auto_generated"
Info (12128): Elaborating entity "nios2_register_bank_b_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "nios2_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tef1.tdf
    Info (12023): Found entity 1: altsyncram_tef1
Info (12128): Elaborating entity "altsyncram_tef1" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_register_bank_b_module:nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tef1:auto_generated"
Info (12128): Elaborating entity "nios2_nios2_oci" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci"
Info (12128): Elaborating entity "nios2_nios2_oci_debug" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug"
Info (12128): Elaborating entity "nios2_nios2_ocimem" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem"
Info (12128): Elaborating entity "nios2_ociram_lpm_dram_bdp_component_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "nios2_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9972.tdf
    Info (12023): Found entity 1: altsyncram_9972
Info (12128): Elaborating entity "altsyncram_9972" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_ocimem:the_nios2_nios2_ocimem|nios2_ociram_lpm_dram_bdp_component_module:nios2_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9972:auto_generated"
Info (12128): Elaborating entity "nios2_nios2_avalon_reg" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_avalon_reg:the_nios2_nios2_avalon_reg"
Info (12128): Elaborating entity "nios2_nios2_oci_break" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_break:the_nios2_nios2_oci_break"
Info (12128): Elaborating entity "nios2_nios2_oci_xbrk" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_xbrk:the_nios2_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios2_nios2_oci_dbrk" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dbrk:the_nios2_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios2_nios2_oci_itrace" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace"
Info (12128): Elaborating entity "nios2_nios2_oci_dtrace" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dtrace:the_nios2_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios2_nios2_oci_td_mode" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_dtrace:the_nios2_nios2_oci_dtrace|nios2_nios2_oci_td_mode:nios2_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios2_nios2_oci_fifo" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo"
Info (12128): Elaborating entity "nios2_nios2_oci_compute_tm_count" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_nios2_oci_compute_tm_count:nios2_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "nios2_nios2_oci_fifowp_inc" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_nios2_oci_fifowp_inc:nios2_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "nios2_nios2_oci_fifocount_inc" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_nios2_oci_fifocount_inc:nios2_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "nios2_oci_test_bench" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_fifo:the_nios2_nios2_oci_fifo|nios2_oci_test_bench:the_nios2_oci_test_bench"
Info (12128): Elaborating entity "nios2_nios2_oci_pib" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_pib:the_nios2_nios2_oci_pib"
Info (12128): Elaborating entity "nios2_nios2_oci_im" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im"
Info (12128): Elaborating entity "nios2_traceram_lpm_dram_bdp_component_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Info (12128): Elaborating entity "nios2_jtag_debug_module_wrapper" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "nios2_jtag_debug_module_tck" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios2_jtag_debug_module_sysclk" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_sysclk:the_nios2_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_jtag_debug_module_phy"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0_in_arbitrator:the_pc8001_sub_system_clock_0_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0_out_arbitrator:the_pc8001_sub_system_clock_0_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_0_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_0:the_pc8001_sub_system_clock_0|pc8001_sub_system_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_in_arbitrator:the_pc8001_sub_system_clock_1_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1_out_arbitrator:the_pc8001_sub_system_clock_1_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_1_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2_in_arbitrator:the_pc8001_sub_system_clock_2_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2_out_arbitrator:the_pc8001_sub_system_clock_2_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_2_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_2:the_pc8001_sub_system_clock_2|pc8001_sub_system_clock_2_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_in_arbitrator:the_pc8001_sub_system_clock_3_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3_out_arbitrator:the_pc8001_sub_system_clock_3_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_3_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4_in_arbitrator:the_pc8001_sub_system_clock_4_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4_out_arbitrator:the_pc8001_sub_system_clock_4_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_4_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_4:the_pc8001_sub_system_clock_4|pc8001_sub_system_clock_4_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_in_arbitrator:the_pc8001_sub_system_clock_5_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5_out_arbitrator:the_pc8001_sub_system_clock_5_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_5_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6_in_arbitrator:the_pc8001_sub_system_clock_6_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6_out_arbitrator:the_pc8001_sub_system_clock_6_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_6_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_6:the_pc8001_sub_system_clock_6|pc8001_sub_system_clock_6_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7_in_arbitrator:the_pc8001_sub_system_clock_7_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7_out_arbitrator:the_pc8001_sub_system_clock_7_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_7_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_7:the_pc8001_sub_system_clock_7|pc8001_sub_system_clock_7_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_in_arbitrator:the_pc8001_sub_system_clock_8_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8_out_arbitrator:the_pc8001_sub_system_clock_8_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_8_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_8:the_pc8001_sub_system_clock_8|pc8001_sub_system_clock_8_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_in_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_in_arbitrator:the_pc8001_sub_system_clock_9_in"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_out_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9_out_arbitrator:the_pc8001_sub_system_clock_9_out"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_edge_to_pulse" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_slave_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_master_FSM" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_master_FSM:master_FSM"
Info (12128): Elaborating entity "pc8001_sub_system_clock_9_bit_pipe" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_9:the_pc8001_sub_system_clock_9|pc8001_sub_system_clock_9_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "sdram_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_8_out_to_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1_module:rdv_fifo_for_pc8001_sub_system_clock_9_out_to_sdram_s1"
Info (12128): Elaborating entity "sdram" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram"
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info (12128): Elaborating entity "sub_system_pll_pll_slave_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sub_system_pll_pll_slave_arbitrator:the_sub_system_pll_pll_slave"
Info (12128): Elaborating entity "sub_system_pll" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll"
Info (12128): Elaborating entity "sub_system_pll_stdsync_sv6" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "sub_system_pll_dffpipe_l2c" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_stdsync_sv6:stdsync2|sub_system_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "sub_system_pll_altpll_mqn2" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sysid_control_slave_arbitrator:the_sysid_control_slave"
Info (12128): Elaborating entity "sysid" for hierarchy "pc8001_sub_system:SUB_SYSTEM|sysid:the_sysid"
Info (12128): Elaborating entity "timer_0_s1_arbitrator" for hierarchy "pc8001_sub_system:SUB_SYSTEM|timer_0_s1_arbitrator:the_timer_0_s1"
Info (12128): Elaborating entity "timer_0" for hierarchy "pc8001_sub_system:SUB_SYSTEM|timer_0:the_timer_0"
Info (12128): Elaborating entity "pc8001_sub_system_reset_pll_io_domain_synch_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_io_domain_synch_module:pc8001_sub_system_reset_pll_io_domain_synch"
Info (12128): Elaborating entity "pc8001_sub_system_reset_pll_cpu_domain_synch_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_cpu_domain_synch_module:pc8001_sub_system_reset_pll_cpu_domain_synch"
Info (12128): Elaborating entity "pc8001_sub_system_reset_pll_peripheral_domain_synch_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_peripheral_domain_synch_module:pc8001_sub_system_reset_pll_peripheral_domain_synch"
Info (12128): Elaborating entity "pc8001_sub_system_reset_pll_sdram_domain_synch_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_pll_sdram_domain_synch_module:pc8001_sub_system_reset_pll_sdram_domain_synch"
Info (12128): Elaborating entity "pc8001_sub_system_reset_clk_0_domain_synch_module" for hierarchy "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_reset_clk_0_domain_synch_module:pc8001_sub_system_reset_clk_0_domain_synch"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4t14.tdf
    Info (12023): Found entity 1: altsyncram_4t14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nrc.tdf
    Info (12023): Found entity 1: mux_nrc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf
    Info (12023): Found entity 1: cntr_85j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_afi.tdf
    Info (12023): Found entity 1: cntr_afi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|nios2_traceram_lpm_dram_bdp_component_module:nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ukp:ukp|ARAMB4_S4_S8:keyboard|altsyncram:altsyncram_component|altsyncram_vu52:auto_generated|q_a[3]"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "VGA:VGA|cgrom:CGROM|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pc-8001onDE0.rom0_cgrom_6544f0c.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ukp:ukp|ukprom:ukprom|WideOr7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to pc-8001onDE0.pc80010.rtl.mif
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "VGA:VGA|r_attbuf_we_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "VGA:VGA|cgrom:CGROM|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pc-8001onDE0.rom0_cgrom_6544f0c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9s61.tdf
    Info (12023): Found entity 1: altsyncram_9s61
Info (12130): Elaborated megafunction instantiation "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0"
Info (12133): Instantiated megafunction "ukp:ukp|ukprom:ukprom|altsyncram:WideOr7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "pc-8001onDE0.pc80010.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofv.tdf
    Info (12023): Found entity 1: altsyncram_ofv
Info (12130): Elaborated megafunction instantiation "VGA:VGA|altshift_taps:r_attbuf_we_rtl_0"
Info (12133): Instantiated megafunction "VGA:VGA|altshift_taps:r_attbuf_we_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ohm.tdf
    Info (12023): Found entity 1: shift_taps_ohm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lta1.tdf
    Info (12023): Found entity 1: altsyncram_lta1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rnf.tdf
    Info (12023): Found entity 1: cntr_rnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i7h.tdf
    Info (12023): Found entity 1: cntr_i7h
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13005): Duplicate registers merged to single register
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "KEYBOARD:KEYBOARD|PS2:PS2|IO_PS2DATA~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "O_FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "O_FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "O_DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "O_LED[1]" is stuck at GND
    Warning (13410): Pin "O_LED[2]" is stuck at GND
    Warning (13410): Pin "O_LED[3]" is stuck at GND
    Warning (13410): Pin "O_LED[4]" is stuck at GND
    Warning (13410): Pin "O_LED[5]" is stuck at GND
    Warning (13410): Pin "O_LED[6]" is stuck at GND
    Warning (13410): Pin "O_LED[7]" is stuck at GND
    Warning (13410): Pin "O_LED[8]" is stuck at GND
    Warning (13410): Pin "O_LED[9]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 124 registers lost all their fanouts during netlist optimizations. The first 124 are displayed below.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_itrace:the_nios2_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|keymap:keymap|data[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|master_nativeaddress[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|slave_nativeaddress_d1[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_im:the_nios2_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|data[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|dm1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|bank" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|record1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "fz80:Z80|seq:seq|iff1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_9_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|last_cycle_pc8001_sub_system_clock_8_out_granted_slave_sdram_s1" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_5:the_pc8001_sub_system_clock_5|pc8001_sub_system_clock_5_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_3:the_pc8001_sub_system_clock_3|pc8001_sub_system_clock_3_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|pc8001_sub_system_clock_1:the_pc8001_sub_system_clock_1|pc8001_sub_system_clock_1_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|last_cycle_nios2_data_master_granted_slave_epcs_flash_controller_epcs_control_port" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|last_cycle_nios2_instruction_master_granted_slave_nios2_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|last_cycle_nios2_data_master_granted_slave_nios2_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2_jtag_debug_module_arbitrator:the_nios2_jtag_debug_module|nios2_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~10" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~13" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|m_next~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_next~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~14" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~15" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|sdram:the_sdram|i_state~16" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "CONTREG_8251:CONTREG_8251|r_state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "CONTREG_8251:CONTREG_8251|r_state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "CONTREG_8251:CONTREG_8251|r_state~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "KEYBOARD:KEYBOARD|r_ps2_state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "KEYBOARD:KEYBOARD|PS2:PS2|cur~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "KEYBOARD:KEYBOARD|PS2:PS2|cur~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "KEYBOARD:KEYBOARD|PS2:PS2|cur~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "VGA:VGA|r_dma_state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "VGA:VGA|r_dma_state~7" lost all its fanouts during netlist optimizations.
    Info (17050): Register "VGA:VGA|r_dma_state~8" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|state~5" lost all its fanouts during netlist optimizations.
    Info (17050): Register "ukp:ukp|state~6" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
    Info (17050): Register "pc8001_sub_system:SUB_SYSTEM|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "VGA:VGA|alt_vram:ROWBUF|altsyncram:altsyncram_component|altsyncram_25o1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "VGA:VGA|alt_vram_attribute:ATTRIBUTE|altsyncram:altsyncram_component|altsyncram_08o1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file D:/home/inouema/work/git/pc-8001onDE0/project/pc.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 43 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "pc8001_sub_system:SUB_SYSTEM|sub_system_pll:the_sub_system_pll|sub_system_pll_altpll_mqn2:sd1|pll7"
    Info (16011): Adding node "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated|pll1"
Warning (15899): PLL "pll:system_clk|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[1]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[2]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[3]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[4]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[5]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[6]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[7]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[8]"
    Warning (15610): No output dependent on input pin "I_SLIDE_SWITCH[9]"
Info (21057): Implemented 7562 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 82 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 7190 logic cells
    Info (21064): Implemented 241 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 222 warnings
    Info: Peak virtual memory: 413 megabytes
    Info: Processing ended: Sun Jun 10 22:08:58 2012
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/home/inouema/work/git/pc-8001onDE0/project/pc.map.smsg.


