0.6
2017.1
Apr 14 2017
19:10:27
E:/principles-of-computer-organization/exp3/control_unit/control_unit.sim/sim_1/synth/timing/tb_cu_time_synth.v,1497677943,verilog,,,,glbl;perform,,,,,,,,
E:/principles-of-computer-organization/exp3/control_unit/control_unit.srcs/sim_1/new/tb_cu.vhd,1497677398,vhdl,,,,tb_cu,,,,,,,,
