$comment
	File created using the following command:
		vcd file control.msim.vcd -direction
$end
$date
	Tue Nov 30 19:58:52 2021
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module control_vlg_vec_tst $end
$var reg 6 ! funct [5:0] $end
$var reg 6 " opcode [5:0] $end
$var wire 1 # ALUControl [3] $end
$var wire 1 $ ALUControl [2] $end
$var wire 1 % ALUControl [1] $end
$var wire 1 & ALUControl [0] $end
$var wire 1 ' ALUsrc $end
$var wire 1 ( Beq $end
$var wire 1 ) Bne $end
$var wire 1 * Jal $end
$var wire 1 + Jr $end
$var wire 1 , Jump $end
$var wire 1 - MemRead $end
$var wire 1 . MemtoReg $end
$var wire 1 / MemWrite $end
$var wire 1 0 RegDst $end
$var wire 1 1 RegWrite $end

$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 9 opcode[1]~input_o $end
$var wire 1 : opcode[0]~input_o $end
$var wire 1 ; opcode[5]~input_o $end
$var wire 1 < opcode[3]~input_o $end
$var wire 1 = opcode[4]~input_o $end
$var wire 1 > opcode[2]~input_o $end
$var wire 1 ? Equal0~0_combout $end
$var wire 1 @ ALUsrc~0_combout $end
$var wire 1 A Equal2~0_combout $end
$var wire 1 B Equal3~0_combout $end
$var wire 1 C funct[5]~input_o $end
$var wire 1 D funct[4]~input_o $end
$var wire 1 E funct[1]~input_o $end
$var wire 1 F funct[3]~input_o $end
$var wire 1 G funct[2]~input_o $end
$var wire 1 H Equal1~0_combout $end
$var wire 1 I funct[0]~input_o $end
$var wire 1 J Jr~0_combout $end
$var wire 1 K Beq~0_combout $end
$var wire 1 L Bne~0_combout $end
$var wire 1 M Equal10~0_combout $end
$var wire 1 N ALUsrc~1_combout $end
$var wire 1 O RegWrite~0_combout $end
$var wire 1 P RegWrite~1_combout $end
$var wire 1 Q ALUControl~0_combout $end
$var wire 1 R Mux7~0_combout $end
$var wire 1 S Equal0~1_combout $end
$var wire 1 T ALUControl~1_combout $end
$var wire 1 U ALUControl~2_combout $end
$var wire 1 V ALUControl~3_combout $end
$var wire 1 W ALUControl~4_combout $end
$var wire 1 X Mux1~0_combout $end
$var wire 1 Y Mux5~0_combout $end
$var wire 1 Z ALUControl~5_combout $end
$var wire 1 [ ALUControl~6_combout $end
$var wire 1 \ Mux0~0_combout $end
$var wire 1 ] ALUControl~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 !
b0 "
0&
1%
0$
0#
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
11
02
13
x4
15
16
17
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
1C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
1P
0Q
0R
1S
0T
1U
0V
1W
0X
0Y
0Z
0[
0\
0]
$end
#20000
b100001 !
1I
#40000
b100101 !
b100100 !
0I
1G
0U
0W
0%
#60000
b100 !
b1100 !
b1000 !
0G
1F
0C
1\
1U
1H
0J
0P
1W
1%
01
1+
#80000
b1010 !
b1011 !
b101011 !
b100011 !
b100111 !
1I
1E
1G
0F
1C
0U
1J
1X
0H
1P
1]
1#
11
0+
1Z
0W
0%
1$
#100000
b100101 !
0E
0\
0X
1Q
1T
0Z
0]
0#
0$
1&
#120000
b100100 !
b101100 !
b101000 !
b101010 !
0I
1E
0G
1F
1X
1U
1W
1Z
1$
1%
#140000
b1010 !
b10 !
b0 !
0E
0F
0C
1\
0U
0Q
0X
0Z
0$
0T
0W
1]
1#
0%
0&
#160000
b10 !
1E
1X
1Q
1T
1&
#180000
b110 !
b100 !
0E
1G
0X
1U
0Q
0T
1W
1%
0&
#200000
b110 !
1E
1Q
1T
1&
#220000
b100110 !
b100010 !
0G
1C
0\
0Q
1X
1Z
0T
0]
0#
0&
1$
#240000
b100011 !
1I
#260000
b100000 "
b110000 "
b111000 "
b111100 "
b111110 "
b111111 "
b110011 !
b111011 !
b111111 !
1G
1F
1D
1:
19
1>
1<
1=
1;
0S
1Y
1R
0X
0U
1\
0?
0W
0Z
0$
0%
00
0P
01
#280000
b111101 !
b11101 !
b11100 !
b11111 "
b1111 "
b111 "
b11 "
b10 "
b1100 !
b100 !
b0 !
0:
0>
0<
0=
0;
0I
0E
0G
0F
0D
0C
1V
1S
0Y
0R
1A
1,
1W
1%
#300000
b11 "
1:
1O
1B
0A
0,
1*
1P
11
#320000
b10 !
b100010 !
b100011 !
b100011 "
b110011 "
b111011 "
b111111 "
b110011 !
b111011 !
b111111 !
1>
1<
1=
1;
1I
1E
1G
1F
1D
1C
0V
0S
0O
1Y
1R
0W
0B
0*
0%
0P
01
#340000
b111101 "
b111100 "
b111101 !
b11101 !
b11100 !
b11100 "
b1100 "
b1000 "
b1100 !
b100 !
b0 !
0I
0E
0G
0F
0D
0C
0:
09
0>
0=
0;
1V
1S
1O
0Y
0R
1@
1'
1P
1W
1%
11
#360000
b1001 "
1:
#380000
b1101 "
b1100 "
0:
1>
0V
0W
0%
#400000
b100 "
0<
1Y
1V
0O
1K
0@
0'
1(
0P
1W
1Z
1$
1%
01
#420000
b101 "
1:
1L
0K
0(
1)
#440000
b111 "
b1111 "
19
1<
1[
0V
1R
1O
0L
1@
1'
0)
1P
1T
0W
1]
1#
0%
1&
11
#460000
b101111 "
b101011 "
b100011 "
0>
0<
1;
0[
1V
0S
0Y
0R
1M
1-
1.
0T
0Z
1W
0]
0#
1%
0$
0&
#480000
b100001 "
b1 "
b101 "
b1101 "
09
1>
1<
0;
0V
1S
1R
0M
0-
0.
1T
0W
0%
1&
#500000
b1100 "
b1110 "
b1010 "
0:
19
0>
1Y
1V
1W
1Z
1$
1%
#520000
b101010 "
b101011 "
1:
1;
0S
0O
0Y
0R
1N
1/
0T
0Z
0P
01
0$
0&
#540000
b100011 "
b100001 "
b1 "
b0 "
0:
09
0<
0;
0V
1S
0N
0@
1?
10
0'
0/
0W
1]
1P
11
1#
0%
#790000
b100000 !
1C
0\
1U
1W
0]
0#
1%
#810000
b100001 !
1I
#830000
b100101 !
b100100 !
0I
1G
0U
0W
0%
#850000
b101100 !
b1100 !
b1000 !
0G
1F
0C
1\
1U
1H
0J
0P
1W
1%
01
1+
#870000
b0 !
0F
0U
0H
1]
1#
1J
1P
0W
0%
11
0+
#890000
b100000 !
1C
0\
1U
1W
0]
0#
1%
#970000
b100001 !
1I
#990000
b100000 !
0I
#1000000
