
stm32_led_setup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041a4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08004344  08004344  00014344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044a4  080044a4  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  080044a4  080044a4  000144a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044ac  080044ac  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044ac  080044ac  000144ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044b0  080044b0  000144b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080044b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000084  08004538  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08004538  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac4c  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017c0  00000000  00000000  0002ad00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a0  00000000  00000000  0002c4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002ce60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001682c  00000000  00000000  0002d780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bda7  00000000  00000000  00043fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088916  00000000  00000000  0004fd53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8669  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000031dc  00000000  00000000  000d86bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000024  00000000  00000000  000db898  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      0000004e  00000000  00000000  000db8bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000084 	.word	0x20000084
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800432c 	.word	0x0800432c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000088 	.word	0x20000088
 80001dc:	0800432c 	.word	0x0800432c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <main>:
uint16_t level = 3;
uint8_t gameState = 0;


int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0

	//initialize i2c, gpio, and uart peripherals
	HAL_Init();
 800058a:	f000 fbdf 	bl	8000d4c <HAL_Init>
	SystemClock_Config();
 800058e:	f000 f8ab 	bl	80006e8 <SystemClock_Config>
	MX_GPIO_Init();
 8000592:	f000 f96d 	bl	8000870 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000596:	f000 f941 	bl	800081c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800059a:	f000 f911 	bl	80007c0 <MX_I2C1_Init>
	srand(time(0));
 800059e:	2000      	movs	r0, #0
 80005a0:	f002 fe96 	bl	80032d0 <time>
 80005a4:	4602      	mov	r2, r0
 80005a6:	460b      	mov	r3, r1
 80005a8:	4613      	mov	r3, r2
 80005aa:	4618      	mov	r0, r3
 80005ac:	f002 fe24 	bl	80031f8 <srand>


	while (1)
	{
		//To start a pattern generation
		*sentData = level;
 80005b0:	4b14      	ldr	r3, [pc, #80]	; (8000604 <main+0x80>)
 80005b2:	881a      	ldrh	r2, [r3, #0]
 80005b4:	4b14      	ldr	r3, [pc, #80]	; (8000608 <main+0x84>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	701a      	strb	r2, [r3, #0]
		sendData();
 80005bc:	f000 f864 	bl	8000688 <sendData>

		for (uint16_t i = 0; i < level; ++i)
 80005c0:	2300      	movs	r3, #0
 80005c2:	80fb      	strh	r3, [r7, #6]
 80005c4:	e004      	b.n	80005d0 <main+0x4c>
		{
			led_pattern();
 80005c6:	f000 f823 	bl	8000610 <led_pattern>
		for (uint16_t i = 0; i < level; ++i)
 80005ca:	88fb      	ldrh	r3, [r7, #6]
 80005cc:	3301      	adds	r3, #1
 80005ce:	80fb      	strh	r3, [r7, #6]
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <main+0x80>)
 80005d2:	881b      	ldrh	r3, [r3, #0]
 80005d4:	88fa      	ldrh	r2, [r7, #6]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d3f5      	bcc.n	80005c6 <main+0x42>
		}

		receiveData();
 80005da:	f000 f86d 	bl	80006b8 <receiveData>

		while (*receivedData == 3)
 80005de:	e001      	b.n	80005e4 <main+0x60>
		{
			receiveData();
 80005e0:	f000 f86a 	bl	80006b8 <receiveData>
		while (*receivedData == 3)
 80005e4:	4b09      	ldr	r3, [pc, #36]	; (800060c <main+0x88>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	d0f8      	beq.n	80005e0 <main+0x5c>
		}

		level++;
 80005ee:	4b05      	ldr	r3, [pc, #20]	; (8000604 <main+0x80>)
 80005f0:	881b      	ldrh	r3, [r3, #0]
 80005f2:	3301      	adds	r3, #1
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	4b03      	ldr	r3, [pc, #12]	; (8000604 <main+0x80>)
 80005f8:	801a      	strh	r2, [r3, #0]

		HAL_Delay(2500);
 80005fa:	f640 10c4 	movw	r0, #2500	; 0x9c4
 80005fe:	f000 fc17 	bl	8000e30 <HAL_Delay>
		*sentData = level;
 8000602:	e7d5      	b.n	80005b0 <main+0x2c>
 8000604:	20000010 	.word	0x20000010
 8000608:	2000000c 	.word	0x2000000c
 800060c:	20000008 	.word	0x20000008

08000610 <led_pattern>:
	}

}

void led_pattern()
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
	uint8_t led = (rand() % (2 - 0 + 1)) + 0;
 8000616:	f002 fe1d 	bl	8003254 <rand>
 800061a:	4602      	mov	r2, r0
 800061c:	4b16      	ldr	r3, [pc, #88]	; (8000678 <led_pattern+0x68>)
 800061e:	fb83 3102 	smull	r3, r1, r3, r2
 8000622:	17d3      	asrs	r3, r2, #31
 8000624:	1ac9      	subs	r1, r1, r3
 8000626:	460b      	mov	r3, r1
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	440b      	add	r3, r1
 800062c:	1ad1      	subs	r1, r2, r3
 800062e:	460b      	mov	r3, r1
 8000630:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(1000);
 8000632:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000636:	f000 fbfb 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, led_arr[led]);
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	4a0f      	ldr	r2, [pc, #60]	; (800067c <led_pattern+0x6c>)
 800063e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000642:	4619      	mov	r1, r3
 8000644:	480e      	ldr	r0, [pc, #56]	; (8000680 <led_pattern+0x70>)
 8000646:	f000 fe9a 	bl	800137e <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800064a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800064e:	f000 fbef 	bl	8000e30 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, led_arr[led]);
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	4a09      	ldr	r2, [pc, #36]	; (800067c <led_pattern+0x6c>)
 8000656:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800065a:	4619      	mov	r1, r3
 800065c:	4808      	ldr	r0, [pc, #32]	; (8000680 <led_pattern+0x70>)
 800065e:	f000 fe8e 	bl	800137e <HAL_GPIO_TogglePin>

	*sentData = led;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <led_pattern+0x74>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	79fa      	ldrb	r2, [r7, #7]
 8000668:	701a      	strb	r2, [r3, #0]
	sendData();
 800066a:	f000 f80d 	bl	8000688 <sendData>
}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	55555556 	.word	0x55555556
 800067c:	20000000 	.word	0x20000000
 8000680:	40020800 	.word	0x40020800
 8000684:	2000000c 	.word	0x2000000c

08000688 <sendData>:

void sendData()
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af02      	add	r7, sp, #8
	//wait for i2c data to be sent
	while(HAL_I2C_Master_Transmit(&hi2c1, ARDUINO_ADDRESS, STM32DataBuffer, 1, 100) != HAL_OK);
 800068e:	bf00      	nop
 8000690:	2364      	movs	r3, #100	; 0x64
 8000692:	9300      	str	r3, [sp, #0]
 8000694:	2301      	movs	r3, #1
 8000696:	4a06      	ldr	r2, [pc, #24]	; (80006b0 <sendData+0x28>)
 8000698:	2166      	movs	r1, #102	; 0x66
 800069a:	4806      	ldr	r0, [pc, #24]	; (80006b4 <sendData+0x2c>)
 800069c:	f000 ffce 	bl	800163c <HAL_I2C_Master_Transmit>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d1f4      	bne.n	8000690 <sendData+0x8>
}
 80006a6:	bf00      	nop
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	2000016c 	.word	0x2000016c
 80006b4:	200000a0 	.word	0x200000a0

080006b8 <receiveData>:

void receiveData()
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af02      	add	r7, sp, #8
	//wait until some i2c data is received by the arduino
	while(HAL_I2C_Master_Receive(&hi2c1, ARDUINO_ADDRESS , ArduinoDataBuffer, 50, 100) != HAL_OK );
 80006be:	bf00      	nop
 80006c0:	2364      	movs	r3, #100	; 0x64
 80006c2:	9300      	str	r3, [sp, #0]
 80006c4:	2332      	movs	r3, #50	; 0x32
 80006c6:	4a06      	ldr	r2, [pc, #24]	; (80006e0 <receiveData+0x28>)
 80006c8:	2166      	movs	r1, #102	; 0x66
 80006ca:	4806      	ldr	r0, [pc, #24]	; (80006e4 <receiveData+0x2c>)
 80006cc:	f001 f8b4 	bl	8001838 <HAL_I2C_Master_Receive>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d1f4      	bne.n	80006c0 <receiveData+0x8>
}
 80006d6:	bf00      	nop
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000138 	.word	0x20000138
 80006e4:	200000a0 	.word	0x200000a0

080006e8 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b094      	sub	sp, #80	; 0x50
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	2230      	movs	r2, #48	; 0x30
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f002 fd76 	bl	80031e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	4b29      	ldr	r3, [pc, #164]	; (80007b8 <SystemClock_Config+0xd0>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000714:	4a28      	ldr	r2, [pc, #160]	; (80007b8 <SystemClock_Config+0xd0>)
 8000716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800071a:	6413      	str	r3, [r2, #64]	; 0x40
 800071c:	4b26      	ldr	r3, [pc, #152]	; (80007b8 <SystemClock_Config+0xd0>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	4b23      	ldr	r3, [pc, #140]	; (80007bc <SystemClock_Config+0xd4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000734:	4a21      	ldr	r2, [pc, #132]	; (80007bc <SystemClock_Config+0xd4>)
 8000736:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b1f      	ldr	r3, [pc, #124]	; (80007bc <SystemClock_Config+0xd4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000748:	2302      	movs	r3, #2
 800074a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000750:	2310      	movs	r3, #16
 8000752:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000758:	2300      	movs	r3, #0
 800075a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800075c:	2310      	movs	r3, #16
 800075e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000760:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000764:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000766:	2304      	movs	r3, #4
 8000768:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800076a:	2307      	movs	r3, #7
 800076c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	4618      	mov	r0, r3
 8000774:	f001 fdb4 	bl	80022e0 <HAL_RCC_OscConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800077e:	f000 f8fb 	bl	8000978 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000782:	230f      	movs	r3, #15
 8000784:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000786:	2302      	movs	r3, #2
 8000788:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800078e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2102      	movs	r1, #2
 800079e:	4618      	mov	r0, r3
 80007a0:	f002 f816 	bl	80027d0 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007aa:	f000 f8e5 	bl	8000978 <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	; 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_I2C1_Init+0x50>)
 80007c6:	4a13      	ldr	r2, [pc, #76]	; (8000814 <MX_I2C1_Init+0x54>)
 80007c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_I2C1_Init+0x50>)
 80007cc:	4a12      	ldr	r2, [pc, #72]	; (8000818 <MX_I2C1_Init+0x58>)
 80007ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_I2C1_Init+0x50>)
 80007de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_I2C1_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_I2C1_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <MX_I2C1_Init+0x50>)
 80007fe:	f000 fdd9 	bl	80013b4 <HAL_I2C_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000808:	f000 f8b6 	bl	8000978 <Error_Handler>
  }
}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	200000a0 	.word	0x200000a0
 8000814:	40005400 	.word	0x40005400
 8000818:	000186a0 	.word	0x000186a0

0800081c <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8000820:	4b11      	ldr	r3, [pc, #68]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000822:	4a12      	ldr	r2, [pc, #72]	; (800086c <MX_USART2_UART_Init+0x50>)
 8000824:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000826:	4b10      	ldr	r3, [pc, #64]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000828:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800082c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000834:	4b0c      	ldr	r3, [pc, #48]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800083a:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000840:	4b09      	ldr	r3, [pc, #36]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000842:	220c      	movs	r2, #12
 8000844:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000846:	4b08      	ldr	r3, [pc, #32]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000852:	4805      	ldr	r0, [pc, #20]	; (8000868 <MX_USART2_UART_Init+0x4c>)
 8000854:	f002 f9dc 	bl	8002c10 <HAL_UART_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800085e:	f000 f88b 	bl	8000978 <Error_Handler>
  }
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	200000f4 	.word	0x200000f4
 800086c:	40004400 	.word	0x40004400

08000870 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
 8000884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
 800088a:	4b38      	ldr	r3, [pc, #224]	; (800096c <MX_GPIO_Init+0xfc>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	4a37      	ldr	r2, [pc, #220]	; (800096c <MX_GPIO_Init+0xfc>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6313      	str	r3, [r2, #48]	; 0x30
 8000896:	4b35      	ldr	r3, [pc, #212]	; (800096c <MX_GPIO_Init+0xfc>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	60fb      	str	r3, [r7, #12]
 80008a6:	4b31      	ldr	r3, [pc, #196]	; (800096c <MX_GPIO_Init+0xfc>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	4a30      	ldr	r2, [pc, #192]	; (800096c <MX_GPIO_Init+0xfc>)
 80008ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008b0:	6313      	str	r3, [r2, #48]	; 0x30
 80008b2:	4b2e      	ldr	r3, [pc, #184]	; (800096c <MX_GPIO_Init+0xfc>)
 80008b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ba:	60fb      	str	r3, [r7, #12]
 80008bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	4b2a      	ldr	r3, [pc, #168]	; (800096c <MX_GPIO_Init+0xfc>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a29      	ldr	r2, [pc, #164]	; (800096c <MX_GPIO_Init+0xfc>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b27      	ldr	r3, [pc, #156]	; (800096c <MX_GPIO_Init+0xfc>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	4b23      	ldr	r3, [pc, #140]	; (800096c <MX_GPIO_Init+0xfc>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	4a22      	ldr	r2, [pc, #136]	; (800096c <MX_GPIO_Init+0xfc>)
 80008e4:	f043 0302 	orr.w	r3, r3, #2
 80008e8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ea:	4b20      	ldr	r3, [pc, #128]	; (800096c <MX_GPIO_Init+0xfc>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ee:	f003 0302 	and.w	r3, r3, #2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2120      	movs	r1, #32
 80008fa:	481d      	ldr	r0, [pc, #116]	; (8000970 <MX_GPIO_Init+0x100>)
 80008fc:	f000 fd26 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 71b0 	mov.w	r1, #352	; 0x160
 8000906:	481b      	ldr	r0, [pc, #108]	; (8000974 <MX_GPIO_Init+0x104>)
 8000908:	f000 fd20 	bl	800134c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800090c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000912:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	4814      	ldr	r0, [pc, #80]	; (8000974 <MX_GPIO_Init+0x104>)
 8000924:	f000 fb8e 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000928:	2320      	movs	r3, #32
 800092a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092c:	2301      	movs	r3, #1
 800092e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000934:	2300      	movs	r3, #0
 8000936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000938:	f107 0314 	add.w	r3, r7, #20
 800093c:	4619      	mov	r1, r3
 800093e:	480c      	ldr	r0, [pc, #48]	; (8000970 <MX_GPIO_Init+0x100>)
 8000940:	f000 fb80 	bl	8001044 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
 8000944:	f44f 73b0 	mov.w	r3, #352	; 0x160
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094a:	2301      	movs	r3, #1
 800094c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 0314 	add.w	r3, r7, #20
 800095a:	4619      	mov	r1, r3
 800095c:	4805      	ldr	r0, [pc, #20]	; (8000974 <MX_GPIO_Init+0x104>)
 800095e:	f000 fb71 	bl	8001044 <HAL_GPIO_Init>

}
 8000962:	bf00      	nop
 8000964:	3728      	adds	r7, #40	; 0x28
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800
 8000970:	40020000 	.word	0x40020000
 8000974:	40020800 	.word	0x40020800

08000978 <Error_Handler>:

void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop

  __disable_irq();
  while (1)
 8000980:	e7fe      	b.n	8000980 <Error_Handler+0x8>
	...

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <HAL_MspInit+0x4c>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	4a0f      	ldr	r2, [pc, #60]	; (80009d0 <HAL_MspInit+0x4c>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000998:	6453      	str	r3, [r2, #68]	; 0x44
 800099a:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <HAL_MspInit+0x4c>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ae:	4a08      	ldr	r2, [pc, #32]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009b4:	6413      	str	r3, [r2, #64]	; 0x40
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x4c>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009c2:	2007      	movs	r0, #7
 80009c4:	f000 fb0a 	bl	8000fdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c8:	bf00      	nop
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40023800 	.word	0x40023800

080009d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08a      	sub	sp, #40	; 0x28
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	2200      	movs	r2, #0
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	605a      	str	r2, [r3, #4]
 80009e6:	609a      	str	r2, [r3, #8]
 80009e8:	60da      	str	r2, [r3, #12]
 80009ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a19      	ldr	r2, [pc, #100]	; (8000a58 <HAL_I2C_MspInit+0x84>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d12b      	bne.n	8000a4e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	4a17      	ldr	r2, [pc, #92]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a00:	f043 0302 	orr.w	r3, r3, #2
 8000a04:	6313      	str	r3, [r2, #48]	; 0x30
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	613b      	str	r3, [r7, #16]
 8000a10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a12:	23c0      	movs	r3, #192	; 0xc0
 8000a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a16:	2312      	movs	r3, #18
 8000a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a22:	2304      	movs	r3, #4
 8000a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <HAL_I2C_MspInit+0x8c>)
 8000a2e:	f000 fb09 	bl	8001044 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a3a:	4a08      	ldr	r2, [pc, #32]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a40:	6413      	str	r3, [r2, #64]	; 0x40
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_I2C_MspInit+0x88>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a4e:	bf00      	nop
 8000a50:	3728      	adds	r7, #40	; 0x28
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40005400 	.word	0x40005400
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020400 	.word	0x40020400

08000a64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	; 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a19      	ldr	r2, [pc, #100]	; (8000ae8 <HAL_UART_MspInit+0x84>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d12b      	bne.n	8000ade <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	4b18      	ldr	r3, [pc, #96]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	4a17      	ldr	r2, [pc, #92]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a94:	6413      	str	r3, [r2, #64]	; 0x40
 8000a96:	4b15      	ldr	r3, [pc, #84]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60fb      	str	r3, [r7, #12]
 8000aa6:	4b11      	ldr	r3, [pc, #68]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aaa:	4a10      	ldr	r2, [pc, #64]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <HAL_UART_MspInit+0x88>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000abe:	230c      	movs	r3, #12
 8000ac0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aca:	2300      	movs	r3, #0
 8000acc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ace:	2307      	movs	r3, #7
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 0314 	add.w	r3, r7, #20
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	4805      	ldr	r0, [pc, #20]	; (8000af0 <HAL_UART_MspInit+0x8c>)
 8000ada:	f000 fab3 	bl	8001044 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ade:	bf00      	nop
 8000ae0:	3728      	adds	r7, #40	; 0x28
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40004400 	.word	0x40004400
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020000 	.word	0x40020000

08000af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000af8:	e7fe      	b.n	8000af8 <NMI_Handler+0x4>

08000afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afa:	b480      	push	{r7}
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000afe:	e7fe      	b.n	8000afe <HardFault_Handler+0x4>

08000b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b04:	e7fe      	b.n	8000b04 <MemManage_Handler+0x4>

08000b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b06:	b480      	push	{r7}
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b0a:	e7fe      	b.n	8000b0a <BusFault_Handler+0x4>

08000b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <UsageFault_Handler+0x4>

08000b12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b12:	b480      	push	{r7}
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr

08000b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr

08000b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b2e:	b480      	push	{r7}
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b32:	bf00      	nop
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr

08000b3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b40:	f000 f956 	bl	8000df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	bd80      	pop	{r7, pc}

08000b48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
	return 1;
 8000b4c:	2301      	movs	r3, #1
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <_kill>:

int _kill(int pid, int sig)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000b62:	f002 fb17 	bl	8003194 <__errno>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2216      	movs	r2, #22
 8000b6a:	601a      	str	r2, [r3, #0]
	return -1;
 8000b6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <_exit>:

void _exit (int status)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b082      	sub	sp, #8
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000b80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ffe7 	bl	8000b58 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000b8a:	e7fe      	b.n	8000b8a <_exit+0x12>

08000b8c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
 8000b9c:	e00a      	b.n	8000bb4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b9e:	f3af 8000 	nop.w
 8000ba2:	4601      	mov	r1, r0
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	1c5a      	adds	r2, r3, #1
 8000ba8:	60ba      	str	r2, [r7, #8]
 8000baa:	b2ca      	uxtb	r2, r1
 8000bac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697a      	ldr	r2, [r7, #20]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dbf0      	blt.n	8000b9e <_read+0x12>
	}

return len;
 8000bbc:	687b      	ldr	r3, [r7, #4]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b086      	sub	sp, #24
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	617b      	str	r3, [r7, #20]
 8000bd6:	e009      	b.n	8000bec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	1c5a      	adds	r2, r3, #1
 8000bdc:	60ba      	str	r2, [r7, #8]
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	3301      	adds	r3, #1
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	697a      	ldr	r2, [r7, #20]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	dbf1      	blt.n	8000bd8 <_write+0x12>
	}
	return len;
 8000bf4:	687b      	ldr	r3, [r7, #4]
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3718      	adds	r7, #24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <_close>:

int _close(int file)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b083      	sub	sp, #12
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
	return -1;
 8000c06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	370c      	adds	r7, #12
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
 8000c1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c26:	605a      	str	r2, [r3, #4]
	return 0;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_isatty>:

int _isatty(int file)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
	return 1;
 8000c3e:	2301      	movs	r3, #1
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
	return 0;
 8000c58:	2300      	movs	r3, #0
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
	...

08000c68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c70:	4a14      	ldr	r2, [pc, #80]	; (8000cc4 <_sbrk+0x5c>)
 8000c72:	4b15      	ldr	r3, [pc, #84]	; (8000cc8 <_sbrk+0x60>)
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c7c:	4b13      	ldr	r3, [pc, #76]	; (8000ccc <_sbrk+0x64>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d102      	bne.n	8000c8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c84:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <_sbrk+0x64>)
 8000c86:	4a12      	ldr	r2, [pc, #72]	; (8000cd0 <_sbrk+0x68>)
 8000c88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8a:	4b10      	ldr	r3, [pc, #64]	; (8000ccc <_sbrk+0x64>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	4413      	add	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d207      	bcs.n	8000ca8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c98:	f002 fa7c 	bl	8003194 <__errno>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	220c      	movs	r2, #12
 8000ca0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ca6:	e009      	b.n	8000cbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca8:	4b08      	ldr	r3, [pc, #32]	; (8000ccc <_sbrk+0x64>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cae:	4b07      	ldr	r3, [pc, #28]	; (8000ccc <_sbrk+0x64>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4413      	add	r3, r2
 8000cb6:	4a05      	ldr	r2, [pc, #20]	; (8000ccc <_sbrk+0x64>)
 8000cb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cba:	68fb      	ldr	r3, [r7, #12]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	20018000 	.word	0x20018000
 8000cc8:	00000400 	.word	0x00000400
 8000ccc:	200001a0 	.word	0x200001a0
 8000cd0:	200001b8 	.word	0x200001b8

08000cd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <SystemInit+0x20>)
 8000cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cde:	4a05      	ldr	r2, [pc, #20]	; (8000cf4 <SystemInit+0x20>)
 8000ce0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cfc:	480d      	ldr	r0, [pc, #52]	; (8000d34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cfe:	490e      	ldr	r1, [pc, #56]	; (8000d38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d00:	4a0e      	ldr	r2, [pc, #56]	; (8000d3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0b      	ldr	r2, [pc, #44]	; (8000d40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d14:	4c0b      	ldr	r4, [pc, #44]	; (8000d44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d22:	f7ff ffd7 	bl	8000cd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d26:	f002 fa3b 	bl	80031a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d2a:	f7ff fc2b 	bl	8000584 <main>
  bx  lr    
 8000d2e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d38:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8000d3c:	080044b4 	.word	0x080044b4
  ldr r2, =_sbss
 8000d40:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8000d44:	200001b8 	.word	0x200001b8

08000d48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d48:	e7fe      	b.n	8000d48 <ADC_IRQHandler>
	...

08000d4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <HAL_Init+0x40>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a0d      	ldr	r2, [pc, #52]	; (8000d8c <HAL_Init+0x40>)
 8000d56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d5c:	4b0b      	ldr	r3, [pc, #44]	; (8000d8c <HAL_Init+0x40>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a0a      	ldr	r2, [pc, #40]	; (8000d8c <HAL_Init+0x40>)
 8000d62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a07      	ldr	r2, [pc, #28]	; (8000d8c <HAL_Init+0x40>)
 8000d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d74:	2003      	movs	r0, #3
 8000d76:	f000 f931 	bl	8000fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f000 f808 	bl	8000d90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d80:	f7ff fe00 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d84:	2300      	movs	r3, #0
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40023c00 	.word	0x40023c00

08000d90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_InitTick+0x54>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b12      	ldr	r3, [pc, #72]	; (8000de8 <HAL_InitTick+0x58>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4619      	mov	r1, r3
 8000da2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f93b 	bl	800102a <HAL_SYSTICK_Config>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e00e      	b.n	8000ddc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2b0f      	cmp	r3, #15
 8000dc2:	d80a      	bhi.n	8000dda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dcc:	f000 f911 	bl	8000ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dd0:	4a06      	ldr	r2, [pc, #24]	; (8000dec <HAL_InitTick+0x5c>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e000      	b.n	8000ddc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dda:	2301      	movs	r3, #1
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3708      	adds	r7, #8
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000014 	.word	0x20000014
 8000de8:	2000001c 	.word	0x2000001c
 8000dec:	20000018 	.word	0x20000018

08000df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_IncTick+0x20>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <HAL_IncTick+0x24>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <HAL_IncTick+0x24>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	2000001c 	.word	0x2000001c
 8000e14:	200001a4 	.word	0x200001a4

08000e18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <HAL_GetTick+0x14>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	200001a4 	.word	0x200001a4

08000e30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e38:	f7ff ffee 	bl	8000e18 <HAL_GetTick>
 8000e3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000e48:	d005      	beq.n	8000e56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4a:	4b0a      	ldr	r3, [pc, #40]	; (8000e74 <HAL_Delay+0x44>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	461a      	mov	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4413      	add	r3, r2
 8000e54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e56:	bf00      	nop
 8000e58:	f7ff ffde 	bl	8000e18 <HAL_GetTick>
 8000e5c:	4602      	mov	r2, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	68fa      	ldr	r2, [r7, #12]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d8f7      	bhi.n	8000e58 <HAL_Delay+0x28>
  {
  }
}
 8000e68:	bf00      	nop
 8000e6a:	bf00      	nop
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	2000001c 	.word	0x2000001c

08000e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e88:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e94:	4013      	ands	r3, r2
 8000e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eaa:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	60d3      	str	r3, [r2, #12]
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec4:	4b04      	ldr	r3, [pc, #16]	; (8000ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	0a1b      	lsrs	r3, r3, #8
 8000eca:	f003 0307 	and.w	r3, r3, #7
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	db0a      	blt.n	8000f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	490c      	ldr	r1, [pc, #48]	; (8000f28 <__NVIC_SetPriority+0x4c>)
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	0112      	lsls	r2, r2, #4
 8000efc:	b2d2      	uxtb	r2, r2
 8000efe:	440b      	add	r3, r1
 8000f00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f04:	e00a      	b.n	8000f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	b2da      	uxtb	r2, r3
 8000f0a:	4908      	ldr	r1, [pc, #32]	; (8000f2c <__NVIC_SetPriority+0x50>)
 8000f0c:	79fb      	ldrb	r3, [r7, #7]
 8000f0e:	f003 030f 	and.w	r3, r3, #15
 8000f12:	3b04      	subs	r3, #4
 8000f14:	0112      	lsls	r2, r2, #4
 8000f16:	b2d2      	uxtb	r2, r2
 8000f18:	440b      	add	r3, r1
 8000f1a:	761a      	strb	r2, [r3, #24]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000e100 	.word	0xe000e100
 8000f2c:	e000ed00 	.word	0xe000ed00

08000f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b089      	sub	sp, #36	; 0x24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	f003 0307 	and.w	r3, r3, #7
 8000f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	f1c3 0307 	rsb	r3, r3, #7
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	bf28      	it	cs
 8000f4e:	2304      	movcs	r3, #4
 8000f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	3304      	adds	r3, #4
 8000f56:	2b06      	cmp	r3, #6
 8000f58:	d902      	bls.n	8000f60 <NVIC_EncodePriority+0x30>
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	3b03      	subs	r3, #3
 8000f5e:	e000      	b.n	8000f62 <NVIC_EncodePriority+0x32>
 8000f60:	2300      	movs	r3, #0
 8000f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	43da      	mvns	r2, r3
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	401a      	ands	r2, r3
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	43d9      	mvns	r1, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f88:	4313      	orrs	r3, r2
         );
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3724      	adds	r7, #36	; 0x24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fa8:	d301      	bcc.n	8000fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000faa:	2301      	movs	r3, #1
 8000fac:	e00f      	b.n	8000fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <SysTick_Config+0x40>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb6:	210f      	movs	r1, #15
 8000fb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fbc:	f7ff ff8e 	bl	8000edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc6:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <SysTick_Config+0x40>)
 8000fc8:	2207      	movs	r2, #7
 8000fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	e000e010 	.word	0xe000e010

08000fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f7ff ff47 	bl	8000e78 <__NVIC_SetPriorityGrouping>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b086      	sub	sp, #24
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
 8000ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001004:	f7ff ff5c 	bl	8000ec0 <__NVIC_GetPriorityGrouping>
 8001008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800100a:	687a      	ldr	r2, [r7, #4]
 800100c:	68b9      	ldr	r1, [r7, #8]
 800100e:	6978      	ldr	r0, [r7, #20]
 8001010:	f7ff ff8e 	bl	8000f30 <NVIC_EncodePriority>
 8001014:	4602      	mov	r2, r0
 8001016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff ff5d 	bl	8000edc <__NVIC_SetPriority>
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	b082      	sub	sp, #8
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ffb0 	bl	8000f98 <SysTick_Config>
 8001038:	4603      	mov	r3, r0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001044:	b480      	push	{r7}
 8001046:	b089      	sub	sp, #36	; 0x24
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001056:	2300      	movs	r3, #0
 8001058:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
 800105e:	e159      	b.n	8001314 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001060:	2201      	movs	r2, #1
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	697a      	ldr	r2, [r7, #20]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	429a      	cmp	r2, r3
 800107a:	f040 8148 	bne.w	800130e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	f003 0303 	and.w	r3, r3, #3
 8001086:	2b01      	cmp	r3, #1
 8001088:	d005      	beq.n	8001096 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001092:	2b02      	cmp	r3, #2
 8001094:	d130      	bne.n	80010f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	2203      	movs	r2, #3
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	68da      	ldr	r2, [r3, #12]
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010cc:	2201      	movs	r2, #1
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4013      	ands	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	f003 0201 	and.w	r2, r3, #1
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 0303 	and.w	r3, r3, #3
 8001100:	2b03      	cmp	r3, #3
 8001102:	d017      	beq.n	8001134 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	2203      	movs	r2, #3
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	689a      	ldr	r2, [r3, #8]
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f003 0303 	and.w	r3, r3, #3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d123      	bne.n	8001188 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	08da      	lsrs	r2, r3, #3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3208      	adds	r2, #8
 8001148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	f003 0307 	and.w	r3, r3, #7
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	220f      	movs	r2, #15
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	691a      	ldr	r2, [r3, #16]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4313      	orrs	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	08da      	lsrs	r2, r3, #3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	3208      	adds	r2, #8
 8001182:	69b9      	ldr	r1, [r7, #24]
 8001184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2203      	movs	r2, #3
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f003 0203 	and.w	r2, r3, #3
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 80a2 	beq.w	800130e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	4b57      	ldr	r3, [pc, #348]	; (800132c <HAL_GPIO_Init+0x2e8>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	4a56      	ldr	r2, [pc, #344]	; (800132c <HAL_GPIO_Init+0x2e8>)
 80011d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d8:	6453      	str	r3, [r2, #68]	; 0x44
 80011da:	4b54      	ldr	r3, [pc, #336]	; (800132c <HAL_GPIO_Init+0x2e8>)
 80011dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e6:	4a52      	ldr	r2, [pc, #328]	; (8001330 <HAL_GPIO_Init+0x2ec>)
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	089b      	lsrs	r3, r3, #2
 80011ec:	3302      	adds	r3, #2
 80011ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	220f      	movs	r2, #15
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	43db      	mvns	r3, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4013      	ands	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a49      	ldr	r2, [pc, #292]	; (8001334 <HAL_GPIO_Init+0x2f0>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d019      	beq.n	8001246 <HAL_GPIO_Init+0x202>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a48      	ldr	r2, [pc, #288]	; (8001338 <HAL_GPIO_Init+0x2f4>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d013      	beq.n	8001242 <HAL_GPIO_Init+0x1fe>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a47      	ldr	r2, [pc, #284]	; (800133c <HAL_GPIO_Init+0x2f8>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d00d      	beq.n	800123e <HAL_GPIO_Init+0x1fa>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4a46      	ldr	r2, [pc, #280]	; (8001340 <HAL_GPIO_Init+0x2fc>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d007      	beq.n	800123a <HAL_GPIO_Init+0x1f6>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	4a45      	ldr	r2, [pc, #276]	; (8001344 <HAL_GPIO_Init+0x300>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d101      	bne.n	8001236 <HAL_GPIO_Init+0x1f2>
 8001232:	2304      	movs	r3, #4
 8001234:	e008      	b.n	8001248 <HAL_GPIO_Init+0x204>
 8001236:	2307      	movs	r3, #7
 8001238:	e006      	b.n	8001248 <HAL_GPIO_Init+0x204>
 800123a:	2303      	movs	r3, #3
 800123c:	e004      	b.n	8001248 <HAL_GPIO_Init+0x204>
 800123e:	2302      	movs	r3, #2
 8001240:	e002      	b.n	8001248 <HAL_GPIO_Init+0x204>
 8001242:	2301      	movs	r3, #1
 8001244:	e000      	b.n	8001248 <HAL_GPIO_Init+0x204>
 8001246:	2300      	movs	r3, #0
 8001248:	69fa      	ldr	r2, [r7, #28]
 800124a:	f002 0203 	and.w	r2, r2, #3
 800124e:	0092      	lsls	r2, r2, #2
 8001250:	4093      	lsls	r3, r2
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4313      	orrs	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001258:	4935      	ldr	r1, [pc, #212]	; (8001330 <HAL_GPIO_Init+0x2ec>)
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	089b      	lsrs	r3, r3, #2
 800125e:	3302      	adds	r3, #2
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001266:	4b38      	ldr	r3, [pc, #224]	; (8001348 <HAL_GPIO_Init+0x304>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	43db      	mvns	r3, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4013      	ands	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	4313      	orrs	r3, r2
 8001288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800128a:	4a2f      	ldr	r2, [pc, #188]	; (8001348 <HAL_GPIO_Init+0x304>)
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001290:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <HAL_GPIO_Init+0x304>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d003      	beq.n	80012b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	4313      	orrs	r3, r2
 80012b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012b4:	4a24      	ldr	r2, [pc, #144]	; (8001348 <HAL_GPIO_Init+0x304>)
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80012ba:	4b23      	ldr	r3, [pc, #140]	; (8001348 <HAL_GPIO_Init+0x304>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	43db      	mvns	r3, r3
 80012c4:	69ba      	ldr	r2, [r7, #24]
 80012c6:	4013      	ands	r3, r2
 80012c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	4313      	orrs	r3, r2
 80012dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012de:	4a1a      	ldr	r2, [pc, #104]	; (8001348 <HAL_GPIO_Init+0x304>)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012e4:	4b18      	ldr	r3, [pc, #96]	; (8001348 <HAL_GPIO_Init+0x304>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d003      	beq.n	8001308 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	4313      	orrs	r3, r2
 8001306:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001308:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <HAL_GPIO_Init+0x304>)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3301      	adds	r3, #1
 8001312:	61fb      	str	r3, [r7, #28]
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	2b0f      	cmp	r3, #15
 8001318:	f67f aea2 	bls.w	8001060 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	3724      	adds	r7, #36	; 0x24
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40023800 	.word	0x40023800
 8001330:	40013800 	.word	0x40013800
 8001334:	40020000 	.word	0x40020000
 8001338:	40020400 	.word	0x40020400
 800133c:	40020800 	.word	0x40020800
 8001340:	40020c00 	.word	0x40020c00
 8001344:	40021000 	.word	0x40021000
 8001348:	40013c00 	.word	0x40013c00

0800134c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	807b      	strh	r3, [r7, #2]
 8001358:	4613      	mov	r3, r2
 800135a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800135c:	787b      	ldrb	r3, [r7, #1]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001362:	887a      	ldrh	r2, [r7, #2]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001368:	e003      	b.n	8001372 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800136a:	887b      	ldrh	r3, [r7, #2]
 800136c:	041a      	lsls	r2, r3, #16
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	619a      	str	r2, [r3, #24]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr

0800137e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800137e:	b480      	push	{r7}
 8001380:	b085      	sub	sp, #20
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	460b      	mov	r3, r1
 8001388:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001390:	887a      	ldrh	r2, [r7, #2]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	4013      	ands	r3, r2
 8001396:	041a      	lsls	r2, r3, #16
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	43d9      	mvns	r1, r3
 800139c:	887b      	ldrh	r3, [r7, #2]
 800139e:	400b      	ands	r3, r1
 80013a0:	431a      	orrs	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	619a      	str	r2, [r3, #24]
}
 80013a6:	bf00      	nop
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
	...

080013b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e12b      	b.n	800161e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d106      	bne.n	80013e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff fafa 	bl	80009d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	2224      	movs	r2, #36	; 0x24
 80013e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 0201 	bic.w	r2, r2, #1
 80013f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001406:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001416:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001418:	f001 fbd2 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 800141c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4a81      	ldr	r2, [pc, #516]	; (8001628 <HAL_I2C_Init+0x274>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d807      	bhi.n	8001438 <HAL_I2C_Init+0x84>
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	4a80      	ldr	r2, [pc, #512]	; (800162c <HAL_I2C_Init+0x278>)
 800142c:	4293      	cmp	r3, r2
 800142e:	bf94      	ite	ls
 8001430:	2301      	movls	r3, #1
 8001432:	2300      	movhi	r3, #0
 8001434:	b2db      	uxtb	r3, r3
 8001436:	e006      	b.n	8001446 <HAL_I2C_Init+0x92>
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	4a7d      	ldr	r2, [pc, #500]	; (8001630 <HAL_I2C_Init+0x27c>)
 800143c:	4293      	cmp	r3, r2
 800143e:	bf94      	ite	ls
 8001440:	2301      	movls	r3, #1
 8001442:	2300      	movhi	r3, #0
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e0e7      	b.n	800161e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	4a78      	ldr	r2, [pc, #480]	; (8001634 <HAL_I2C_Init+0x280>)
 8001452:	fba2 2303 	umull	r2, r3, r2, r3
 8001456:	0c9b      	lsrs	r3, r3, #18
 8001458:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	430a      	orrs	r2, r1
 800146c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	4a6a      	ldr	r2, [pc, #424]	; (8001628 <HAL_I2C_Init+0x274>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d802      	bhi.n	8001488 <HAL_I2C_Init+0xd4>
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	3301      	adds	r3, #1
 8001486:	e009      	b.n	800149c <HAL_I2C_Init+0xe8>
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	4a69      	ldr	r2, [pc, #420]	; (8001638 <HAL_I2C_Init+0x284>)
 8001494:	fba2 2303 	umull	r2, r3, r2, r3
 8001498:	099b      	lsrs	r3, r3, #6
 800149a:	3301      	adds	r3, #1
 800149c:	687a      	ldr	r2, [r7, #4]
 800149e:	6812      	ldr	r2, [r2, #0]
 80014a0:	430b      	orrs	r3, r1
 80014a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	69db      	ldr	r3, [r3, #28]
 80014aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80014ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	495c      	ldr	r1, [pc, #368]	; (8001628 <HAL_I2C_Init+0x274>)
 80014b8:	428b      	cmp	r3, r1
 80014ba:	d819      	bhi.n	80014f0 <HAL_I2C_Init+0x13c>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	1e59      	subs	r1, r3, #1
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80014ca:	1c59      	adds	r1, r3, #1
 80014cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80014d0:	400b      	ands	r3, r1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00a      	beq.n	80014ec <HAL_I2C_Init+0x138>
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	1e59      	subs	r1, r3, #1
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80014e4:	3301      	adds	r3, #1
 80014e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014ea:	e051      	b.n	8001590 <HAL_I2C_Init+0x1dc>
 80014ec:	2304      	movs	r3, #4
 80014ee:	e04f      	b.n	8001590 <HAL_I2C_Init+0x1dc>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d111      	bne.n	800151c <HAL_I2C_Init+0x168>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	1e58      	subs	r0, r3, #1
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6859      	ldr	r1, [r3, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	440b      	add	r3, r1
 8001506:	fbb0 f3f3 	udiv	r3, r0, r3
 800150a:	3301      	adds	r3, #1
 800150c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001510:	2b00      	cmp	r3, #0
 8001512:	bf0c      	ite	eq
 8001514:	2301      	moveq	r3, #1
 8001516:	2300      	movne	r3, #0
 8001518:	b2db      	uxtb	r3, r3
 800151a:	e012      	b.n	8001542 <HAL_I2C_Init+0x18e>
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	1e58      	subs	r0, r3, #1
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	6859      	ldr	r1, [r3, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	440b      	add	r3, r1
 800152a:	0099      	lsls	r1, r3, #2
 800152c:	440b      	add	r3, r1
 800152e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001532:	3301      	adds	r3, #1
 8001534:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001538:	2b00      	cmp	r3, #0
 800153a:	bf0c      	ite	eq
 800153c:	2301      	moveq	r3, #1
 800153e:	2300      	movne	r3, #0
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <HAL_I2C_Init+0x196>
 8001546:	2301      	movs	r3, #1
 8001548:	e022      	b.n	8001590 <HAL_I2C_Init+0x1dc>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d10e      	bne.n	8001570 <HAL_I2C_Init+0x1bc>
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	1e58      	subs	r0, r3, #1
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	6859      	ldr	r1, [r3, #4]
 800155a:	460b      	mov	r3, r1
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	440b      	add	r3, r1
 8001560:	fbb0 f3f3 	udiv	r3, r0, r3
 8001564:	3301      	adds	r3, #1
 8001566:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800156a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800156e:	e00f      	b.n	8001590 <HAL_I2C_Init+0x1dc>
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	1e58      	subs	r0, r3, #1
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6859      	ldr	r1, [r3, #4]
 8001578:	460b      	mov	r3, r1
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	440b      	add	r3, r1
 800157e:	0099      	lsls	r1, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	fbb0 f3f3 	udiv	r3, r0, r3
 8001586:	3301      	adds	r3, #1
 8001588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800158c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	6809      	ldr	r1, [r1, #0]
 8001594:	4313      	orrs	r3, r2
 8001596:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	69da      	ldr	r2, [r3, #28]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6a1b      	ldr	r3, [r3, #32]
 80015aa:	431a      	orrs	r2, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	430a      	orrs	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80015be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80015c2:	687a      	ldr	r2, [r7, #4]
 80015c4:	6911      	ldr	r1, [r2, #16]
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	68d2      	ldr	r2, [r2, #12]
 80015ca:	4311      	orrs	r1, r2
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	430b      	orrs	r3, r1
 80015d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695a      	ldr	r2, [r3, #20]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	430a      	orrs	r2, r1
 80015ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0201 	orr.w	r2, r2, #1
 80015fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2220      	movs	r2, #32
 800160a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	000186a0 	.word	0x000186a0
 800162c:	001e847f 	.word	0x001e847f
 8001630:	003d08ff 	.word	0x003d08ff
 8001634:	431bde83 	.word	0x431bde83
 8001638:	10624dd3 	.word	0x10624dd3

0800163c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b088      	sub	sp, #32
 8001640:	af02      	add	r7, sp, #8
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	607a      	str	r2, [r7, #4]
 8001646:	461a      	mov	r2, r3
 8001648:	460b      	mov	r3, r1
 800164a:	817b      	strh	r3, [r7, #10]
 800164c:	4613      	mov	r3, r2
 800164e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001650:	f7ff fbe2 	bl	8000e18 <HAL_GetTick>
 8001654:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800165c:	b2db      	uxtb	r3, r3
 800165e:	2b20      	cmp	r3, #32
 8001660:	f040 80e0 	bne.w	8001824 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2319      	movs	r3, #25
 800166a:	2201      	movs	r2, #1
 800166c:	4970      	ldr	r1, [pc, #448]	; (8001830 <HAL_I2C_Master_Transmit+0x1f4>)
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f000 fc58 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800167a:	2302      	movs	r3, #2
 800167c:	e0d3      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001684:	2b01      	cmp	r3, #1
 8001686:	d101      	bne.n	800168c <HAL_I2C_Master_Transmit+0x50>
 8001688:	2302      	movs	r3, #2
 800168a:	e0cc      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2201      	movs	r2, #1
 8001690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d007      	beq.n	80016b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f042 0201 	orr.w	r2, r2, #1
 80016b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2221      	movs	r2, #33	; 0x21
 80016c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	2210      	movs	r2, #16
 80016ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2200      	movs	r2, #0
 80016d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	893a      	ldrh	r2, [r7, #8]
 80016e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4a50      	ldr	r2, [pc, #320]	; (8001834 <HAL_I2C_Master_Transmit+0x1f8>)
 80016f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80016f4:	8979      	ldrh	r1, [r7, #10]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	6a3a      	ldr	r2, [r7, #32]
 80016fa:	68f8      	ldr	r0, [r7, #12]
 80016fc:	f000 fac2 	bl	8001c84 <I2C_MasterRequestWrite>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e08d      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	695b      	ldr	r3, [r3, #20]
 8001714:	613b      	str	r3, [r7, #16]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001720:	e066      	b.n	80017f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	6a39      	ldr	r1, [r7, #32]
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f000 fcd2 	bl	80020d0 <I2C_WaitOnTXEFlagUntilTimeout>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00d      	beq.n	800174e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001736:	2b04      	cmp	r3, #4
 8001738:	d107      	bne.n	800174a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001748:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e06b      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001752:	781a      	ldrb	r2, [r3, #0]
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001768:	b29b      	uxth	r3, r3
 800176a:	3b01      	subs	r3, #1
 800176c:	b29a      	uxth	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001776:	3b01      	subs	r3, #1
 8001778:	b29a      	uxth	r2, r3
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	695b      	ldr	r3, [r3, #20]
 8001784:	f003 0304 	and.w	r3, r3, #4
 8001788:	2b04      	cmp	r3, #4
 800178a:	d11b      	bne.n	80017c4 <HAL_I2C_Master_Transmit+0x188>
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001790:	2b00      	cmp	r3, #0
 8001792:	d017      	beq.n	80017c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001798:	781a      	ldrb	r2, [r3, #0]
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	3b01      	subs	r3, #1
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017bc:	3b01      	subs	r3, #1
 80017be:	b29a      	uxth	r2, r3
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	6a39      	ldr	r1, [r7, #32]
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 fcc2 	bl	8002152 <I2C_WaitOnBTFFlagUntilTimeout>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00d      	beq.n	80017f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d107      	bne.n	80017ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e01a      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d194      	bne.n	8001722 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001806:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2220      	movs	r2, #32
 800180c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2200      	movs	r2, #0
 8001814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	e000      	b.n	8001826 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001824:	2302      	movs	r3, #2
  }
}
 8001826:	4618      	mov	r0, r3
 8001828:	3718      	adds	r7, #24
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	00100002 	.word	0x00100002
 8001834:	ffff0000 	.word	0xffff0000

08001838 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b08c      	sub	sp, #48	; 0x30
 800183c:	af02      	add	r7, sp, #8
 800183e:	60f8      	str	r0, [r7, #12]
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	461a      	mov	r2, r3
 8001844:	460b      	mov	r3, r1
 8001846:	817b      	strh	r3, [r7, #10]
 8001848:	4613      	mov	r3, r2
 800184a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800184c:	f7ff fae4 	bl	8000e18 <HAL_GetTick>
 8001850:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b20      	cmp	r3, #32
 800185c:	f040 820b 	bne.w	8001c76 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	9300      	str	r3, [sp, #0]
 8001864:	2319      	movs	r3, #25
 8001866:	2201      	movs	r2, #1
 8001868:	497c      	ldr	r1, [pc, #496]	; (8001a5c <HAL_I2C_Master_Receive+0x224>)
 800186a:	68f8      	ldr	r0, [r7, #12]
 800186c:	f000 fb5a 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001876:	2302      	movs	r3, #2
 8001878:	e1fe      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001880:	2b01      	cmp	r3, #1
 8001882:	d101      	bne.n	8001888 <HAL_I2C_Master_Receive+0x50>
 8001884:	2302      	movs	r3, #2
 8001886:	e1f7      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b01      	cmp	r3, #1
 800189c:	d007      	beq.n	80018ae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f042 0201 	orr.w	r2, r2, #1
 80018ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80018bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2222      	movs	r2, #34	; 0x22
 80018c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2210      	movs	r2, #16
 80018ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2200      	movs	r2, #0
 80018d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	893a      	ldrh	r2, [r7, #8]
 80018de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018e4:	b29a      	uxth	r2, r3
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	4a5c      	ldr	r2, [pc, #368]	; (8001a60 <HAL_I2C_Master_Receive+0x228>)
 80018ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80018f0:	8979      	ldrh	r1, [r7, #10]
 80018f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f000 fa46 	bl	8001d88 <I2C_MasterRequestRead>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e1b8      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800190a:	2b00      	cmp	r3, #0
 800190c:	d113      	bne.n	8001936 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800190e:	2300      	movs	r3, #0
 8001910:	623b      	str	r3, [r7, #32]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	623b      	str	r3, [r7, #32]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	623b      	str	r3, [r7, #32]
 8001922:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e18c      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800193a:	2b01      	cmp	r3, #1
 800193c:	d11b      	bne.n	8001976 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800194c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	695b      	ldr	r3, [r3, #20]
 8001958:	61fb      	str	r3, [r7, #28]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	699b      	ldr	r3, [r3, #24]
 8001960:	61fb      	str	r3, [r7, #28]
 8001962:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	e16c      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197a:	2b02      	cmp	r3, #2
 800197c:	d11b      	bne.n	80019b6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800198c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800199c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800199e:	2300      	movs	r3, #0
 80019a0:	61bb      	str	r3, [r7, #24]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	695b      	ldr	r3, [r3, #20]
 80019a8:	61bb      	str	r3, [r7, #24]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	61bb      	str	r3, [r7, #24]
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	e14c      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80019c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	695b      	ldr	r3, [r3, #20]
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	617b      	str	r3, [r7, #20]
 80019da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80019dc:	e138      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019e2:	2b03      	cmp	r3, #3
 80019e4:	f200 80f1 	bhi.w	8001bca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ec:	2b01      	cmp	r3, #1
 80019ee:	d123      	bne.n	8001a38 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80019f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80019f4:	68f8      	ldr	r0, [r7, #12]
 80019f6:	f000 fbed 	bl	80021d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e139      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	691a      	ldr	r2, [r3, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a16:	1c5a      	adds	r2, r3, #1
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a20:	3b01      	subs	r3, #1
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a2c:	b29b      	uxth	r3, r3
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a36:	e10b      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d14e      	bne.n	8001ade <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a46:	2200      	movs	r2, #0
 8001a48:	4906      	ldr	r1, [pc, #24]	; (8001a64 <HAL_I2C_Master_Receive+0x22c>)
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f000 fa6a 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d008      	beq.n	8001a68 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e10e      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
 8001a5a:	bf00      	nop
 8001a5c:	00100002 	.word	0x00100002
 8001a60:	ffff0000 	.word	0xffff0000
 8001a64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001a76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	691a      	ldr	r2, [r3, #16]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a82:	b2d2      	uxtb	r2, r2
 8001a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	1c5a      	adds	r2, r3, #1
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a94:	3b01      	subs	r3, #1
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	691a      	ldr	r2, [r3, #16]
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab4:	b2d2      	uxtb	r2, r2
 8001ab6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abc:	1c5a      	adds	r2, r3, #1
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	b29a      	uxth	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001adc:	e0b8      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	4966      	ldr	r1, [pc, #408]	; (8001c80 <HAL_I2C_Master_Receive+0x448>)
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 fa1b 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0bf      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	691a      	ldr	r2, [r3, #16]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b24:	3b01      	subs	r3, #1
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	3b01      	subs	r3, #1
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b40:	2200      	movs	r2, #0
 8001b42:	494f      	ldr	r1, [pc, #316]	; (8001c80 <HAL_I2C_Master_Receive+0x448>)
 8001b44:	68f8      	ldr	r0, [r7, #12]
 8001b46:	f000 f9ed 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	e091      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	691a      	ldr	r2, [r3, #16]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b80:	3b01      	subs	r3, #1
 8001b82:	b29a      	uxth	r2, r3
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	691a      	ldr	r2, [r3, #16]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	b2d2      	uxtb	r2, r2
 8001ba2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001bc8:	e042      	b.n	8001c50 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bcc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001bce:	68f8      	ldr	r0, [r7, #12]
 8001bd0:	f000 fb00 	bl	80021d4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e04c      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf0:	1c5a      	adds	r2, r3, #1
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3b01      	subs	r3, #1
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	f003 0304 	and.w	r3, r3, #4
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d118      	bne.n	8001c50 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	691a      	ldr	r2, [r3, #16]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c28:	b2d2      	uxtb	r2, r2
 8001c2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c30:	1c5a      	adds	r2, r3, #1
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	b29a      	uxth	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f47f aec2 	bne.w	80019de <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2220      	movs	r2, #32
 8001c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001c76:	2302      	movs	r3, #2
  }
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3728      	adds	r7, #40	; 0x28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	00010004 	.word	0x00010004

08001c84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b088      	sub	sp, #32
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	607a      	str	r2, [r7, #4]
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	460b      	mov	r3, r1
 8001c92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	d006      	beq.n	8001cae <I2C_MasterRequestWrite+0x2a>
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d003      	beq.n	8001cae <I2C_MasterRequestWrite+0x2a>
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001cac:	d108      	bne.n	8001cc0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	e00b      	b.n	8001cd8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc4:	2b12      	cmp	r3, #18
 8001cc6:	d107      	bne.n	8001cd8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cd6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f000 f91d 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d00d      	beq.n	8001d0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cfe:	d103      	bne.n	8001d08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e035      	b.n	8001d78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d14:	d108      	bne.n	8001d28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d16:	897b      	ldrh	r3, [r7, #10]
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001d24:	611a      	str	r2, [r3, #16]
 8001d26:	e01b      	b.n	8001d60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001d28:	897b      	ldrh	r3, [r7, #10]
 8001d2a:	11db      	asrs	r3, r3, #7
 8001d2c:	b2db      	uxtb	r3, r3
 8001d2e:	f003 0306 	and.w	r3, r3, #6
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	f063 030f 	orn	r3, r3, #15
 8001d38:	b2da      	uxtb	r2, r3
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	490e      	ldr	r1, [pc, #56]	; (8001d80 <I2C_MasterRequestWrite+0xfc>)
 8001d46:	68f8      	ldr	r0, [r7, #12]
 8001d48:	f000 f943 	bl	8001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e010      	b.n	8001d78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001d56:	897b      	ldrh	r3, [r7, #10]
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	687a      	ldr	r2, [r7, #4]
 8001d64:	4907      	ldr	r1, [pc, #28]	; (8001d84 <I2C_MasterRequestWrite+0x100>)
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f933 	bl	8001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	00010008 	.word	0x00010008
 8001d84:	00010002 	.word	0x00010002

08001d88 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b088      	sub	sp, #32
 8001d8c:	af02      	add	r7, sp, #8
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	460b      	mov	r3, r1
 8001d96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001dac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d006      	beq.n	8001dc2 <I2C_MasterRequestRead+0x3a>
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d003      	beq.n	8001dc2 <I2C_MasterRequestRead+0x3a>
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001dc0:	d108      	bne.n	8001dd4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	e00b      	b.n	8001dec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd8:	2b11      	cmp	r3, #17
 8001dda:	d107      	bne.n	8001dec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001dea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2200      	movs	r2, #0
 8001df4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001df8:	68f8      	ldr	r0, [r7, #12]
 8001dfa:	f000 f893 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d00d      	beq.n	8001e20 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e12:	d103      	bne.n	8001e1c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e079      	b.n	8001f14 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e28:	d108      	bne.n	8001e3c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001e2a:	897b      	ldrh	r3, [r7, #10]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	b2da      	uxtb	r2, r3
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	611a      	str	r2, [r3, #16]
 8001e3a:	e05f      	b.n	8001efc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001e3c:	897b      	ldrh	r3, [r7, #10]
 8001e3e:	11db      	asrs	r3, r3, #7
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	f003 0306 	and.w	r3, r3, #6
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	f063 030f 	orn	r3, r3, #15
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	687a      	ldr	r2, [r7, #4]
 8001e58:	4930      	ldr	r1, [pc, #192]	; (8001f1c <I2C_MasterRequestRead+0x194>)
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 f8b9 	bl	8001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e054      	b.n	8001f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001e6a:	897b      	ldrh	r3, [r7, #10]
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	4929      	ldr	r1, [pc, #164]	; (8001f20 <I2C_MasterRequestRead+0x198>)
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f000 f8a9 	bl	8001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e044      	b.n	8001f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	695b      	ldr	r3, [r3, #20]
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001eae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	f000 f831 	bl	8001f24 <I2C_WaitOnFlagUntilTimeout>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00d      	beq.n	8001ee4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ed6:	d103      	bne.n	8001ee0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ede:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e017      	b.n	8001f14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001ee4:	897b      	ldrh	r3, [r7, #10]
 8001ee6:	11db      	asrs	r3, r3, #7
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	f003 0306 	and.w	r3, r3, #6
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	f063 030e 	orn	r3, r3, #14
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4907      	ldr	r1, [pc, #28]	; (8001f20 <I2C_MasterRequestRead+0x198>)
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 f865 	bl	8001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e000      	b.n	8001f14 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001f12:	2300      	movs	r3, #0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	00010008 	.word	0x00010008
 8001f20:	00010002 	.word	0x00010002

08001f24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	603b      	str	r3, [r7, #0]
 8001f30:	4613      	mov	r3, r2
 8001f32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f34:	e025      	b.n	8001f82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f3c:	d021      	beq.n	8001f82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f3e:	f7fe ff6b 	bl	8000e18 <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d302      	bcc.n	8001f54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d116      	bne.n	8001f82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	2200      	movs	r2, #0
 8001f58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2220      	movs	r2, #32
 8001f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	f043 0220 	orr.w	r2, r3, #32
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f7e:	2301      	movs	r3, #1
 8001f80:	e023      	b.n	8001fca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	0c1b      	lsrs	r3, r3, #16
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d10d      	bne.n	8001fa8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	43da      	mvns	r2, r3
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	4013      	ands	r3, r2
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	bf0c      	ite	eq
 8001f9e:	2301      	moveq	r3, #1
 8001fa0:	2300      	movne	r3, #0
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	e00c      	b.n	8001fc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	bf0c      	ite	eq
 8001fba:	2301      	moveq	r3, #1
 8001fbc:	2300      	movne	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	d0b6      	beq.n	8001f36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3710      	adds	r7, #16
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b084      	sub	sp, #16
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	60f8      	str	r0, [r7, #12]
 8001fda:	60b9      	str	r1, [r7, #8]
 8001fdc:	607a      	str	r2, [r7, #4]
 8001fde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001fe0:	e051      	b.n	8002086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ff0:	d123      	bne.n	800203a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002000:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800200a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2200      	movs	r2, #0
 8002010:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2220      	movs	r2, #32
 8002016:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f043 0204 	orr.w	r2, r3, #4
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	2200      	movs	r2, #0
 8002032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e046      	b.n	80020c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002040:	d021      	beq.n	8002086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002042:	f7fe fee9 	bl	8000e18 <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	429a      	cmp	r2, r3
 8002050:	d302      	bcc.n	8002058 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d116      	bne.n	8002086 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	2220      	movs	r2, #32
 8002062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f043 0220 	orr.w	r2, r3, #32
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e020      	b.n	80020c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	0c1b      	lsrs	r3, r3, #16
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b01      	cmp	r3, #1
 800208e:	d10c      	bne.n	80020aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	43da      	mvns	r2, r3
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	4013      	ands	r3, r2
 800209c:	b29b      	uxth	r3, r3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	bf14      	ite	ne
 80020a2:	2301      	movne	r3, #1
 80020a4:	2300      	moveq	r3, #0
 80020a6:	b2db      	uxtb	r3, r3
 80020a8:	e00b      	b.n	80020c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	43da      	mvns	r2, r3
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	4013      	ands	r3, r2
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	bf14      	ite	ne
 80020bc:	2301      	movne	r3, #1
 80020be:	2300      	moveq	r3, #0
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d18d      	bne.n	8001fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80020c6:	2300      	movs	r3, #0
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020dc:	e02d      	b.n	800213a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80020de:	68f8      	ldr	r0, [r7, #12]
 80020e0:	f000 f8ce 	bl	8002280 <I2C_IsAcknowledgeFailed>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e02d      	b.n	800214a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020f4:	d021      	beq.n	800213a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020f6:	f7fe fe8f 	bl	8000e18 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	429a      	cmp	r2, r3
 8002104:	d302      	bcc.n	800210c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d116      	bne.n	800213a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f043 0220 	orr.w	r2, r3, #32
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	e007      	b.n	800214a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002144:	2b80      	cmp	r3, #128	; 0x80
 8002146:	d1ca      	bne.n	80020de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b084      	sub	sp, #16
 8002156:	af00      	add	r7, sp, #0
 8002158:	60f8      	str	r0, [r7, #12]
 800215a:	60b9      	str	r1, [r7, #8]
 800215c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800215e:	e02d      	b.n	80021bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 f88d 	bl	8002280 <I2C_IsAcknowledgeFailed>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e02d      	b.n	80021cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002176:	d021      	beq.n	80021bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002178:	f7fe fe4e 	bl	8000e18 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	68ba      	ldr	r2, [r7, #8]
 8002184:	429a      	cmp	r2, r3
 8002186:	d302      	bcc.n	800218e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d116      	bne.n	80021bc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2220      	movs	r2, #32
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a8:	f043 0220 	orr.w	r2, r3, #32
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	e007      	b.n	80021cc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	695b      	ldr	r3, [r3, #20]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d1ca      	bne.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3710      	adds	r7, #16
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80021e0:	e042      	b.n	8002268 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	695b      	ldr	r3, [r3, #20]
 80021e8:	f003 0310 	and.w	r3, r3, #16
 80021ec:	2b10      	cmp	r3, #16
 80021ee:	d119      	bne.n	8002224 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f06f 0210 	mvn.w	r2, #16
 80021f8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2220      	movs	r2, #32
 8002204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2200      	movs	r2, #0
 800220c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e029      	b.n	8002278 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002224:	f7fe fdf8 	bl	8000e18 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	429a      	cmp	r2, r3
 8002232:	d302      	bcc.n	800223a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d116      	bne.n	8002268 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2200      	movs	r2, #0
 800223e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2220      	movs	r2, #32
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002254:	f043 0220 	orr.w	r2, r3, #32
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e007      	b.n	8002278 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002272:	2b40      	cmp	r3, #64	; 0x40
 8002274:	d1b5      	bne.n	80021e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002276:	2300      	movs	r3, #0
}
 8002278:	4618      	mov	r0, r3
 800227a:	3710      	adds	r7, #16
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002296:	d11b      	bne.n	80022d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80022a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2200      	movs	r2, #0
 80022a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2220      	movs	r2, #32
 80022ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	f043 0204 	orr.w	r2, r3, #4
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e000      	b.n	80022d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e267      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d075      	beq.n	80023ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80022fe:	4b88      	ldr	r3, [pc, #544]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b04      	cmp	r3, #4
 8002308:	d00c      	beq.n	8002324 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800230a:	4b85      	ldr	r3, [pc, #532]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002312:	2b08      	cmp	r3, #8
 8002314:	d112      	bne.n	800233c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002316:	4b82      	ldr	r3, [pc, #520]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800231e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002322:	d10b      	bne.n	800233c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002324:	4b7e      	ldr	r3, [pc, #504]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232c:	2b00      	cmp	r3, #0
 800232e:	d05b      	beq.n	80023e8 <HAL_RCC_OscConfig+0x108>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d157      	bne.n	80023e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e242      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002344:	d106      	bne.n	8002354 <HAL_RCC_OscConfig+0x74>
 8002346:	4b76      	ldr	r3, [pc, #472]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a75      	ldr	r2, [pc, #468]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800234c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002350:	6013      	str	r3, [r2, #0]
 8002352:	e01d      	b.n	8002390 <HAL_RCC_OscConfig+0xb0>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800235c:	d10c      	bne.n	8002378 <HAL_RCC_OscConfig+0x98>
 800235e:	4b70      	ldr	r3, [pc, #448]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a6f      	ldr	r2, [pc, #444]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002364:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	4b6d      	ldr	r3, [pc, #436]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a6c      	ldr	r2, [pc, #432]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	e00b      	b.n	8002390 <HAL_RCC_OscConfig+0xb0>
 8002378:	4b69      	ldr	r3, [pc, #420]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a68      	ldr	r2, [pc, #416]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800237e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002382:	6013      	str	r3, [r2, #0]
 8002384:	4b66      	ldr	r3, [pc, #408]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a65      	ldr	r2, [pc, #404]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800238a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800238e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d013      	beq.n	80023c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002398:	f7fe fd3e 	bl	8000e18 <HAL_GetTick>
 800239c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023a0:	f7fe fd3a 	bl	8000e18 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b64      	cmp	r3, #100	; 0x64
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e207      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b2:	4b5b      	ldr	r3, [pc, #364]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0f0      	beq.n	80023a0 <HAL_RCC_OscConfig+0xc0>
 80023be:	e014      	b.n	80023ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c0:	f7fe fd2a 	bl	8000e18 <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c8:	f7fe fd26 	bl	8000e18 <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b64      	cmp	r3, #100	; 0x64
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e1f3      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023da:	4b51      	ldr	r3, [pc, #324]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d1f0      	bne.n	80023c8 <HAL_RCC_OscConfig+0xe8>
 80023e6:	e000      	b.n	80023ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d063      	beq.n	80024be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80023f6:	4b4a      	ldr	r3, [pc, #296]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 030c 	and.w	r3, r3, #12
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d00b      	beq.n	800241a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002402:	4b47      	ldr	r3, [pc, #284]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800240a:	2b08      	cmp	r3, #8
 800240c:	d11c      	bne.n	8002448 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800240e:	4b44      	ldr	r3, [pc, #272]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d116      	bne.n	8002448 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241a:	4b41      	ldr	r3, [pc, #260]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <HAL_RCC_OscConfig+0x152>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d001      	beq.n	8002432 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800242e:	2301      	movs	r3, #1
 8002430:	e1c7      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002432:	4b3b      	ldr	r3, [pc, #236]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4937      	ldr	r1, [pc, #220]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002442:	4313      	orrs	r3, r2
 8002444:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002446:	e03a      	b.n	80024be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d020      	beq.n	8002492 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002450:	4b34      	ldr	r3, [pc, #208]	; (8002524 <HAL_RCC_OscConfig+0x244>)
 8002452:	2201      	movs	r2, #1
 8002454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002456:	f7fe fcdf 	bl	8000e18 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800245e:	f7fe fcdb 	bl	8000e18 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e1a8      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002470:	4b2b      	ldr	r3, [pc, #172]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0302 	and.w	r3, r3, #2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d0f0      	beq.n	800245e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800247c:	4b28      	ldr	r3, [pc, #160]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	00db      	lsls	r3, r3, #3
 800248a:	4925      	ldr	r1, [pc, #148]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
 8002490:	e015      	b.n	80024be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002492:	4b24      	ldr	r3, [pc, #144]	; (8002524 <HAL_RCC_OscConfig+0x244>)
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7fe fcbe 	bl	8000e18 <HAL_GetTick>
 800249c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a0:	f7fe fcba 	bl	8000e18 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e187      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d1f0      	bne.n	80024a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d036      	beq.n	8002538 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d016      	beq.n	8002500 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024d2:	4b15      	ldr	r3, [pc, #84]	; (8002528 <HAL_RCC_OscConfig+0x248>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d8:	f7fe fc9e 	bl	8000e18 <HAL_GetTick>
 80024dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024de:	e008      	b.n	80024f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024e0:	f7fe fc9a 	bl	8000e18 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d901      	bls.n	80024f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	e167      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <HAL_RCC_OscConfig+0x240>)
 80024f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d0f0      	beq.n	80024e0 <HAL_RCC_OscConfig+0x200>
 80024fe:	e01b      	b.n	8002538 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <HAL_RCC_OscConfig+0x248>)
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002506:	f7fe fc87 	bl	8000e18 <HAL_GetTick>
 800250a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800250c:	e00e      	b.n	800252c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800250e:	f7fe fc83 	bl	8000e18 <HAL_GetTick>
 8002512:	4602      	mov	r2, r0
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d907      	bls.n	800252c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e150      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
 8002520:	40023800 	.word	0x40023800
 8002524:	42470000 	.word	0x42470000
 8002528:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800252c:	4b88      	ldr	r3, [pc, #544]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800252e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1ea      	bne.n	800250e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0304 	and.w	r3, r3, #4
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 8097 	beq.w	8002674 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002546:	2300      	movs	r3, #0
 8002548:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254a:	4b81      	ldr	r3, [pc, #516]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10f      	bne.n	8002576 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002556:	2300      	movs	r3, #0
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	4b7d      	ldr	r3, [pc, #500]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800255c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255e:	4a7c      	ldr	r2, [pc, #496]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002564:	6413      	str	r3, [r2, #64]	; 0x40
 8002566:	4b7a      	ldr	r3, [pc, #488]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	60bb      	str	r3, [r7, #8]
 8002570:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002572:	2301      	movs	r3, #1
 8002574:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002576:	4b77      	ldr	r3, [pc, #476]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257e:	2b00      	cmp	r3, #0
 8002580:	d118      	bne.n	80025b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002582:	4b74      	ldr	r3, [pc, #464]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a73      	ldr	r2, [pc, #460]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 8002588:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800258c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800258e:	f7fe fc43 	bl	8000e18 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002596:	f7fe fc3f 	bl	8000e18 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e10c      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a8:	4b6a      	ldr	r3, [pc, #424]	; (8002754 <HAL_RCC_OscConfig+0x474>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d106      	bne.n	80025ca <HAL_RCC_OscConfig+0x2ea>
 80025bc:	4b64      	ldr	r3, [pc, #400]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c0:	4a63      	ldr	r2, [pc, #396]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025c2:	f043 0301 	orr.w	r3, r3, #1
 80025c6:	6713      	str	r3, [r2, #112]	; 0x70
 80025c8:	e01c      	b.n	8002604 <HAL_RCC_OscConfig+0x324>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	2b05      	cmp	r3, #5
 80025d0:	d10c      	bne.n	80025ec <HAL_RCC_OscConfig+0x30c>
 80025d2:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d6:	4a5e      	ldr	r2, [pc, #376]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025d8:	f043 0304 	orr.w	r3, r3, #4
 80025dc:	6713      	str	r3, [r2, #112]	; 0x70
 80025de:	4b5c      	ldr	r3, [pc, #368]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e2:	4a5b      	ldr	r2, [pc, #364]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025e4:	f043 0301 	orr.w	r3, r3, #1
 80025e8:	6713      	str	r3, [r2, #112]	; 0x70
 80025ea:	e00b      	b.n	8002604 <HAL_RCC_OscConfig+0x324>
 80025ec:	4b58      	ldr	r3, [pc, #352]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f0:	4a57      	ldr	r2, [pc, #348]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025f2:	f023 0301 	bic.w	r3, r3, #1
 80025f6:	6713      	str	r3, [r2, #112]	; 0x70
 80025f8:	4b55      	ldr	r3, [pc, #340]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	4a54      	ldr	r2, [pc, #336]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80025fe:	f023 0304 	bic.w	r3, r3, #4
 8002602:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d015      	beq.n	8002638 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800260c:	f7fe fc04 	bl	8000e18 <HAL_GetTick>
 8002610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002612:	e00a      	b.n	800262a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002614:	f7fe fc00 	bl	8000e18 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002622:	4293      	cmp	r3, r2
 8002624:	d901      	bls.n	800262a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e0cb      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262a:	4b49      	ldr	r3, [pc, #292]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0ee      	beq.n	8002614 <HAL_RCC_OscConfig+0x334>
 8002636:	e014      	b.n	8002662 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002638:	f7fe fbee 	bl	8000e18 <HAL_GetTick>
 800263c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800263e:	e00a      	b.n	8002656 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002640:	f7fe fbea 	bl	8000e18 <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	f241 3288 	movw	r2, #5000	; 0x1388
 800264e:	4293      	cmp	r3, r2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e0b5      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002656:	4b3e      	ldr	r3, [pc, #248]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1ee      	bne.n	8002640 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002662:	7dfb      	ldrb	r3, [r7, #23]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d105      	bne.n	8002674 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002668:	4b39      	ldr	r3, [pc, #228]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800266a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266c:	4a38      	ldr	r2, [pc, #224]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800266e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002672:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	2b00      	cmp	r3, #0
 800267a:	f000 80a1 	beq.w	80027c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800267e:	4b34      	ldr	r3, [pc, #208]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	2b08      	cmp	r3, #8
 8002688:	d05c      	beq.n	8002744 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d141      	bne.n	8002716 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002692:	4b31      	ldr	r3, [pc, #196]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7fe fbbe 	bl	8000e18 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026a0:	f7fe fbba 	bl	8000e18 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e087      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b2:	4b27      	ldr	r3, [pc, #156]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69da      	ldr	r2, [r3, #28]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026cc:	019b      	lsls	r3, r3, #6
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	085b      	lsrs	r3, r3, #1
 80026d6:	3b01      	subs	r3, #1
 80026d8:	041b      	lsls	r3, r3, #16
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	491b      	ldr	r1, [pc, #108]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e8:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 80026ea:	2201      	movs	r2, #1
 80026ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ee:	f7fe fb93 	bl	8000e18 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026f6:	f7fe fb8f 	bl	8000e18 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e05c      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002708:	4b11      	ldr	r3, [pc, #68]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d0f0      	beq.n	80026f6 <HAL_RCC_OscConfig+0x416>
 8002714:	e054      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_RCC_OscConfig+0x478>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800271c:	f7fe fb7c 	bl	8000e18 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002724:	f7fe fb78 	bl	8000e18 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e045      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_RCC_OscConfig+0x470>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x444>
 8002742:	e03d      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e038      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
 8002750:	40023800 	.word	0x40023800
 8002754:	40007000 	.word	0x40007000
 8002758:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800275c:	4b1b      	ldr	r3, [pc, #108]	; (80027cc <HAL_RCC_OscConfig+0x4ec>)
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d028      	beq.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002774:	429a      	cmp	r2, r3
 8002776:	d121      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002782:	429a      	cmp	r2, r3
 8002784:	d11a      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002786:	68fa      	ldr	r2, [r7, #12]
 8002788:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800278c:	4013      	ands	r3, r2
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002792:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002794:	4293      	cmp	r3, r2
 8002796:	d111      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a2:	085b      	lsrs	r3, r3, #1
 80027a4:	3b01      	subs	r3, #1
 80027a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d001      	beq.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40023800 	.word	0x40023800

080027d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d101      	bne.n	80027e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e0cc      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027e4:	4b68      	ldr	r3, [pc, #416]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d90c      	bls.n	800280c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b65      	ldr	r3, [pc, #404]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027f4:	683a      	ldr	r2, [r7, #0]
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fa:	4b63      	ldr	r3, [pc, #396]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	429a      	cmp	r2, r3
 8002806:	d001      	beq.n	800280c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0b8      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d020      	beq.n	800285a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002824:	4b59      	ldr	r3, [pc, #356]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	4a58      	ldr	r2, [pc, #352]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800282e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0308 	and.w	r3, r3, #8
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800283c:	4b53      	ldr	r3, [pc, #332]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a52      	ldr	r2, [pc, #328]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002846:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002848:	4b50      	ldr	r3, [pc, #320]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	494d      	ldr	r1, [pc, #308]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	4313      	orrs	r3, r2
 8002858:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b00      	cmp	r3, #0
 8002864:	d044      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d107      	bne.n	800287e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286e:	4b47      	ldr	r3, [pc, #284]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d119      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e07f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b02      	cmp	r3, #2
 8002884:	d003      	beq.n	800288e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288a:	2b03      	cmp	r3, #3
 800288c:	d107      	bne.n	800289e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800288e:	4b3f      	ldr	r3, [pc, #252]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d109      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e06f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e067      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ae:	4b37      	ldr	r3, [pc, #220]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f023 0203 	bic.w	r2, r3, #3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	4934      	ldr	r1, [pc, #208]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028bc:	4313      	orrs	r3, r2
 80028be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c0:	f7fe faaa 	bl	8000e18 <HAL_GetTick>
 80028c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028c6:	e00a      	b.n	80028de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028c8:	f7fe faa6 	bl	8000e18 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d901      	bls.n	80028de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e04f      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 020c 	and.w	r2, r3, #12
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d1eb      	bne.n	80028c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028f0:	4b25      	ldr	r3, [pc, #148]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	683a      	ldr	r2, [r7, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d20c      	bcs.n	8002918 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028fe:	4b22      	ldr	r3, [pc, #136]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002900:	683a      	ldr	r2, [r7, #0]
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002906:	4b20      	ldr	r3, [pc, #128]	; (8002988 <HAL_RCC_ClockConfig+0x1b8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0307 	and.w	r3, r3, #7
 800290e:	683a      	ldr	r2, [r7, #0]
 8002910:	429a      	cmp	r2, r3
 8002912:	d001      	beq.n	8002918 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e032      	b.n	800297e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 0304 	and.w	r3, r3, #4
 8002920:	2b00      	cmp	r3, #0
 8002922:	d008      	beq.n	8002936 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002924:	4b19      	ldr	r3, [pc, #100]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4916      	ldr	r1, [pc, #88]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002932:	4313      	orrs	r3, r2
 8002934:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0308 	and.w	r3, r3, #8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d009      	beq.n	8002956 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	691b      	ldr	r3, [r3, #16]
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	490e      	ldr	r1, [pc, #56]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 8002952:	4313      	orrs	r3, r2
 8002954:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002956:	f000 f821 	bl	800299c <HAL_RCC_GetSysClockFreq>
 800295a:	4602      	mov	r2, r0
 800295c:	4b0b      	ldr	r3, [pc, #44]	; (800298c <HAL_RCC_ClockConfig+0x1bc>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 030f 	and.w	r3, r3, #15
 8002966:	490a      	ldr	r1, [pc, #40]	; (8002990 <HAL_RCC_ClockConfig+0x1c0>)
 8002968:	5ccb      	ldrb	r3, [r1, r3]
 800296a:	fa22 f303 	lsr.w	r3, r2, r3
 800296e:	4a09      	ldr	r2, [pc, #36]	; (8002994 <HAL_RCC_ClockConfig+0x1c4>)
 8002970:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002972:	4b09      	ldr	r3, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c8>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe fa0a 	bl	8000d90 <HAL_InitTick>

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00
 800298c:	40023800 	.word	0x40023800
 8002990:	08004344 	.word	0x08004344
 8002994:	20000014 	.word	0x20000014
 8002998:	20000018 	.word	0x20000018

0800299c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800299c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a0:	b094      	sub	sp, #80	; 0x50
 80029a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	647b      	str	r3, [r7, #68]	; 0x44
 80029a8:	2300      	movs	r3, #0
 80029aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80029ac:	2300      	movs	r3, #0
 80029ae:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b4:	4b79      	ldr	r3, [pc, #484]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	2b08      	cmp	r3, #8
 80029be:	d00d      	beq.n	80029dc <HAL_RCC_GetSysClockFreq+0x40>
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	f200 80e1 	bhi.w	8002b88 <HAL_RCC_GetSysClockFreq+0x1ec>
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d002      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x34>
 80029ca:	2b04      	cmp	r3, #4
 80029cc:	d003      	beq.n	80029d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80029ce:	e0db      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029d0:	4b73      	ldr	r3, [pc, #460]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 80029d2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80029d4:	e0db      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029d6:	4b73      	ldr	r3, [pc, #460]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x208>)
 80029d8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029da:	e0d8      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029dc:	4b6f      	ldr	r3, [pc, #444]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029e6:	4b6d      	ldr	r3, [pc, #436]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d063      	beq.n	8002aba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f2:	4b6a      	ldr	r3, [pc, #424]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	099b      	lsrs	r3, r3, #6
 80029f8:	2200      	movs	r2, #0
 80029fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80029fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80029fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a04:	633b      	str	r3, [r7, #48]	; 0x30
 8002a06:	2300      	movs	r3, #0
 8002a08:	637b      	str	r3, [r7, #52]	; 0x34
 8002a0a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002a0e:	4622      	mov	r2, r4
 8002a10:	462b      	mov	r3, r5
 8002a12:	f04f 0000 	mov.w	r0, #0
 8002a16:	f04f 0100 	mov.w	r1, #0
 8002a1a:	0159      	lsls	r1, r3, #5
 8002a1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a20:	0150      	lsls	r0, r2, #5
 8002a22:	4602      	mov	r2, r0
 8002a24:	460b      	mov	r3, r1
 8002a26:	4621      	mov	r1, r4
 8002a28:	1a51      	subs	r1, r2, r1
 8002a2a:	6139      	str	r1, [r7, #16]
 8002a2c:	4629      	mov	r1, r5
 8002a2e:	eb63 0301 	sbc.w	r3, r3, r1
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a40:	4659      	mov	r1, fp
 8002a42:	018b      	lsls	r3, r1, #6
 8002a44:	4651      	mov	r1, sl
 8002a46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a4a:	4651      	mov	r1, sl
 8002a4c:	018a      	lsls	r2, r1, #6
 8002a4e:	4651      	mov	r1, sl
 8002a50:	ebb2 0801 	subs.w	r8, r2, r1
 8002a54:	4659      	mov	r1, fp
 8002a56:	eb63 0901 	sbc.w	r9, r3, r1
 8002a5a:	f04f 0200 	mov.w	r2, #0
 8002a5e:	f04f 0300 	mov.w	r3, #0
 8002a62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a6e:	4690      	mov	r8, r2
 8002a70:	4699      	mov	r9, r3
 8002a72:	4623      	mov	r3, r4
 8002a74:	eb18 0303 	adds.w	r3, r8, r3
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	462b      	mov	r3, r5
 8002a7c:	eb49 0303 	adc.w	r3, r9, r3
 8002a80:	60fb      	str	r3, [r7, #12]
 8002a82:	f04f 0200 	mov.w	r2, #0
 8002a86:	f04f 0300 	mov.w	r3, #0
 8002a8a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a8e:	4629      	mov	r1, r5
 8002a90:	024b      	lsls	r3, r1, #9
 8002a92:	4621      	mov	r1, r4
 8002a94:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a98:	4621      	mov	r1, r4
 8002a9a:	024a      	lsls	r2, r1, #9
 8002a9c:	4610      	mov	r0, r2
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aa8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002aac:	f7fd fbe8 	bl	8000280 <__aeabi_uldivmod>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ab8:	e058      	b.n	8002b6c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aba:	4b38      	ldr	r3, [pc, #224]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	099b      	lsrs	r3, r3, #6
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002aca:	623b      	str	r3, [r7, #32]
 8002acc:	2300      	movs	r3, #0
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	f04f 0000 	mov.w	r0, #0
 8002adc:	f04f 0100 	mov.w	r1, #0
 8002ae0:	0159      	lsls	r1, r3, #5
 8002ae2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ae6:	0150      	lsls	r0, r2, #5
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	4641      	mov	r1, r8
 8002aee:	ebb2 0a01 	subs.w	sl, r2, r1
 8002af2:	4649      	mov	r1, r9
 8002af4:	eb63 0b01 	sbc.w	fp, r3, r1
 8002af8:	f04f 0200 	mov.w	r2, #0
 8002afc:	f04f 0300 	mov.w	r3, #0
 8002b00:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b04:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b08:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b0c:	ebb2 040a 	subs.w	r4, r2, sl
 8002b10:	eb63 050b 	sbc.w	r5, r3, fp
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 0300 	mov.w	r3, #0
 8002b1c:	00eb      	lsls	r3, r5, #3
 8002b1e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b22:	00e2      	lsls	r2, r4, #3
 8002b24:	4614      	mov	r4, r2
 8002b26:	461d      	mov	r5, r3
 8002b28:	4643      	mov	r3, r8
 8002b2a:	18e3      	adds	r3, r4, r3
 8002b2c:	603b      	str	r3, [r7, #0]
 8002b2e:	464b      	mov	r3, r9
 8002b30:	eb45 0303 	adc.w	r3, r5, r3
 8002b34:	607b      	str	r3, [r7, #4]
 8002b36:	f04f 0200 	mov.w	r2, #0
 8002b3a:	f04f 0300 	mov.w	r3, #0
 8002b3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b42:	4629      	mov	r1, r5
 8002b44:	028b      	lsls	r3, r1, #10
 8002b46:	4621      	mov	r1, r4
 8002b48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b4c:	4621      	mov	r1, r4
 8002b4e:	028a      	lsls	r2, r1, #10
 8002b50:	4610      	mov	r0, r2
 8002b52:	4619      	mov	r1, r3
 8002b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b56:	2200      	movs	r2, #0
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	61fa      	str	r2, [r7, #28]
 8002b5c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b60:	f7fd fb8e 	bl	8000280 <__aeabi_uldivmod>
 8002b64:	4602      	mov	r2, r0
 8002b66:	460b      	mov	r3, r1
 8002b68:	4613      	mov	r3, r2
 8002b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b6c:	4b0b      	ldr	r3, [pc, #44]	; (8002b9c <HAL_RCC_GetSysClockFreq+0x200>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	0c1b      	lsrs	r3, r3, #16
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	3301      	adds	r3, #1
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002b7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b84:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b86:	e002      	b.n	8002b8e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b88:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3750      	adds	r7, #80	; 0x50
 8002b94:	46bd      	mov	sp, r7
 8002b96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	00f42400 	.word	0x00f42400
 8002ba4:	007a1200 	.word	0x007a1200

08002ba8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bac:	4b03      	ldr	r3, [pc, #12]	; (8002bbc <HAL_RCC_GetHCLKFreq+0x14>)
 8002bae:	681b      	ldr	r3, [r3, #0]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	20000014 	.word	0x20000014

08002bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bc4:	f7ff fff0 	bl	8002ba8 <HAL_RCC_GetHCLKFreq>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	0a9b      	lsrs	r3, r3, #10
 8002bd0:	f003 0307 	and.w	r3, r3, #7
 8002bd4:	4903      	ldr	r1, [pc, #12]	; (8002be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bd6:	5ccb      	ldrb	r3, [r1, r3]
 8002bd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40023800 	.word	0x40023800
 8002be4:	08004354 	.word	0x08004354

08002be8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002bec:	f7ff ffdc 	bl	8002ba8 <HAL_RCC_GetHCLKFreq>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	4b05      	ldr	r3, [pc, #20]	; (8002c08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	0b5b      	lsrs	r3, r3, #13
 8002bf8:	f003 0307 	and.w	r3, r3, #7
 8002bfc:	4903      	ldr	r1, [pc, #12]	; (8002c0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bfe:	5ccb      	ldrb	r3, [r1, r3]
 8002c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40023800 	.word	0x40023800
 8002c0c:	08004354 	.word	0x08004354

08002c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e03f      	b.n	8002ca2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fd ff14 	bl	8000a64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2224      	movs	r2, #36	; 0x24
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f000 f829 	bl	8002cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695a      	ldr	r2, [r3, #20]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68da      	ldr	r2, [r3, #12]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
	...

08002cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cb0:	b0c0      	sub	sp, #256	; 0x100
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cc8:	68d9      	ldr	r1, [r3, #12]
 8002cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	ea40 0301 	orr.w	r3, r0, r1
 8002cd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	431a      	orrs	r2, r3
 8002cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cf0:	69db      	ldr	r3, [r3, #28]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d04:	f021 010c 	bic.w	r1, r1, #12
 8002d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d12:	430b      	orrs	r3, r1
 8002d14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d26:	6999      	ldr	r1, [r3, #24]
 8002d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	ea40 0301 	orr.w	r3, r0, r1
 8002d32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	4b8f      	ldr	r3, [pc, #572]	; (8002f78 <UART_SetConfig+0x2cc>)
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d005      	beq.n	8002d4c <UART_SetConfig+0xa0>
 8002d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	4b8d      	ldr	r3, [pc, #564]	; (8002f7c <UART_SetConfig+0x2d0>)
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d104      	bne.n	8002d56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d4c:	f7ff ff4c 	bl	8002be8 <HAL_RCC_GetPCLK2Freq>
 8002d50:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002d54:	e003      	b.n	8002d5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d56:	f7ff ff33 	bl	8002bc0 <HAL_RCC_GetPCLK1Freq>
 8002d5a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d68:	f040 810c 	bne.w	8002f84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d70:	2200      	movs	r2, #0
 8002d72:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002d76:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002d7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002d7e:	4622      	mov	r2, r4
 8002d80:	462b      	mov	r3, r5
 8002d82:	1891      	adds	r1, r2, r2
 8002d84:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d86:	415b      	adcs	r3, r3
 8002d88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002d8e:	4621      	mov	r1, r4
 8002d90:	eb12 0801 	adds.w	r8, r2, r1
 8002d94:	4629      	mov	r1, r5
 8002d96:	eb43 0901 	adc.w	r9, r3, r1
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f04f 0300 	mov.w	r3, #0
 8002da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dae:	4690      	mov	r8, r2
 8002db0:	4699      	mov	r9, r3
 8002db2:	4623      	mov	r3, r4
 8002db4:	eb18 0303 	adds.w	r3, r8, r3
 8002db8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002dbc:	462b      	mov	r3, r5
 8002dbe:	eb49 0303 	adc.w	r3, r9, r3
 8002dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002dd2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002dd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002dda:	460b      	mov	r3, r1
 8002ddc:	18db      	adds	r3, r3, r3
 8002dde:	653b      	str	r3, [r7, #80]	; 0x50
 8002de0:	4613      	mov	r3, r2
 8002de2:	eb42 0303 	adc.w	r3, r2, r3
 8002de6:	657b      	str	r3, [r7, #84]	; 0x54
 8002de8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002dec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002df0:	f7fd fa46 	bl	8000280 <__aeabi_uldivmod>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	4b61      	ldr	r3, [pc, #388]	; (8002f80 <UART_SetConfig+0x2d4>)
 8002dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8002dfe:	095b      	lsrs	r3, r3, #5
 8002e00:	011c      	lsls	r4, r3, #4
 8002e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e06:	2200      	movs	r2, #0
 8002e08:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e0c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e14:	4642      	mov	r2, r8
 8002e16:	464b      	mov	r3, r9
 8002e18:	1891      	adds	r1, r2, r2
 8002e1a:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e1c:	415b      	adcs	r3, r3
 8002e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e24:	4641      	mov	r1, r8
 8002e26:	eb12 0a01 	adds.w	sl, r2, r1
 8002e2a:	4649      	mov	r1, r9
 8002e2c:	eb43 0b01 	adc.w	fp, r3, r1
 8002e30:	f04f 0200 	mov.w	r2, #0
 8002e34:	f04f 0300 	mov.w	r3, #0
 8002e38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e44:	4692      	mov	sl, r2
 8002e46:	469b      	mov	fp, r3
 8002e48:	4643      	mov	r3, r8
 8002e4a:	eb1a 0303 	adds.w	r3, sl, r3
 8002e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002e52:	464b      	mov	r3, r9
 8002e54:	eb4b 0303 	adc.w	r3, fp, r3
 8002e58:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002e68:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002e6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002e70:	460b      	mov	r3, r1
 8002e72:	18db      	adds	r3, r3, r3
 8002e74:	643b      	str	r3, [r7, #64]	; 0x40
 8002e76:	4613      	mov	r3, r2
 8002e78:	eb42 0303 	adc.w	r3, r2, r3
 8002e7c:	647b      	str	r3, [r7, #68]	; 0x44
 8002e7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002e82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002e86:	f7fd f9fb 	bl	8000280 <__aeabi_uldivmod>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4b3b      	ldr	r3, [pc, #236]	; (8002f80 <UART_SetConfig+0x2d4>)
 8002e92:	fba3 2301 	umull	r2, r3, r3, r1
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	2264      	movs	r2, #100	; 0x64
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	1acb      	subs	r3, r1, r3
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002ea6:	4b36      	ldr	r3, [pc, #216]	; (8002f80 <UART_SetConfig+0x2d4>)
 8002ea8:	fba3 2302 	umull	r2, r3, r3, r2
 8002eac:	095b      	lsrs	r3, r3, #5
 8002eae:	005b      	lsls	r3, r3, #1
 8002eb0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002eb4:	441c      	add	r4, r3
 8002eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ec0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ec4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ec8:	4642      	mov	r2, r8
 8002eca:	464b      	mov	r3, r9
 8002ecc:	1891      	adds	r1, r2, r2
 8002ece:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ed0:	415b      	adcs	r3, r3
 8002ed2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ed4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002ed8:	4641      	mov	r1, r8
 8002eda:	1851      	adds	r1, r2, r1
 8002edc:	6339      	str	r1, [r7, #48]	; 0x30
 8002ede:	4649      	mov	r1, r9
 8002ee0:	414b      	adcs	r3, r1
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ee4:	f04f 0200 	mov.w	r2, #0
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002ef0:	4659      	mov	r1, fp
 8002ef2:	00cb      	lsls	r3, r1, #3
 8002ef4:	4651      	mov	r1, sl
 8002ef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002efa:	4651      	mov	r1, sl
 8002efc:	00ca      	lsls	r2, r1, #3
 8002efe:	4610      	mov	r0, r2
 8002f00:	4619      	mov	r1, r3
 8002f02:	4603      	mov	r3, r0
 8002f04:	4642      	mov	r2, r8
 8002f06:	189b      	adds	r3, r3, r2
 8002f08:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f0c:	464b      	mov	r3, r9
 8002f0e:	460a      	mov	r2, r1
 8002f10:	eb42 0303 	adc.w	r3, r2, r3
 8002f14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f24:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	18db      	adds	r3, r3, r3
 8002f30:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f32:	4613      	mov	r3, r2
 8002f34:	eb42 0303 	adc.w	r3, r2, r3
 8002f38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002f3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002f42:	f7fd f99d 	bl	8000280 <__aeabi_uldivmod>
 8002f46:	4602      	mov	r2, r0
 8002f48:	460b      	mov	r3, r1
 8002f4a:	4b0d      	ldr	r3, [pc, #52]	; (8002f80 <UART_SetConfig+0x2d4>)
 8002f4c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f50:	095b      	lsrs	r3, r3, #5
 8002f52:	2164      	movs	r1, #100	; 0x64
 8002f54:	fb01 f303 	mul.w	r3, r1, r3
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	3332      	adds	r3, #50	; 0x32
 8002f5e:	4a08      	ldr	r2, [pc, #32]	; (8002f80 <UART_SetConfig+0x2d4>)
 8002f60:	fba2 2303 	umull	r2, r3, r2, r3
 8002f64:	095b      	lsrs	r3, r3, #5
 8002f66:	f003 0207 	and.w	r2, r3, #7
 8002f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4422      	add	r2, r4
 8002f72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002f74:	e105      	b.n	8003182 <UART_SetConfig+0x4d6>
 8002f76:	bf00      	nop
 8002f78:	40011000 	.word	0x40011000
 8002f7c:	40011400 	.word	0x40011400
 8002f80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f8e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002f92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002f96:	4642      	mov	r2, r8
 8002f98:	464b      	mov	r3, r9
 8002f9a:	1891      	adds	r1, r2, r2
 8002f9c:	6239      	str	r1, [r7, #32]
 8002f9e:	415b      	adcs	r3, r3
 8002fa0:	627b      	str	r3, [r7, #36]	; 0x24
 8002fa2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fa6:	4641      	mov	r1, r8
 8002fa8:	1854      	adds	r4, r2, r1
 8002faa:	4649      	mov	r1, r9
 8002fac:	eb43 0501 	adc.w	r5, r3, r1
 8002fb0:	f04f 0200 	mov.w	r2, #0
 8002fb4:	f04f 0300 	mov.w	r3, #0
 8002fb8:	00eb      	lsls	r3, r5, #3
 8002fba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fbe:	00e2      	lsls	r2, r4, #3
 8002fc0:	4614      	mov	r4, r2
 8002fc2:	461d      	mov	r5, r3
 8002fc4:	4643      	mov	r3, r8
 8002fc6:	18e3      	adds	r3, r4, r3
 8002fc8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002fcc:	464b      	mov	r3, r9
 8002fce:	eb45 0303 	adc.w	r3, r5, r3
 8002fd2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002fe2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002fe6:	f04f 0200 	mov.w	r2, #0
 8002fea:	f04f 0300 	mov.w	r3, #0
 8002fee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002ff2:	4629      	mov	r1, r5
 8002ff4:	008b      	lsls	r3, r1, #2
 8002ff6:	4621      	mov	r1, r4
 8002ff8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	008a      	lsls	r2, r1, #2
 8003000:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003004:	f7fd f93c 	bl	8000280 <__aeabi_uldivmod>
 8003008:	4602      	mov	r2, r0
 800300a:	460b      	mov	r3, r1
 800300c:	4b60      	ldr	r3, [pc, #384]	; (8003190 <UART_SetConfig+0x4e4>)
 800300e:	fba3 2302 	umull	r2, r3, r3, r2
 8003012:	095b      	lsrs	r3, r3, #5
 8003014:	011c      	lsls	r4, r3, #4
 8003016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800301a:	2200      	movs	r2, #0
 800301c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003020:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003024:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003028:	4642      	mov	r2, r8
 800302a:	464b      	mov	r3, r9
 800302c:	1891      	adds	r1, r2, r2
 800302e:	61b9      	str	r1, [r7, #24]
 8003030:	415b      	adcs	r3, r3
 8003032:	61fb      	str	r3, [r7, #28]
 8003034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003038:	4641      	mov	r1, r8
 800303a:	1851      	adds	r1, r2, r1
 800303c:	6139      	str	r1, [r7, #16]
 800303e:	4649      	mov	r1, r9
 8003040:	414b      	adcs	r3, r1
 8003042:	617b      	str	r3, [r7, #20]
 8003044:	f04f 0200 	mov.w	r2, #0
 8003048:	f04f 0300 	mov.w	r3, #0
 800304c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003050:	4659      	mov	r1, fp
 8003052:	00cb      	lsls	r3, r1, #3
 8003054:	4651      	mov	r1, sl
 8003056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800305a:	4651      	mov	r1, sl
 800305c:	00ca      	lsls	r2, r1, #3
 800305e:	4610      	mov	r0, r2
 8003060:	4619      	mov	r1, r3
 8003062:	4603      	mov	r3, r0
 8003064:	4642      	mov	r2, r8
 8003066:	189b      	adds	r3, r3, r2
 8003068:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800306c:	464b      	mov	r3, r9
 800306e:	460a      	mov	r2, r1
 8003070:	eb42 0303 	adc.w	r3, r2, r3
 8003074:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	67bb      	str	r3, [r7, #120]	; 0x78
 8003082:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	f04f 0300 	mov.w	r3, #0
 800308c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003090:	4649      	mov	r1, r9
 8003092:	008b      	lsls	r3, r1, #2
 8003094:	4641      	mov	r1, r8
 8003096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800309a:	4641      	mov	r1, r8
 800309c:	008a      	lsls	r2, r1, #2
 800309e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80030a2:	f7fd f8ed 	bl	8000280 <__aeabi_uldivmod>
 80030a6:	4602      	mov	r2, r0
 80030a8:	460b      	mov	r3, r1
 80030aa:	4b39      	ldr	r3, [pc, #228]	; (8003190 <UART_SetConfig+0x4e4>)
 80030ac:	fba3 1302 	umull	r1, r3, r3, r2
 80030b0:	095b      	lsrs	r3, r3, #5
 80030b2:	2164      	movs	r1, #100	; 0x64
 80030b4:	fb01 f303 	mul.w	r3, r1, r3
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	011b      	lsls	r3, r3, #4
 80030bc:	3332      	adds	r3, #50	; 0x32
 80030be:	4a34      	ldr	r2, [pc, #208]	; (8003190 <UART_SetConfig+0x4e4>)
 80030c0:	fba2 2303 	umull	r2, r3, r2, r3
 80030c4:	095b      	lsrs	r3, r3, #5
 80030c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80030ca:	441c      	add	r4, r3
 80030cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030d0:	2200      	movs	r2, #0
 80030d2:	673b      	str	r3, [r7, #112]	; 0x70
 80030d4:	677a      	str	r2, [r7, #116]	; 0x74
 80030d6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80030da:	4642      	mov	r2, r8
 80030dc:	464b      	mov	r3, r9
 80030de:	1891      	adds	r1, r2, r2
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	415b      	adcs	r3, r3
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80030ea:	4641      	mov	r1, r8
 80030ec:	1851      	adds	r1, r2, r1
 80030ee:	6039      	str	r1, [r7, #0]
 80030f0:	4649      	mov	r1, r9
 80030f2:	414b      	adcs	r3, r1
 80030f4:	607b      	str	r3, [r7, #4]
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003102:	4659      	mov	r1, fp
 8003104:	00cb      	lsls	r3, r1, #3
 8003106:	4651      	mov	r1, sl
 8003108:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800310c:	4651      	mov	r1, sl
 800310e:	00ca      	lsls	r2, r1, #3
 8003110:	4610      	mov	r0, r2
 8003112:	4619      	mov	r1, r3
 8003114:	4603      	mov	r3, r0
 8003116:	4642      	mov	r2, r8
 8003118:	189b      	adds	r3, r3, r2
 800311a:	66bb      	str	r3, [r7, #104]	; 0x68
 800311c:	464b      	mov	r3, r9
 800311e:	460a      	mov	r2, r1
 8003120:	eb42 0303 	adc.w	r3, r2, r3
 8003124:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	663b      	str	r3, [r7, #96]	; 0x60
 8003130:	667a      	str	r2, [r7, #100]	; 0x64
 8003132:	f04f 0200 	mov.w	r2, #0
 8003136:	f04f 0300 	mov.w	r3, #0
 800313a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800313e:	4649      	mov	r1, r9
 8003140:	008b      	lsls	r3, r1, #2
 8003142:	4641      	mov	r1, r8
 8003144:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003148:	4641      	mov	r1, r8
 800314a:	008a      	lsls	r2, r1, #2
 800314c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003150:	f7fd f896 	bl	8000280 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4b0d      	ldr	r3, [pc, #52]	; (8003190 <UART_SetConfig+0x4e4>)
 800315a:	fba3 1302 	umull	r1, r3, r3, r2
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	2164      	movs	r1, #100	; 0x64
 8003162:	fb01 f303 	mul.w	r3, r1, r3
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	011b      	lsls	r3, r3, #4
 800316a:	3332      	adds	r3, #50	; 0x32
 800316c:	4a08      	ldr	r2, [pc, #32]	; (8003190 <UART_SetConfig+0x4e4>)
 800316e:	fba2 2303 	umull	r2, r3, r2, r3
 8003172:	095b      	lsrs	r3, r3, #5
 8003174:	f003 020f 	and.w	r2, r3, #15
 8003178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4422      	add	r2, r4
 8003180:	609a      	str	r2, [r3, #8]
}
 8003182:	bf00      	nop
 8003184:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003188:	46bd      	mov	sp, r7
 800318a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800318e:	bf00      	nop
 8003190:	51eb851f 	.word	0x51eb851f

08003194 <__errno>:
 8003194:	4b01      	ldr	r3, [pc, #4]	; (800319c <__errno+0x8>)
 8003196:	6818      	ldr	r0, [r3, #0]
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000020 	.word	0x20000020

080031a0 <__libc_init_array>:
 80031a0:	b570      	push	{r4, r5, r6, lr}
 80031a2:	4d0d      	ldr	r5, [pc, #52]	; (80031d8 <__libc_init_array+0x38>)
 80031a4:	4c0d      	ldr	r4, [pc, #52]	; (80031dc <__libc_init_array+0x3c>)
 80031a6:	1b64      	subs	r4, r4, r5
 80031a8:	10a4      	asrs	r4, r4, #2
 80031aa:	2600      	movs	r6, #0
 80031ac:	42a6      	cmp	r6, r4
 80031ae:	d109      	bne.n	80031c4 <__libc_init_array+0x24>
 80031b0:	4d0b      	ldr	r5, [pc, #44]	; (80031e0 <__libc_init_array+0x40>)
 80031b2:	4c0c      	ldr	r4, [pc, #48]	; (80031e4 <__libc_init_array+0x44>)
 80031b4:	f001 f8ba 	bl	800432c <_init>
 80031b8:	1b64      	subs	r4, r4, r5
 80031ba:	10a4      	asrs	r4, r4, #2
 80031bc:	2600      	movs	r6, #0
 80031be:	42a6      	cmp	r6, r4
 80031c0:	d105      	bne.n	80031ce <__libc_init_array+0x2e>
 80031c2:	bd70      	pop	{r4, r5, r6, pc}
 80031c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031c8:	4798      	blx	r3
 80031ca:	3601      	adds	r6, #1
 80031cc:	e7ee      	b.n	80031ac <__libc_init_array+0xc>
 80031ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80031d2:	4798      	blx	r3
 80031d4:	3601      	adds	r6, #1
 80031d6:	e7f2      	b.n	80031be <__libc_init_array+0x1e>
 80031d8:	080044ac 	.word	0x080044ac
 80031dc:	080044ac 	.word	0x080044ac
 80031e0:	080044ac 	.word	0x080044ac
 80031e4:	080044b0 	.word	0x080044b0

080031e8 <memset>:
 80031e8:	4402      	add	r2, r0
 80031ea:	4603      	mov	r3, r0
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d100      	bne.n	80031f2 <memset+0xa>
 80031f0:	4770      	bx	lr
 80031f2:	f803 1b01 	strb.w	r1, [r3], #1
 80031f6:	e7f9      	b.n	80031ec <memset+0x4>

080031f8 <srand>:
 80031f8:	b538      	push	{r3, r4, r5, lr}
 80031fa:	4b10      	ldr	r3, [pc, #64]	; (800323c <srand+0x44>)
 80031fc:	681d      	ldr	r5, [r3, #0]
 80031fe:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003200:	4604      	mov	r4, r0
 8003202:	b9b3      	cbnz	r3, 8003232 <srand+0x3a>
 8003204:	2018      	movs	r0, #24
 8003206:	f000 f8bf 	bl	8003388 <malloc>
 800320a:	4602      	mov	r2, r0
 800320c:	63a8      	str	r0, [r5, #56]	; 0x38
 800320e:	b920      	cbnz	r0, 800321a <srand+0x22>
 8003210:	4b0b      	ldr	r3, [pc, #44]	; (8003240 <srand+0x48>)
 8003212:	480c      	ldr	r0, [pc, #48]	; (8003244 <srand+0x4c>)
 8003214:	2142      	movs	r1, #66	; 0x42
 8003216:	f000 f875 	bl	8003304 <__assert_func>
 800321a:	490b      	ldr	r1, [pc, #44]	; (8003248 <srand+0x50>)
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <srand+0x54>)
 800321e:	e9c0 1300 	strd	r1, r3, [r0]
 8003222:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <srand+0x58>)
 8003224:	6083      	str	r3, [r0, #8]
 8003226:	230b      	movs	r3, #11
 8003228:	8183      	strh	r3, [r0, #12]
 800322a:	2100      	movs	r1, #0
 800322c:	2001      	movs	r0, #1
 800322e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8003232:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8003234:	2200      	movs	r2, #0
 8003236:	611c      	str	r4, [r3, #16]
 8003238:	615a      	str	r2, [r3, #20]
 800323a:	bd38      	pop	{r3, r4, r5, pc}
 800323c:	20000020 	.word	0x20000020
 8003240:	08004360 	.word	0x08004360
 8003244:	08004377 	.word	0x08004377
 8003248:	abcd330e 	.word	0xabcd330e
 800324c:	e66d1234 	.word	0xe66d1234
 8003250:	0005deec 	.word	0x0005deec

08003254 <rand>:
 8003254:	4b16      	ldr	r3, [pc, #88]	; (80032b0 <rand+0x5c>)
 8003256:	b510      	push	{r4, lr}
 8003258:	681c      	ldr	r4, [r3, #0]
 800325a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800325c:	b9b3      	cbnz	r3, 800328c <rand+0x38>
 800325e:	2018      	movs	r0, #24
 8003260:	f000 f892 	bl	8003388 <malloc>
 8003264:	63a0      	str	r0, [r4, #56]	; 0x38
 8003266:	b928      	cbnz	r0, 8003274 <rand+0x20>
 8003268:	4602      	mov	r2, r0
 800326a:	4b12      	ldr	r3, [pc, #72]	; (80032b4 <rand+0x60>)
 800326c:	4812      	ldr	r0, [pc, #72]	; (80032b8 <rand+0x64>)
 800326e:	214e      	movs	r1, #78	; 0x4e
 8003270:	f000 f848 	bl	8003304 <__assert_func>
 8003274:	4a11      	ldr	r2, [pc, #68]	; (80032bc <rand+0x68>)
 8003276:	4b12      	ldr	r3, [pc, #72]	; (80032c0 <rand+0x6c>)
 8003278:	e9c0 2300 	strd	r2, r3, [r0]
 800327c:	4b11      	ldr	r3, [pc, #68]	; (80032c4 <rand+0x70>)
 800327e:	6083      	str	r3, [r0, #8]
 8003280:	230b      	movs	r3, #11
 8003282:	8183      	strh	r3, [r0, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	2300      	movs	r3, #0
 8003288:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800328c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800328e:	4a0e      	ldr	r2, [pc, #56]	; (80032c8 <rand+0x74>)
 8003290:	6920      	ldr	r0, [r4, #16]
 8003292:	6963      	ldr	r3, [r4, #20]
 8003294:	490d      	ldr	r1, [pc, #52]	; (80032cc <rand+0x78>)
 8003296:	4342      	muls	r2, r0
 8003298:	fb01 2203 	mla	r2, r1, r3, r2
 800329c:	fba0 0101 	umull	r0, r1, r0, r1
 80032a0:	1c43      	adds	r3, r0, #1
 80032a2:	eb42 0001 	adc.w	r0, r2, r1
 80032a6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80032aa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80032ae:	bd10      	pop	{r4, pc}
 80032b0:	20000020 	.word	0x20000020
 80032b4:	08004360 	.word	0x08004360
 80032b8:	08004377 	.word	0x08004377
 80032bc:	abcd330e 	.word	0xabcd330e
 80032c0:	e66d1234 	.word	0xe66d1234
 80032c4:	0005deec 	.word	0x0005deec
 80032c8:	5851f42d 	.word	0x5851f42d
 80032cc:	4c957f2d 	.word	0x4c957f2d

080032d0 <time>:
 80032d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80032d2:	4b0b      	ldr	r3, [pc, #44]	; (8003300 <time+0x30>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	4669      	mov	r1, sp
 80032d8:	4604      	mov	r4, r0
 80032da:	6818      	ldr	r0, [r3, #0]
 80032dc:	f000 f842 	bl	8003364 <_gettimeofday_r>
 80032e0:	2800      	cmp	r0, #0
 80032e2:	bfbe      	ittt	lt
 80032e4:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 80032e8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80032ec:	e9cd 2300 	strdlt	r2, r3, [sp]
 80032f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80032f4:	b10c      	cbz	r4, 80032fa <time+0x2a>
 80032f6:	e9c4 0100 	strd	r0, r1, [r4]
 80032fa:	b004      	add	sp, #16
 80032fc:	bd10      	pop	{r4, pc}
 80032fe:	bf00      	nop
 8003300:	20000020 	.word	0x20000020

08003304 <__assert_func>:
 8003304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003306:	4614      	mov	r4, r2
 8003308:	461a      	mov	r2, r3
 800330a:	4b09      	ldr	r3, [pc, #36]	; (8003330 <__assert_func+0x2c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4605      	mov	r5, r0
 8003310:	68d8      	ldr	r0, [r3, #12]
 8003312:	b14c      	cbz	r4, 8003328 <__assert_func+0x24>
 8003314:	4b07      	ldr	r3, [pc, #28]	; (8003334 <__assert_func+0x30>)
 8003316:	9100      	str	r1, [sp, #0]
 8003318:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800331c:	4906      	ldr	r1, [pc, #24]	; (8003338 <__assert_func+0x34>)
 800331e:	462b      	mov	r3, r5
 8003320:	f000 f80e 	bl	8003340 <fiprintf>
 8003324:	f000 fcd6 	bl	8003cd4 <abort>
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <__assert_func+0x38>)
 800332a:	461c      	mov	r4, r3
 800332c:	e7f3      	b.n	8003316 <__assert_func+0x12>
 800332e:	bf00      	nop
 8003330:	20000020 	.word	0x20000020
 8003334:	080043d2 	.word	0x080043d2
 8003338:	080043df 	.word	0x080043df
 800333c:	0800440d 	.word	0x0800440d

08003340 <fiprintf>:
 8003340:	b40e      	push	{r1, r2, r3}
 8003342:	b503      	push	{r0, r1, lr}
 8003344:	4601      	mov	r1, r0
 8003346:	ab03      	add	r3, sp, #12
 8003348:	4805      	ldr	r0, [pc, #20]	; (8003360 <fiprintf+0x20>)
 800334a:	f853 2b04 	ldr.w	r2, [r3], #4
 800334e:	6800      	ldr	r0, [r0, #0]
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	f000 f92b 	bl	80035ac <_vfiprintf_r>
 8003356:	b002      	add	sp, #8
 8003358:	f85d eb04 	ldr.w	lr, [sp], #4
 800335c:	b003      	add	sp, #12
 800335e:	4770      	bx	lr
 8003360:	20000020 	.word	0x20000020

08003364 <_gettimeofday_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	4d07      	ldr	r5, [pc, #28]	; (8003384 <_gettimeofday_r+0x20>)
 8003368:	2300      	movs	r3, #0
 800336a:	4604      	mov	r4, r0
 800336c:	4608      	mov	r0, r1
 800336e:	4611      	mov	r1, r2
 8003370:	602b      	str	r3, [r5, #0]
 8003372:	f000 ffd3 	bl	800431c <_gettimeofday>
 8003376:	1c43      	adds	r3, r0, #1
 8003378:	d102      	bne.n	8003380 <_gettimeofday_r+0x1c>
 800337a:	682b      	ldr	r3, [r5, #0]
 800337c:	b103      	cbz	r3, 8003380 <_gettimeofday_r+0x1c>
 800337e:	6023      	str	r3, [r4, #0]
 8003380:	bd38      	pop	{r3, r4, r5, pc}
 8003382:	bf00      	nop
 8003384:	200001b0 	.word	0x200001b0

08003388 <malloc>:
 8003388:	4b02      	ldr	r3, [pc, #8]	; (8003394 <malloc+0xc>)
 800338a:	4601      	mov	r1, r0
 800338c:	6818      	ldr	r0, [r3, #0]
 800338e:	f000 b86f 	b.w	8003470 <_malloc_r>
 8003392:	bf00      	nop
 8003394:	20000020 	.word	0x20000020

08003398 <_free_r>:
 8003398:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800339a:	2900      	cmp	r1, #0
 800339c:	d044      	beq.n	8003428 <_free_r+0x90>
 800339e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033a2:	9001      	str	r0, [sp, #4]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f1a1 0404 	sub.w	r4, r1, #4
 80033aa:	bfb8      	it	lt
 80033ac:	18e4      	addlt	r4, r4, r3
 80033ae:	f000 feb9 	bl	8004124 <__malloc_lock>
 80033b2:	4a1e      	ldr	r2, [pc, #120]	; (800342c <_free_r+0x94>)
 80033b4:	9801      	ldr	r0, [sp, #4]
 80033b6:	6813      	ldr	r3, [r2, #0]
 80033b8:	b933      	cbnz	r3, 80033c8 <_free_r+0x30>
 80033ba:	6063      	str	r3, [r4, #4]
 80033bc:	6014      	str	r4, [r2, #0]
 80033be:	b003      	add	sp, #12
 80033c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033c4:	f000 beb4 	b.w	8004130 <__malloc_unlock>
 80033c8:	42a3      	cmp	r3, r4
 80033ca:	d908      	bls.n	80033de <_free_r+0x46>
 80033cc:	6825      	ldr	r5, [r4, #0]
 80033ce:	1961      	adds	r1, r4, r5
 80033d0:	428b      	cmp	r3, r1
 80033d2:	bf01      	itttt	eq
 80033d4:	6819      	ldreq	r1, [r3, #0]
 80033d6:	685b      	ldreq	r3, [r3, #4]
 80033d8:	1949      	addeq	r1, r1, r5
 80033da:	6021      	streq	r1, [r4, #0]
 80033dc:	e7ed      	b.n	80033ba <_free_r+0x22>
 80033de:	461a      	mov	r2, r3
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	b10b      	cbz	r3, 80033e8 <_free_r+0x50>
 80033e4:	42a3      	cmp	r3, r4
 80033e6:	d9fa      	bls.n	80033de <_free_r+0x46>
 80033e8:	6811      	ldr	r1, [r2, #0]
 80033ea:	1855      	adds	r5, r2, r1
 80033ec:	42a5      	cmp	r5, r4
 80033ee:	d10b      	bne.n	8003408 <_free_r+0x70>
 80033f0:	6824      	ldr	r4, [r4, #0]
 80033f2:	4421      	add	r1, r4
 80033f4:	1854      	adds	r4, r2, r1
 80033f6:	42a3      	cmp	r3, r4
 80033f8:	6011      	str	r1, [r2, #0]
 80033fa:	d1e0      	bne.n	80033be <_free_r+0x26>
 80033fc:	681c      	ldr	r4, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	6053      	str	r3, [r2, #4]
 8003402:	4421      	add	r1, r4
 8003404:	6011      	str	r1, [r2, #0]
 8003406:	e7da      	b.n	80033be <_free_r+0x26>
 8003408:	d902      	bls.n	8003410 <_free_r+0x78>
 800340a:	230c      	movs	r3, #12
 800340c:	6003      	str	r3, [r0, #0]
 800340e:	e7d6      	b.n	80033be <_free_r+0x26>
 8003410:	6825      	ldr	r5, [r4, #0]
 8003412:	1961      	adds	r1, r4, r5
 8003414:	428b      	cmp	r3, r1
 8003416:	bf04      	itt	eq
 8003418:	6819      	ldreq	r1, [r3, #0]
 800341a:	685b      	ldreq	r3, [r3, #4]
 800341c:	6063      	str	r3, [r4, #4]
 800341e:	bf04      	itt	eq
 8003420:	1949      	addeq	r1, r1, r5
 8003422:	6021      	streq	r1, [r4, #0]
 8003424:	6054      	str	r4, [r2, #4]
 8003426:	e7ca      	b.n	80033be <_free_r+0x26>
 8003428:	b003      	add	sp, #12
 800342a:	bd30      	pop	{r4, r5, pc}
 800342c:	200001a8 	.word	0x200001a8

08003430 <sbrk_aligned>:
 8003430:	b570      	push	{r4, r5, r6, lr}
 8003432:	4e0e      	ldr	r6, [pc, #56]	; (800346c <sbrk_aligned+0x3c>)
 8003434:	460c      	mov	r4, r1
 8003436:	6831      	ldr	r1, [r6, #0]
 8003438:	4605      	mov	r5, r0
 800343a:	b911      	cbnz	r1, 8003442 <sbrk_aligned+0x12>
 800343c:	f000 fb7a 	bl	8003b34 <_sbrk_r>
 8003440:	6030      	str	r0, [r6, #0]
 8003442:	4621      	mov	r1, r4
 8003444:	4628      	mov	r0, r5
 8003446:	f000 fb75 	bl	8003b34 <_sbrk_r>
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	d00a      	beq.n	8003464 <sbrk_aligned+0x34>
 800344e:	1cc4      	adds	r4, r0, #3
 8003450:	f024 0403 	bic.w	r4, r4, #3
 8003454:	42a0      	cmp	r0, r4
 8003456:	d007      	beq.n	8003468 <sbrk_aligned+0x38>
 8003458:	1a21      	subs	r1, r4, r0
 800345a:	4628      	mov	r0, r5
 800345c:	f000 fb6a 	bl	8003b34 <_sbrk_r>
 8003460:	3001      	adds	r0, #1
 8003462:	d101      	bne.n	8003468 <sbrk_aligned+0x38>
 8003464:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8003468:	4620      	mov	r0, r4
 800346a:	bd70      	pop	{r4, r5, r6, pc}
 800346c:	200001ac 	.word	0x200001ac

08003470 <_malloc_r>:
 8003470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003474:	1ccd      	adds	r5, r1, #3
 8003476:	f025 0503 	bic.w	r5, r5, #3
 800347a:	3508      	adds	r5, #8
 800347c:	2d0c      	cmp	r5, #12
 800347e:	bf38      	it	cc
 8003480:	250c      	movcc	r5, #12
 8003482:	2d00      	cmp	r5, #0
 8003484:	4607      	mov	r7, r0
 8003486:	db01      	blt.n	800348c <_malloc_r+0x1c>
 8003488:	42a9      	cmp	r1, r5
 800348a:	d905      	bls.n	8003498 <_malloc_r+0x28>
 800348c:	230c      	movs	r3, #12
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	2600      	movs	r6, #0
 8003492:	4630      	mov	r0, r6
 8003494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003498:	4e2e      	ldr	r6, [pc, #184]	; (8003554 <_malloc_r+0xe4>)
 800349a:	f000 fe43 	bl	8004124 <__malloc_lock>
 800349e:	6833      	ldr	r3, [r6, #0]
 80034a0:	461c      	mov	r4, r3
 80034a2:	bb34      	cbnz	r4, 80034f2 <_malloc_r+0x82>
 80034a4:	4629      	mov	r1, r5
 80034a6:	4638      	mov	r0, r7
 80034a8:	f7ff ffc2 	bl	8003430 <sbrk_aligned>
 80034ac:	1c43      	adds	r3, r0, #1
 80034ae:	4604      	mov	r4, r0
 80034b0:	d14d      	bne.n	800354e <_malloc_r+0xde>
 80034b2:	6834      	ldr	r4, [r6, #0]
 80034b4:	4626      	mov	r6, r4
 80034b6:	2e00      	cmp	r6, #0
 80034b8:	d140      	bne.n	800353c <_malloc_r+0xcc>
 80034ba:	6823      	ldr	r3, [r4, #0]
 80034bc:	4631      	mov	r1, r6
 80034be:	4638      	mov	r0, r7
 80034c0:	eb04 0803 	add.w	r8, r4, r3
 80034c4:	f000 fb36 	bl	8003b34 <_sbrk_r>
 80034c8:	4580      	cmp	r8, r0
 80034ca:	d13a      	bne.n	8003542 <_malloc_r+0xd2>
 80034cc:	6821      	ldr	r1, [r4, #0]
 80034ce:	3503      	adds	r5, #3
 80034d0:	1a6d      	subs	r5, r5, r1
 80034d2:	f025 0503 	bic.w	r5, r5, #3
 80034d6:	3508      	adds	r5, #8
 80034d8:	2d0c      	cmp	r5, #12
 80034da:	bf38      	it	cc
 80034dc:	250c      	movcc	r5, #12
 80034de:	4629      	mov	r1, r5
 80034e0:	4638      	mov	r0, r7
 80034e2:	f7ff ffa5 	bl	8003430 <sbrk_aligned>
 80034e6:	3001      	adds	r0, #1
 80034e8:	d02b      	beq.n	8003542 <_malloc_r+0xd2>
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	442b      	add	r3, r5
 80034ee:	6023      	str	r3, [r4, #0]
 80034f0:	e00e      	b.n	8003510 <_malloc_r+0xa0>
 80034f2:	6822      	ldr	r2, [r4, #0]
 80034f4:	1b52      	subs	r2, r2, r5
 80034f6:	d41e      	bmi.n	8003536 <_malloc_r+0xc6>
 80034f8:	2a0b      	cmp	r2, #11
 80034fa:	d916      	bls.n	800352a <_malloc_r+0xba>
 80034fc:	1961      	adds	r1, r4, r5
 80034fe:	42a3      	cmp	r3, r4
 8003500:	6025      	str	r5, [r4, #0]
 8003502:	bf18      	it	ne
 8003504:	6059      	strne	r1, [r3, #4]
 8003506:	6863      	ldr	r3, [r4, #4]
 8003508:	bf08      	it	eq
 800350a:	6031      	streq	r1, [r6, #0]
 800350c:	5162      	str	r2, [r4, r5]
 800350e:	604b      	str	r3, [r1, #4]
 8003510:	4638      	mov	r0, r7
 8003512:	f104 060b 	add.w	r6, r4, #11
 8003516:	f000 fe0b 	bl	8004130 <__malloc_unlock>
 800351a:	f026 0607 	bic.w	r6, r6, #7
 800351e:	1d23      	adds	r3, r4, #4
 8003520:	1af2      	subs	r2, r6, r3
 8003522:	d0b6      	beq.n	8003492 <_malloc_r+0x22>
 8003524:	1b9b      	subs	r3, r3, r6
 8003526:	50a3      	str	r3, [r4, r2]
 8003528:	e7b3      	b.n	8003492 <_malloc_r+0x22>
 800352a:	6862      	ldr	r2, [r4, #4]
 800352c:	42a3      	cmp	r3, r4
 800352e:	bf0c      	ite	eq
 8003530:	6032      	streq	r2, [r6, #0]
 8003532:	605a      	strne	r2, [r3, #4]
 8003534:	e7ec      	b.n	8003510 <_malloc_r+0xa0>
 8003536:	4623      	mov	r3, r4
 8003538:	6864      	ldr	r4, [r4, #4]
 800353a:	e7b2      	b.n	80034a2 <_malloc_r+0x32>
 800353c:	4634      	mov	r4, r6
 800353e:	6876      	ldr	r6, [r6, #4]
 8003540:	e7b9      	b.n	80034b6 <_malloc_r+0x46>
 8003542:	230c      	movs	r3, #12
 8003544:	603b      	str	r3, [r7, #0]
 8003546:	4638      	mov	r0, r7
 8003548:	f000 fdf2 	bl	8004130 <__malloc_unlock>
 800354c:	e7a1      	b.n	8003492 <_malloc_r+0x22>
 800354e:	6025      	str	r5, [r4, #0]
 8003550:	e7de      	b.n	8003510 <_malloc_r+0xa0>
 8003552:	bf00      	nop
 8003554:	200001a8 	.word	0x200001a8

08003558 <__sfputc_r>:
 8003558:	6893      	ldr	r3, [r2, #8]
 800355a:	3b01      	subs	r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	b410      	push	{r4}
 8003560:	6093      	str	r3, [r2, #8]
 8003562:	da08      	bge.n	8003576 <__sfputc_r+0x1e>
 8003564:	6994      	ldr	r4, [r2, #24]
 8003566:	42a3      	cmp	r3, r4
 8003568:	db01      	blt.n	800356e <__sfputc_r+0x16>
 800356a:	290a      	cmp	r1, #10
 800356c:	d103      	bne.n	8003576 <__sfputc_r+0x1e>
 800356e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003572:	f000 baef 	b.w	8003b54 <__swbuf_r>
 8003576:	6813      	ldr	r3, [r2, #0]
 8003578:	1c58      	adds	r0, r3, #1
 800357a:	6010      	str	r0, [r2, #0]
 800357c:	7019      	strb	r1, [r3, #0]
 800357e:	4608      	mov	r0, r1
 8003580:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003584:	4770      	bx	lr

08003586 <__sfputs_r>:
 8003586:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003588:	4606      	mov	r6, r0
 800358a:	460f      	mov	r7, r1
 800358c:	4614      	mov	r4, r2
 800358e:	18d5      	adds	r5, r2, r3
 8003590:	42ac      	cmp	r4, r5
 8003592:	d101      	bne.n	8003598 <__sfputs_r+0x12>
 8003594:	2000      	movs	r0, #0
 8003596:	e007      	b.n	80035a8 <__sfputs_r+0x22>
 8003598:	f814 1b01 	ldrb.w	r1, [r4], #1
 800359c:	463a      	mov	r2, r7
 800359e:	4630      	mov	r0, r6
 80035a0:	f7ff ffda 	bl	8003558 <__sfputc_r>
 80035a4:	1c43      	adds	r3, r0, #1
 80035a6:	d1f3      	bne.n	8003590 <__sfputs_r+0xa>
 80035a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080035ac <_vfiprintf_r>:
 80035ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b0:	460d      	mov	r5, r1
 80035b2:	b09d      	sub	sp, #116	; 0x74
 80035b4:	4614      	mov	r4, r2
 80035b6:	4698      	mov	r8, r3
 80035b8:	4606      	mov	r6, r0
 80035ba:	b118      	cbz	r0, 80035c4 <_vfiprintf_r+0x18>
 80035bc:	6983      	ldr	r3, [r0, #24]
 80035be:	b90b      	cbnz	r3, 80035c4 <_vfiprintf_r+0x18>
 80035c0:	f000 fcaa 	bl	8003f18 <__sinit>
 80035c4:	4b89      	ldr	r3, [pc, #548]	; (80037ec <_vfiprintf_r+0x240>)
 80035c6:	429d      	cmp	r5, r3
 80035c8:	d11b      	bne.n	8003602 <_vfiprintf_r+0x56>
 80035ca:	6875      	ldr	r5, [r6, #4]
 80035cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035ce:	07d9      	lsls	r1, r3, #31
 80035d0:	d405      	bmi.n	80035de <_vfiprintf_r+0x32>
 80035d2:	89ab      	ldrh	r3, [r5, #12]
 80035d4:	059a      	lsls	r2, r3, #22
 80035d6:	d402      	bmi.n	80035de <_vfiprintf_r+0x32>
 80035d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80035da:	f000 fd3b 	bl	8004054 <__retarget_lock_acquire_recursive>
 80035de:	89ab      	ldrh	r3, [r5, #12]
 80035e0:	071b      	lsls	r3, r3, #28
 80035e2:	d501      	bpl.n	80035e8 <_vfiprintf_r+0x3c>
 80035e4:	692b      	ldr	r3, [r5, #16]
 80035e6:	b9eb      	cbnz	r3, 8003624 <_vfiprintf_r+0x78>
 80035e8:	4629      	mov	r1, r5
 80035ea:	4630      	mov	r0, r6
 80035ec:	f000 fb04 	bl	8003bf8 <__swsetup_r>
 80035f0:	b1c0      	cbz	r0, 8003624 <_vfiprintf_r+0x78>
 80035f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80035f4:	07dc      	lsls	r4, r3, #31
 80035f6:	d50e      	bpl.n	8003616 <_vfiprintf_r+0x6a>
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80035fc:	b01d      	add	sp, #116	; 0x74
 80035fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003602:	4b7b      	ldr	r3, [pc, #492]	; (80037f0 <_vfiprintf_r+0x244>)
 8003604:	429d      	cmp	r5, r3
 8003606:	d101      	bne.n	800360c <_vfiprintf_r+0x60>
 8003608:	68b5      	ldr	r5, [r6, #8]
 800360a:	e7df      	b.n	80035cc <_vfiprintf_r+0x20>
 800360c:	4b79      	ldr	r3, [pc, #484]	; (80037f4 <_vfiprintf_r+0x248>)
 800360e:	429d      	cmp	r5, r3
 8003610:	bf08      	it	eq
 8003612:	68f5      	ldreq	r5, [r6, #12]
 8003614:	e7da      	b.n	80035cc <_vfiprintf_r+0x20>
 8003616:	89ab      	ldrh	r3, [r5, #12]
 8003618:	0598      	lsls	r0, r3, #22
 800361a:	d4ed      	bmi.n	80035f8 <_vfiprintf_r+0x4c>
 800361c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800361e:	f000 fd1a 	bl	8004056 <__retarget_lock_release_recursive>
 8003622:	e7e9      	b.n	80035f8 <_vfiprintf_r+0x4c>
 8003624:	2300      	movs	r3, #0
 8003626:	9309      	str	r3, [sp, #36]	; 0x24
 8003628:	2320      	movs	r3, #32
 800362a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800362e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003632:	2330      	movs	r3, #48	; 0x30
 8003634:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80037f8 <_vfiprintf_r+0x24c>
 8003638:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800363c:	f04f 0901 	mov.w	r9, #1
 8003640:	4623      	mov	r3, r4
 8003642:	469a      	mov	sl, r3
 8003644:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003648:	b10a      	cbz	r2, 800364e <_vfiprintf_r+0xa2>
 800364a:	2a25      	cmp	r2, #37	; 0x25
 800364c:	d1f9      	bne.n	8003642 <_vfiprintf_r+0x96>
 800364e:	ebba 0b04 	subs.w	fp, sl, r4
 8003652:	d00b      	beq.n	800366c <_vfiprintf_r+0xc0>
 8003654:	465b      	mov	r3, fp
 8003656:	4622      	mov	r2, r4
 8003658:	4629      	mov	r1, r5
 800365a:	4630      	mov	r0, r6
 800365c:	f7ff ff93 	bl	8003586 <__sfputs_r>
 8003660:	3001      	adds	r0, #1
 8003662:	f000 80aa 	beq.w	80037ba <_vfiprintf_r+0x20e>
 8003666:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003668:	445a      	add	r2, fp
 800366a:	9209      	str	r2, [sp, #36]	; 0x24
 800366c:	f89a 3000 	ldrb.w	r3, [sl]
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 80a2 	beq.w	80037ba <_vfiprintf_r+0x20e>
 8003676:	2300      	movs	r3, #0
 8003678:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800367c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003680:	f10a 0a01 	add.w	sl, sl, #1
 8003684:	9304      	str	r3, [sp, #16]
 8003686:	9307      	str	r3, [sp, #28]
 8003688:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800368c:	931a      	str	r3, [sp, #104]	; 0x68
 800368e:	4654      	mov	r4, sl
 8003690:	2205      	movs	r2, #5
 8003692:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003696:	4858      	ldr	r0, [pc, #352]	; (80037f8 <_vfiprintf_r+0x24c>)
 8003698:	f7fc fda2 	bl	80001e0 <memchr>
 800369c:	9a04      	ldr	r2, [sp, #16]
 800369e:	b9d8      	cbnz	r0, 80036d8 <_vfiprintf_r+0x12c>
 80036a0:	06d1      	lsls	r1, r2, #27
 80036a2:	bf44      	itt	mi
 80036a4:	2320      	movmi	r3, #32
 80036a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036aa:	0713      	lsls	r3, r2, #28
 80036ac:	bf44      	itt	mi
 80036ae:	232b      	movmi	r3, #43	; 0x2b
 80036b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80036b4:	f89a 3000 	ldrb.w	r3, [sl]
 80036b8:	2b2a      	cmp	r3, #42	; 0x2a
 80036ba:	d015      	beq.n	80036e8 <_vfiprintf_r+0x13c>
 80036bc:	9a07      	ldr	r2, [sp, #28]
 80036be:	4654      	mov	r4, sl
 80036c0:	2000      	movs	r0, #0
 80036c2:	f04f 0c0a 	mov.w	ip, #10
 80036c6:	4621      	mov	r1, r4
 80036c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036cc:	3b30      	subs	r3, #48	; 0x30
 80036ce:	2b09      	cmp	r3, #9
 80036d0:	d94e      	bls.n	8003770 <_vfiprintf_r+0x1c4>
 80036d2:	b1b0      	cbz	r0, 8003702 <_vfiprintf_r+0x156>
 80036d4:	9207      	str	r2, [sp, #28]
 80036d6:	e014      	b.n	8003702 <_vfiprintf_r+0x156>
 80036d8:	eba0 0308 	sub.w	r3, r0, r8
 80036dc:	fa09 f303 	lsl.w	r3, r9, r3
 80036e0:	4313      	orrs	r3, r2
 80036e2:	9304      	str	r3, [sp, #16]
 80036e4:	46a2      	mov	sl, r4
 80036e6:	e7d2      	b.n	800368e <_vfiprintf_r+0xe2>
 80036e8:	9b03      	ldr	r3, [sp, #12]
 80036ea:	1d19      	adds	r1, r3, #4
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	9103      	str	r1, [sp, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bfbb      	ittet	lt
 80036f4:	425b      	neglt	r3, r3
 80036f6:	f042 0202 	orrlt.w	r2, r2, #2
 80036fa:	9307      	strge	r3, [sp, #28]
 80036fc:	9307      	strlt	r3, [sp, #28]
 80036fe:	bfb8      	it	lt
 8003700:	9204      	strlt	r2, [sp, #16]
 8003702:	7823      	ldrb	r3, [r4, #0]
 8003704:	2b2e      	cmp	r3, #46	; 0x2e
 8003706:	d10c      	bne.n	8003722 <_vfiprintf_r+0x176>
 8003708:	7863      	ldrb	r3, [r4, #1]
 800370a:	2b2a      	cmp	r3, #42	; 0x2a
 800370c:	d135      	bne.n	800377a <_vfiprintf_r+0x1ce>
 800370e:	9b03      	ldr	r3, [sp, #12]
 8003710:	1d1a      	adds	r2, r3, #4
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	9203      	str	r2, [sp, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	bfb8      	it	lt
 800371a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800371e:	3402      	adds	r4, #2
 8003720:	9305      	str	r3, [sp, #20]
 8003722:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003808 <_vfiprintf_r+0x25c>
 8003726:	7821      	ldrb	r1, [r4, #0]
 8003728:	2203      	movs	r2, #3
 800372a:	4650      	mov	r0, sl
 800372c:	f7fc fd58 	bl	80001e0 <memchr>
 8003730:	b140      	cbz	r0, 8003744 <_vfiprintf_r+0x198>
 8003732:	2340      	movs	r3, #64	; 0x40
 8003734:	eba0 000a 	sub.w	r0, r0, sl
 8003738:	fa03 f000 	lsl.w	r0, r3, r0
 800373c:	9b04      	ldr	r3, [sp, #16]
 800373e:	4303      	orrs	r3, r0
 8003740:	3401      	adds	r4, #1
 8003742:	9304      	str	r3, [sp, #16]
 8003744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003748:	482c      	ldr	r0, [pc, #176]	; (80037fc <_vfiprintf_r+0x250>)
 800374a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800374e:	2206      	movs	r2, #6
 8003750:	f7fc fd46 	bl	80001e0 <memchr>
 8003754:	2800      	cmp	r0, #0
 8003756:	d03f      	beq.n	80037d8 <_vfiprintf_r+0x22c>
 8003758:	4b29      	ldr	r3, [pc, #164]	; (8003800 <_vfiprintf_r+0x254>)
 800375a:	bb1b      	cbnz	r3, 80037a4 <_vfiprintf_r+0x1f8>
 800375c:	9b03      	ldr	r3, [sp, #12]
 800375e:	3307      	adds	r3, #7
 8003760:	f023 0307 	bic.w	r3, r3, #7
 8003764:	3308      	adds	r3, #8
 8003766:	9303      	str	r3, [sp, #12]
 8003768:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800376a:	443b      	add	r3, r7
 800376c:	9309      	str	r3, [sp, #36]	; 0x24
 800376e:	e767      	b.n	8003640 <_vfiprintf_r+0x94>
 8003770:	fb0c 3202 	mla	r2, ip, r2, r3
 8003774:	460c      	mov	r4, r1
 8003776:	2001      	movs	r0, #1
 8003778:	e7a5      	b.n	80036c6 <_vfiprintf_r+0x11a>
 800377a:	2300      	movs	r3, #0
 800377c:	3401      	adds	r4, #1
 800377e:	9305      	str	r3, [sp, #20]
 8003780:	4619      	mov	r1, r3
 8003782:	f04f 0c0a 	mov.w	ip, #10
 8003786:	4620      	mov	r0, r4
 8003788:	f810 2b01 	ldrb.w	r2, [r0], #1
 800378c:	3a30      	subs	r2, #48	; 0x30
 800378e:	2a09      	cmp	r2, #9
 8003790:	d903      	bls.n	800379a <_vfiprintf_r+0x1ee>
 8003792:	2b00      	cmp	r3, #0
 8003794:	d0c5      	beq.n	8003722 <_vfiprintf_r+0x176>
 8003796:	9105      	str	r1, [sp, #20]
 8003798:	e7c3      	b.n	8003722 <_vfiprintf_r+0x176>
 800379a:	fb0c 2101 	mla	r1, ip, r1, r2
 800379e:	4604      	mov	r4, r0
 80037a0:	2301      	movs	r3, #1
 80037a2:	e7f0      	b.n	8003786 <_vfiprintf_r+0x1da>
 80037a4:	ab03      	add	r3, sp, #12
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	462a      	mov	r2, r5
 80037aa:	4b16      	ldr	r3, [pc, #88]	; (8003804 <_vfiprintf_r+0x258>)
 80037ac:	a904      	add	r1, sp, #16
 80037ae:	4630      	mov	r0, r6
 80037b0:	f3af 8000 	nop.w
 80037b4:	4607      	mov	r7, r0
 80037b6:	1c78      	adds	r0, r7, #1
 80037b8:	d1d6      	bne.n	8003768 <_vfiprintf_r+0x1bc>
 80037ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80037bc:	07d9      	lsls	r1, r3, #31
 80037be:	d405      	bmi.n	80037cc <_vfiprintf_r+0x220>
 80037c0:	89ab      	ldrh	r3, [r5, #12]
 80037c2:	059a      	lsls	r2, r3, #22
 80037c4:	d402      	bmi.n	80037cc <_vfiprintf_r+0x220>
 80037c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037c8:	f000 fc45 	bl	8004056 <__retarget_lock_release_recursive>
 80037cc:	89ab      	ldrh	r3, [r5, #12]
 80037ce:	065b      	lsls	r3, r3, #25
 80037d0:	f53f af12 	bmi.w	80035f8 <_vfiprintf_r+0x4c>
 80037d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037d6:	e711      	b.n	80035fc <_vfiprintf_r+0x50>
 80037d8:	ab03      	add	r3, sp, #12
 80037da:	9300      	str	r3, [sp, #0]
 80037dc:	462a      	mov	r2, r5
 80037de:	4b09      	ldr	r3, [pc, #36]	; (8003804 <_vfiprintf_r+0x258>)
 80037e0:	a904      	add	r1, sp, #16
 80037e2:	4630      	mov	r0, r6
 80037e4:	f000 f880 	bl	80038e8 <_printf_i>
 80037e8:	e7e4      	b.n	80037b4 <_vfiprintf_r+0x208>
 80037ea:	bf00      	nop
 80037ec:	08004464 	.word	0x08004464
 80037f0:	08004484 	.word	0x08004484
 80037f4:	08004444 	.word	0x08004444
 80037f8:	0800440e 	.word	0x0800440e
 80037fc:	08004418 	.word	0x08004418
 8003800:	00000000 	.word	0x00000000
 8003804:	08003587 	.word	0x08003587
 8003808:	08004414 	.word	0x08004414

0800380c <_printf_common>:
 800380c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003810:	4616      	mov	r6, r2
 8003812:	4699      	mov	r9, r3
 8003814:	688a      	ldr	r2, [r1, #8]
 8003816:	690b      	ldr	r3, [r1, #16]
 8003818:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800381c:	4293      	cmp	r3, r2
 800381e:	bfb8      	it	lt
 8003820:	4613      	movlt	r3, r2
 8003822:	6033      	str	r3, [r6, #0]
 8003824:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003828:	4607      	mov	r7, r0
 800382a:	460c      	mov	r4, r1
 800382c:	b10a      	cbz	r2, 8003832 <_printf_common+0x26>
 800382e:	3301      	adds	r3, #1
 8003830:	6033      	str	r3, [r6, #0]
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	0699      	lsls	r1, r3, #26
 8003836:	bf42      	ittt	mi
 8003838:	6833      	ldrmi	r3, [r6, #0]
 800383a:	3302      	addmi	r3, #2
 800383c:	6033      	strmi	r3, [r6, #0]
 800383e:	6825      	ldr	r5, [r4, #0]
 8003840:	f015 0506 	ands.w	r5, r5, #6
 8003844:	d106      	bne.n	8003854 <_printf_common+0x48>
 8003846:	f104 0a19 	add.w	sl, r4, #25
 800384a:	68e3      	ldr	r3, [r4, #12]
 800384c:	6832      	ldr	r2, [r6, #0]
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	42ab      	cmp	r3, r5
 8003852:	dc26      	bgt.n	80038a2 <_printf_common+0x96>
 8003854:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003858:	1e13      	subs	r3, r2, #0
 800385a:	6822      	ldr	r2, [r4, #0]
 800385c:	bf18      	it	ne
 800385e:	2301      	movne	r3, #1
 8003860:	0692      	lsls	r2, r2, #26
 8003862:	d42b      	bmi.n	80038bc <_printf_common+0xb0>
 8003864:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003868:	4649      	mov	r1, r9
 800386a:	4638      	mov	r0, r7
 800386c:	47c0      	blx	r8
 800386e:	3001      	adds	r0, #1
 8003870:	d01e      	beq.n	80038b0 <_printf_common+0xa4>
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	68e5      	ldr	r5, [r4, #12]
 8003876:	6832      	ldr	r2, [r6, #0]
 8003878:	f003 0306 	and.w	r3, r3, #6
 800387c:	2b04      	cmp	r3, #4
 800387e:	bf08      	it	eq
 8003880:	1aad      	subeq	r5, r5, r2
 8003882:	68a3      	ldr	r3, [r4, #8]
 8003884:	6922      	ldr	r2, [r4, #16]
 8003886:	bf0c      	ite	eq
 8003888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800388c:	2500      	movne	r5, #0
 800388e:	4293      	cmp	r3, r2
 8003890:	bfc4      	itt	gt
 8003892:	1a9b      	subgt	r3, r3, r2
 8003894:	18ed      	addgt	r5, r5, r3
 8003896:	2600      	movs	r6, #0
 8003898:	341a      	adds	r4, #26
 800389a:	42b5      	cmp	r5, r6
 800389c:	d11a      	bne.n	80038d4 <_printf_common+0xc8>
 800389e:	2000      	movs	r0, #0
 80038a0:	e008      	b.n	80038b4 <_printf_common+0xa8>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4652      	mov	r2, sl
 80038a6:	4649      	mov	r1, r9
 80038a8:	4638      	mov	r0, r7
 80038aa:	47c0      	blx	r8
 80038ac:	3001      	adds	r0, #1
 80038ae:	d103      	bne.n	80038b8 <_printf_common+0xac>
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80038b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b8:	3501      	adds	r5, #1
 80038ba:	e7c6      	b.n	800384a <_printf_common+0x3e>
 80038bc:	18e1      	adds	r1, r4, r3
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	2030      	movs	r0, #48	; 0x30
 80038c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038c6:	4422      	add	r2, r4
 80038c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038d0:	3302      	adds	r3, #2
 80038d2:	e7c7      	b.n	8003864 <_printf_common+0x58>
 80038d4:	2301      	movs	r3, #1
 80038d6:	4622      	mov	r2, r4
 80038d8:	4649      	mov	r1, r9
 80038da:	4638      	mov	r0, r7
 80038dc:	47c0      	blx	r8
 80038de:	3001      	adds	r0, #1
 80038e0:	d0e6      	beq.n	80038b0 <_printf_common+0xa4>
 80038e2:	3601      	adds	r6, #1
 80038e4:	e7d9      	b.n	800389a <_printf_common+0x8e>
	...

080038e8 <_printf_i>:
 80038e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038ec:	7e0f      	ldrb	r7, [r1, #24]
 80038ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80038f0:	2f78      	cmp	r7, #120	; 0x78
 80038f2:	4691      	mov	r9, r2
 80038f4:	4680      	mov	r8, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	469a      	mov	sl, r3
 80038fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80038fe:	d807      	bhi.n	8003910 <_printf_i+0x28>
 8003900:	2f62      	cmp	r7, #98	; 0x62
 8003902:	d80a      	bhi.n	800391a <_printf_i+0x32>
 8003904:	2f00      	cmp	r7, #0
 8003906:	f000 80d8 	beq.w	8003aba <_printf_i+0x1d2>
 800390a:	2f58      	cmp	r7, #88	; 0x58
 800390c:	f000 80a3 	beq.w	8003a56 <_printf_i+0x16e>
 8003910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003914:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003918:	e03a      	b.n	8003990 <_printf_i+0xa8>
 800391a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800391e:	2b15      	cmp	r3, #21
 8003920:	d8f6      	bhi.n	8003910 <_printf_i+0x28>
 8003922:	a101      	add	r1, pc, #4	; (adr r1, 8003928 <_printf_i+0x40>)
 8003924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003928:	08003981 	.word	0x08003981
 800392c:	08003995 	.word	0x08003995
 8003930:	08003911 	.word	0x08003911
 8003934:	08003911 	.word	0x08003911
 8003938:	08003911 	.word	0x08003911
 800393c:	08003911 	.word	0x08003911
 8003940:	08003995 	.word	0x08003995
 8003944:	08003911 	.word	0x08003911
 8003948:	08003911 	.word	0x08003911
 800394c:	08003911 	.word	0x08003911
 8003950:	08003911 	.word	0x08003911
 8003954:	08003aa1 	.word	0x08003aa1
 8003958:	080039c5 	.word	0x080039c5
 800395c:	08003a83 	.word	0x08003a83
 8003960:	08003911 	.word	0x08003911
 8003964:	08003911 	.word	0x08003911
 8003968:	08003ac3 	.word	0x08003ac3
 800396c:	08003911 	.word	0x08003911
 8003970:	080039c5 	.word	0x080039c5
 8003974:	08003911 	.word	0x08003911
 8003978:	08003911 	.word	0x08003911
 800397c:	08003a8b 	.word	0x08003a8b
 8003980:	682b      	ldr	r3, [r5, #0]
 8003982:	1d1a      	adds	r2, r3, #4
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	602a      	str	r2, [r5, #0]
 8003988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800398c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003990:	2301      	movs	r3, #1
 8003992:	e0a3      	b.n	8003adc <_printf_i+0x1f4>
 8003994:	6820      	ldr	r0, [r4, #0]
 8003996:	6829      	ldr	r1, [r5, #0]
 8003998:	0606      	lsls	r6, r0, #24
 800399a:	f101 0304 	add.w	r3, r1, #4
 800399e:	d50a      	bpl.n	80039b6 <_printf_i+0xce>
 80039a0:	680e      	ldr	r6, [r1, #0]
 80039a2:	602b      	str	r3, [r5, #0]
 80039a4:	2e00      	cmp	r6, #0
 80039a6:	da03      	bge.n	80039b0 <_printf_i+0xc8>
 80039a8:	232d      	movs	r3, #45	; 0x2d
 80039aa:	4276      	negs	r6, r6
 80039ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039b0:	485e      	ldr	r0, [pc, #376]	; (8003b2c <_printf_i+0x244>)
 80039b2:	230a      	movs	r3, #10
 80039b4:	e019      	b.n	80039ea <_printf_i+0x102>
 80039b6:	680e      	ldr	r6, [r1, #0]
 80039b8:	602b      	str	r3, [r5, #0]
 80039ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039be:	bf18      	it	ne
 80039c0:	b236      	sxthne	r6, r6
 80039c2:	e7ef      	b.n	80039a4 <_printf_i+0xbc>
 80039c4:	682b      	ldr	r3, [r5, #0]
 80039c6:	6820      	ldr	r0, [r4, #0]
 80039c8:	1d19      	adds	r1, r3, #4
 80039ca:	6029      	str	r1, [r5, #0]
 80039cc:	0601      	lsls	r1, r0, #24
 80039ce:	d501      	bpl.n	80039d4 <_printf_i+0xec>
 80039d0:	681e      	ldr	r6, [r3, #0]
 80039d2:	e002      	b.n	80039da <_printf_i+0xf2>
 80039d4:	0646      	lsls	r6, r0, #25
 80039d6:	d5fb      	bpl.n	80039d0 <_printf_i+0xe8>
 80039d8:	881e      	ldrh	r6, [r3, #0]
 80039da:	4854      	ldr	r0, [pc, #336]	; (8003b2c <_printf_i+0x244>)
 80039dc:	2f6f      	cmp	r7, #111	; 0x6f
 80039de:	bf0c      	ite	eq
 80039e0:	2308      	moveq	r3, #8
 80039e2:	230a      	movne	r3, #10
 80039e4:	2100      	movs	r1, #0
 80039e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80039ea:	6865      	ldr	r5, [r4, #4]
 80039ec:	60a5      	str	r5, [r4, #8]
 80039ee:	2d00      	cmp	r5, #0
 80039f0:	bfa2      	ittt	ge
 80039f2:	6821      	ldrge	r1, [r4, #0]
 80039f4:	f021 0104 	bicge.w	r1, r1, #4
 80039f8:	6021      	strge	r1, [r4, #0]
 80039fa:	b90e      	cbnz	r6, 8003a00 <_printf_i+0x118>
 80039fc:	2d00      	cmp	r5, #0
 80039fe:	d04d      	beq.n	8003a9c <_printf_i+0x1b4>
 8003a00:	4615      	mov	r5, r2
 8003a02:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a06:	fb03 6711 	mls	r7, r3, r1, r6
 8003a0a:	5dc7      	ldrb	r7, [r0, r7]
 8003a0c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a10:	4637      	mov	r7, r6
 8003a12:	42bb      	cmp	r3, r7
 8003a14:	460e      	mov	r6, r1
 8003a16:	d9f4      	bls.n	8003a02 <_printf_i+0x11a>
 8003a18:	2b08      	cmp	r3, #8
 8003a1a:	d10b      	bne.n	8003a34 <_printf_i+0x14c>
 8003a1c:	6823      	ldr	r3, [r4, #0]
 8003a1e:	07de      	lsls	r6, r3, #31
 8003a20:	d508      	bpl.n	8003a34 <_printf_i+0x14c>
 8003a22:	6923      	ldr	r3, [r4, #16]
 8003a24:	6861      	ldr	r1, [r4, #4]
 8003a26:	4299      	cmp	r1, r3
 8003a28:	bfde      	ittt	le
 8003a2a:	2330      	movle	r3, #48	; 0x30
 8003a2c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a30:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003a34:	1b52      	subs	r2, r2, r5
 8003a36:	6122      	str	r2, [r4, #16]
 8003a38:	f8cd a000 	str.w	sl, [sp]
 8003a3c:	464b      	mov	r3, r9
 8003a3e:	aa03      	add	r2, sp, #12
 8003a40:	4621      	mov	r1, r4
 8003a42:	4640      	mov	r0, r8
 8003a44:	f7ff fee2 	bl	800380c <_printf_common>
 8003a48:	3001      	adds	r0, #1
 8003a4a:	d14c      	bne.n	8003ae6 <_printf_i+0x1fe>
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003a50:	b004      	add	sp, #16
 8003a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a56:	4835      	ldr	r0, [pc, #212]	; (8003b2c <_printf_i+0x244>)
 8003a58:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003a5c:	6829      	ldr	r1, [r5, #0]
 8003a5e:	6823      	ldr	r3, [r4, #0]
 8003a60:	f851 6b04 	ldr.w	r6, [r1], #4
 8003a64:	6029      	str	r1, [r5, #0]
 8003a66:	061d      	lsls	r5, r3, #24
 8003a68:	d514      	bpl.n	8003a94 <_printf_i+0x1ac>
 8003a6a:	07df      	lsls	r7, r3, #31
 8003a6c:	bf44      	itt	mi
 8003a6e:	f043 0320 	orrmi.w	r3, r3, #32
 8003a72:	6023      	strmi	r3, [r4, #0]
 8003a74:	b91e      	cbnz	r6, 8003a7e <_printf_i+0x196>
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	f023 0320 	bic.w	r3, r3, #32
 8003a7c:	6023      	str	r3, [r4, #0]
 8003a7e:	2310      	movs	r3, #16
 8003a80:	e7b0      	b.n	80039e4 <_printf_i+0xfc>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	f043 0320 	orr.w	r3, r3, #32
 8003a88:	6023      	str	r3, [r4, #0]
 8003a8a:	2378      	movs	r3, #120	; 0x78
 8003a8c:	4828      	ldr	r0, [pc, #160]	; (8003b30 <_printf_i+0x248>)
 8003a8e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a92:	e7e3      	b.n	8003a5c <_printf_i+0x174>
 8003a94:	0659      	lsls	r1, r3, #25
 8003a96:	bf48      	it	mi
 8003a98:	b2b6      	uxthmi	r6, r6
 8003a9a:	e7e6      	b.n	8003a6a <_printf_i+0x182>
 8003a9c:	4615      	mov	r5, r2
 8003a9e:	e7bb      	b.n	8003a18 <_printf_i+0x130>
 8003aa0:	682b      	ldr	r3, [r5, #0]
 8003aa2:	6826      	ldr	r6, [r4, #0]
 8003aa4:	6961      	ldr	r1, [r4, #20]
 8003aa6:	1d18      	adds	r0, r3, #4
 8003aa8:	6028      	str	r0, [r5, #0]
 8003aaa:	0635      	lsls	r5, r6, #24
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	d501      	bpl.n	8003ab4 <_printf_i+0x1cc>
 8003ab0:	6019      	str	r1, [r3, #0]
 8003ab2:	e002      	b.n	8003aba <_printf_i+0x1d2>
 8003ab4:	0670      	lsls	r0, r6, #25
 8003ab6:	d5fb      	bpl.n	8003ab0 <_printf_i+0x1c8>
 8003ab8:	8019      	strh	r1, [r3, #0]
 8003aba:	2300      	movs	r3, #0
 8003abc:	6123      	str	r3, [r4, #16]
 8003abe:	4615      	mov	r5, r2
 8003ac0:	e7ba      	b.n	8003a38 <_printf_i+0x150>
 8003ac2:	682b      	ldr	r3, [r5, #0]
 8003ac4:	1d1a      	adds	r2, r3, #4
 8003ac6:	602a      	str	r2, [r5, #0]
 8003ac8:	681d      	ldr	r5, [r3, #0]
 8003aca:	6862      	ldr	r2, [r4, #4]
 8003acc:	2100      	movs	r1, #0
 8003ace:	4628      	mov	r0, r5
 8003ad0:	f7fc fb86 	bl	80001e0 <memchr>
 8003ad4:	b108      	cbz	r0, 8003ada <_printf_i+0x1f2>
 8003ad6:	1b40      	subs	r0, r0, r5
 8003ad8:	6060      	str	r0, [r4, #4]
 8003ada:	6863      	ldr	r3, [r4, #4]
 8003adc:	6123      	str	r3, [r4, #16]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ae4:	e7a8      	b.n	8003a38 <_printf_i+0x150>
 8003ae6:	6923      	ldr	r3, [r4, #16]
 8003ae8:	462a      	mov	r2, r5
 8003aea:	4649      	mov	r1, r9
 8003aec:	4640      	mov	r0, r8
 8003aee:	47d0      	blx	sl
 8003af0:	3001      	adds	r0, #1
 8003af2:	d0ab      	beq.n	8003a4c <_printf_i+0x164>
 8003af4:	6823      	ldr	r3, [r4, #0]
 8003af6:	079b      	lsls	r3, r3, #30
 8003af8:	d413      	bmi.n	8003b22 <_printf_i+0x23a>
 8003afa:	68e0      	ldr	r0, [r4, #12]
 8003afc:	9b03      	ldr	r3, [sp, #12]
 8003afe:	4298      	cmp	r0, r3
 8003b00:	bfb8      	it	lt
 8003b02:	4618      	movlt	r0, r3
 8003b04:	e7a4      	b.n	8003a50 <_printf_i+0x168>
 8003b06:	2301      	movs	r3, #1
 8003b08:	4632      	mov	r2, r6
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	4640      	mov	r0, r8
 8003b0e:	47d0      	blx	sl
 8003b10:	3001      	adds	r0, #1
 8003b12:	d09b      	beq.n	8003a4c <_printf_i+0x164>
 8003b14:	3501      	adds	r5, #1
 8003b16:	68e3      	ldr	r3, [r4, #12]
 8003b18:	9903      	ldr	r1, [sp, #12]
 8003b1a:	1a5b      	subs	r3, r3, r1
 8003b1c:	42ab      	cmp	r3, r5
 8003b1e:	dcf2      	bgt.n	8003b06 <_printf_i+0x21e>
 8003b20:	e7eb      	b.n	8003afa <_printf_i+0x212>
 8003b22:	2500      	movs	r5, #0
 8003b24:	f104 0619 	add.w	r6, r4, #25
 8003b28:	e7f5      	b.n	8003b16 <_printf_i+0x22e>
 8003b2a:	bf00      	nop
 8003b2c:	0800441f 	.word	0x0800441f
 8003b30:	08004430 	.word	0x08004430

08003b34 <_sbrk_r>:
 8003b34:	b538      	push	{r3, r4, r5, lr}
 8003b36:	4d06      	ldr	r5, [pc, #24]	; (8003b50 <_sbrk_r+0x1c>)
 8003b38:	2300      	movs	r3, #0
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	4608      	mov	r0, r1
 8003b3e:	602b      	str	r3, [r5, #0]
 8003b40:	f7fd f892 	bl	8000c68 <_sbrk>
 8003b44:	1c43      	adds	r3, r0, #1
 8003b46:	d102      	bne.n	8003b4e <_sbrk_r+0x1a>
 8003b48:	682b      	ldr	r3, [r5, #0]
 8003b4a:	b103      	cbz	r3, 8003b4e <_sbrk_r+0x1a>
 8003b4c:	6023      	str	r3, [r4, #0]
 8003b4e:	bd38      	pop	{r3, r4, r5, pc}
 8003b50:	200001b0 	.word	0x200001b0

08003b54 <__swbuf_r>:
 8003b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b56:	460e      	mov	r6, r1
 8003b58:	4614      	mov	r4, r2
 8003b5a:	4605      	mov	r5, r0
 8003b5c:	b118      	cbz	r0, 8003b66 <__swbuf_r+0x12>
 8003b5e:	6983      	ldr	r3, [r0, #24]
 8003b60:	b90b      	cbnz	r3, 8003b66 <__swbuf_r+0x12>
 8003b62:	f000 f9d9 	bl	8003f18 <__sinit>
 8003b66:	4b21      	ldr	r3, [pc, #132]	; (8003bec <__swbuf_r+0x98>)
 8003b68:	429c      	cmp	r4, r3
 8003b6a:	d12b      	bne.n	8003bc4 <__swbuf_r+0x70>
 8003b6c:	686c      	ldr	r4, [r5, #4]
 8003b6e:	69a3      	ldr	r3, [r4, #24]
 8003b70:	60a3      	str	r3, [r4, #8]
 8003b72:	89a3      	ldrh	r3, [r4, #12]
 8003b74:	071a      	lsls	r2, r3, #28
 8003b76:	d52f      	bpl.n	8003bd8 <__swbuf_r+0x84>
 8003b78:	6923      	ldr	r3, [r4, #16]
 8003b7a:	b36b      	cbz	r3, 8003bd8 <__swbuf_r+0x84>
 8003b7c:	6923      	ldr	r3, [r4, #16]
 8003b7e:	6820      	ldr	r0, [r4, #0]
 8003b80:	1ac0      	subs	r0, r0, r3
 8003b82:	6963      	ldr	r3, [r4, #20]
 8003b84:	b2f6      	uxtb	r6, r6
 8003b86:	4283      	cmp	r3, r0
 8003b88:	4637      	mov	r7, r6
 8003b8a:	dc04      	bgt.n	8003b96 <__swbuf_r+0x42>
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	4628      	mov	r0, r5
 8003b90:	f000 f92e 	bl	8003df0 <_fflush_r>
 8003b94:	bb30      	cbnz	r0, 8003be4 <__swbuf_r+0x90>
 8003b96:	68a3      	ldr	r3, [r4, #8]
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	60a3      	str	r3, [r4, #8]
 8003b9c:	6823      	ldr	r3, [r4, #0]
 8003b9e:	1c5a      	adds	r2, r3, #1
 8003ba0:	6022      	str	r2, [r4, #0]
 8003ba2:	701e      	strb	r6, [r3, #0]
 8003ba4:	6963      	ldr	r3, [r4, #20]
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	4283      	cmp	r3, r0
 8003baa:	d004      	beq.n	8003bb6 <__swbuf_r+0x62>
 8003bac:	89a3      	ldrh	r3, [r4, #12]
 8003bae:	07db      	lsls	r3, r3, #31
 8003bb0:	d506      	bpl.n	8003bc0 <__swbuf_r+0x6c>
 8003bb2:	2e0a      	cmp	r6, #10
 8003bb4:	d104      	bne.n	8003bc0 <__swbuf_r+0x6c>
 8003bb6:	4621      	mov	r1, r4
 8003bb8:	4628      	mov	r0, r5
 8003bba:	f000 f919 	bl	8003df0 <_fflush_r>
 8003bbe:	b988      	cbnz	r0, 8003be4 <__swbuf_r+0x90>
 8003bc0:	4638      	mov	r0, r7
 8003bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <__swbuf_r+0x9c>)
 8003bc6:	429c      	cmp	r4, r3
 8003bc8:	d101      	bne.n	8003bce <__swbuf_r+0x7a>
 8003bca:	68ac      	ldr	r4, [r5, #8]
 8003bcc:	e7cf      	b.n	8003b6e <__swbuf_r+0x1a>
 8003bce:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <__swbuf_r+0xa0>)
 8003bd0:	429c      	cmp	r4, r3
 8003bd2:	bf08      	it	eq
 8003bd4:	68ec      	ldreq	r4, [r5, #12]
 8003bd6:	e7ca      	b.n	8003b6e <__swbuf_r+0x1a>
 8003bd8:	4621      	mov	r1, r4
 8003bda:	4628      	mov	r0, r5
 8003bdc:	f000 f80c 	bl	8003bf8 <__swsetup_r>
 8003be0:	2800      	cmp	r0, #0
 8003be2:	d0cb      	beq.n	8003b7c <__swbuf_r+0x28>
 8003be4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8003be8:	e7ea      	b.n	8003bc0 <__swbuf_r+0x6c>
 8003bea:	bf00      	nop
 8003bec:	08004464 	.word	0x08004464
 8003bf0:	08004484 	.word	0x08004484
 8003bf4:	08004444 	.word	0x08004444

08003bf8 <__swsetup_r>:
 8003bf8:	4b32      	ldr	r3, [pc, #200]	; (8003cc4 <__swsetup_r+0xcc>)
 8003bfa:	b570      	push	{r4, r5, r6, lr}
 8003bfc:	681d      	ldr	r5, [r3, #0]
 8003bfe:	4606      	mov	r6, r0
 8003c00:	460c      	mov	r4, r1
 8003c02:	b125      	cbz	r5, 8003c0e <__swsetup_r+0x16>
 8003c04:	69ab      	ldr	r3, [r5, #24]
 8003c06:	b913      	cbnz	r3, 8003c0e <__swsetup_r+0x16>
 8003c08:	4628      	mov	r0, r5
 8003c0a:	f000 f985 	bl	8003f18 <__sinit>
 8003c0e:	4b2e      	ldr	r3, [pc, #184]	; (8003cc8 <__swsetup_r+0xd0>)
 8003c10:	429c      	cmp	r4, r3
 8003c12:	d10f      	bne.n	8003c34 <__swsetup_r+0x3c>
 8003c14:	686c      	ldr	r4, [r5, #4]
 8003c16:	89a3      	ldrh	r3, [r4, #12]
 8003c18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c1c:	0719      	lsls	r1, r3, #28
 8003c1e:	d42c      	bmi.n	8003c7a <__swsetup_r+0x82>
 8003c20:	06dd      	lsls	r5, r3, #27
 8003c22:	d411      	bmi.n	8003c48 <__swsetup_r+0x50>
 8003c24:	2309      	movs	r3, #9
 8003c26:	6033      	str	r3, [r6, #0]
 8003c28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003c2c:	81a3      	strh	r3, [r4, #12]
 8003c2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c32:	e03e      	b.n	8003cb2 <__swsetup_r+0xba>
 8003c34:	4b25      	ldr	r3, [pc, #148]	; (8003ccc <__swsetup_r+0xd4>)
 8003c36:	429c      	cmp	r4, r3
 8003c38:	d101      	bne.n	8003c3e <__swsetup_r+0x46>
 8003c3a:	68ac      	ldr	r4, [r5, #8]
 8003c3c:	e7eb      	b.n	8003c16 <__swsetup_r+0x1e>
 8003c3e:	4b24      	ldr	r3, [pc, #144]	; (8003cd0 <__swsetup_r+0xd8>)
 8003c40:	429c      	cmp	r4, r3
 8003c42:	bf08      	it	eq
 8003c44:	68ec      	ldreq	r4, [r5, #12]
 8003c46:	e7e6      	b.n	8003c16 <__swsetup_r+0x1e>
 8003c48:	0758      	lsls	r0, r3, #29
 8003c4a:	d512      	bpl.n	8003c72 <__swsetup_r+0x7a>
 8003c4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c4e:	b141      	cbz	r1, 8003c62 <__swsetup_r+0x6a>
 8003c50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c54:	4299      	cmp	r1, r3
 8003c56:	d002      	beq.n	8003c5e <__swsetup_r+0x66>
 8003c58:	4630      	mov	r0, r6
 8003c5a:	f7ff fb9d 	bl	8003398 <_free_r>
 8003c5e:	2300      	movs	r3, #0
 8003c60:	6363      	str	r3, [r4, #52]	; 0x34
 8003c62:	89a3      	ldrh	r3, [r4, #12]
 8003c64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c68:	81a3      	strh	r3, [r4, #12]
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	6063      	str	r3, [r4, #4]
 8003c6e:	6923      	ldr	r3, [r4, #16]
 8003c70:	6023      	str	r3, [r4, #0]
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	f043 0308 	orr.w	r3, r3, #8
 8003c78:	81a3      	strh	r3, [r4, #12]
 8003c7a:	6923      	ldr	r3, [r4, #16]
 8003c7c:	b94b      	cbnz	r3, 8003c92 <__swsetup_r+0x9a>
 8003c7e:	89a3      	ldrh	r3, [r4, #12]
 8003c80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c88:	d003      	beq.n	8003c92 <__swsetup_r+0x9a>
 8003c8a:	4621      	mov	r1, r4
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	f000 fa09 	bl	80040a4 <__smakebuf_r>
 8003c92:	89a0      	ldrh	r0, [r4, #12]
 8003c94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c98:	f010 0301 	ands.w	r3, r0, #1
 8003c9c:	d00a      	beq.n	8003cb4 <__swsetup_r+0xbc>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	60a3      	str	r3, [r4, #8]
 8003ca2:	6963      	ldr	r3, [r4, #20]
 8003ca4:	425b      	negs	r3, r3
 8003ca6:	61a3      	str	r3, [r4, #24]
 8003ca8:	6923      	ldr	r3, [r4, #16]
 8003caa:	b943      	cbnz	r3, 8003cbe <__swsetup_r+0xc6>
 8003cac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003cb0:	d1ba      	bne.n	8003c28 <__swsetup_r+0x30>
 8003cb2:	bd70      	pop	{r4, r5, r6, pc}
 8003cb4:	0781      	lsls	r1, r0, #30
 8003cb6:	bf58      	it	pl
 8003cb8:	6963      	ldrpl	r3, [r4, #20]
 8003cba:	60a3      	str	r3, [r4, #8]
 8003cbc:	e7f4      	b.n	8003ca8 <__swsetup_r+0xb0>
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	e7f7      	b.n	8003cb2 <__swsetup_r+0xba>
 8003cc2:	bf00      	nop
 8003cc4:	20000020 	.word	0x20000020
 8003cc8:	08004464 	.word	0x08004464
 8003ccc:	08004484 	.word	0x08004484
 8003cd0:	08004444 	.word	0x08004444

08003cd4 <abort>:
 8003cd4:	b508      	push	{r3, lr}
 8003cd6:	2006      	movs	r0, #6
 8003cd8:	f000 fa58 	bl	800418c <raise>
 8003cdc:	2001      	movs	r0, #1
 8003cde:	f7fc ff4b 	bl	8000b78 <_exit>
	...

08003ce4 <__sflush_r>:
 8003ce4:	898a      	ldrh	r2, [r1, #12]
 8003ce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cea:	4605      	mov	r5, r0
 8003cec:	0710      	lsls	r0, r2, #28
 8003cee:	460c      	mov	r4, r1
 8003cf0:	d458      	bmi.n	8003da4 <__sflush_r+0xc0>
 8003cf2:	684b      	ldr	r3, [r1, #4]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	dc05      	bgt.n	8003d04 <__sflush_r+0x20>
 8003cf8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	dc02      	bgt.n	8003d04 <__sflush_r+0x20>
 8003cfe:	2000      	movs	r0, #0
 8003d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d06:	2e00      	cmp	r6, #0
 8003d08:	d0f9      	beq.n	8003cfe <__sflush_r+0x1a>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d10:	682f      	ldr	r7, [r5, #0]
 8003d12:	602b      	str	r3, [r5, #0]
 8003d14:	d032      	beq.n	8003d7c <__sflush_r+0x98>
 8003d16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d18:	89a3      	ldrh	r3, [r4, #12]
 8003d1a:	075a      	lsls	r2, r3, #29
 8003d1c:	d505      	bpl.n	8003d2a <__sflush_r+0x46>
 8003d1e:	6863      	ldr	r3, [r4, #4]
 8003d20:	1ac0      	subs	r0, r0, r3
 8003d22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d24:	b10b      	cbz	r3, 8003d2a <__sflush_r+0x46>
 8003d26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d28:	1ac0      	subs	r0, r0, r3
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d30:	6a21      	ldr	r1, [r4, #32]
 8003d32:	4628      	mov	r0, r5
 8003d34:	47b0      	blx	r6
 8003d36:	1c43      	adds	r3, r0, #1
 8003d38:	89a3      	ldrh	r3, [r4, #12]
 8003d3a:	d106      	bne.n	8003d4a <__sflush_r+0x66>
 8003d3c:	6829      	ldr	r1, [r5, #0]
 8003d3e:	291d      	cmp	r1, #29
 8003d40:	d82c      	bhi.n	8003d9c <__sflush_r+0xb8>
 8003d42:	4a2a      	ldr	r2, [pc, #168]	; (8003dec <__sflush_r+0x108>)
 8003d44:	40ca      	lsrs	r2, r1
 8003d46:	07d6      	lsls	r6, r2, #31
 8003d48:	d528      	bpl.n	8003d9c <__sflush_r+0xb8>
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	6062      	str	r2, [r4, #4]
 8003d4e:	04d9      	lsls	r1, r3, #19
 8003d50:	6922      	ldr	r2, [r4, #16]
 8003d52:	6022      	str	r2, [r4, #0]
 8003d54:	d504      	bpl.n	8003d60 <__sflush_r+0x7c>
 8003d56:	1c42      	adds	r2, r0, #1
 8003d58:	d101      	bne.n	8003d5e <__sflush_r+0x7a>
 8003d5a:	682b      	ldr	r3, [r5, #0]
 8003d5c:	b903      	cbnz	r3, 8003d60 <__sflush_r+0x7c>
 8003d5e:	6560      	str	r0, [r4, #84]	; 0x54
 8003d60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d62:	602f      	str	r7, [r5, #0]
 8003d64:	2900      	cmp	r1, #0
 8003d66:	d0ca      	beq.n	8003cfe <__sflush_r+0x1a>
 8003d68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d6c:	4299      	cmp	r1, r3
 8003d6e:	d002      	beq.n	8003d76 <__sflush_r+0x92>
 8003d70:	4628      	mov	r0, r5
 8003d72:	f7ff fb11 	bl	8003398 <_free_r>
 8003d76:	2000      	movs	r0, #0
 8003d78:	6360      	str	r0, [r4, #52]	; 0x34
 8003d7a:	e7c1      	b.n	8003d00 <__sflush_r+0x1c>
 8003d7c:	6a21      	ldr	r1, [r4, #32]
 8003d7e:	2301      	movs	r3, #1
 8003d80:	4628      	mov	r0, r5
 8003d82:	47b0      	blx	r6
 8003d84:	1c41      	adds	r1, r0, #1
 8003d86:	d1c7      	bne.n	8003d18 <__sflush_r+0x34>
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d0c4      	beq.n	8003d18 <__sflush_r+0x34>
 8003d8e:	2b1d      	cmp	r3, #29
 8003d90:	d001      	beq.n	8003d96 <__sflush_r+0xb2>
 8003d92:	2b16      	cmp	r3, #22
 8003d94:	d101      	bne.n	8003d9a <__sflush_r+0xb6>
 8003d96:	602f      	str	r7, [r5, #0]
 8003d98:	e7b1      	b.n	8003cfe <__sflush_r+0x1a>
 8003d9a:	89a3      	ldrh	r3, [r4, #12]
 8003d9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003da0:	81a3      	strh	r3, [r4, #12]
 8003da2:	e7ad      	b.n	8003d00 <__sflush_r+0x1c>
 8003da4:	690f      	ldr	r7, [r1, #16]
 8003da6:	2f00      	cmp	r7, #0
 8003da8:	d0a9      	beq.n	8003cfe <__sflush_r+0x1a>
 8003daa:	0793      	lsls	r3, r2, #30
 8003dac:	680e      	ldr	r6, [r1, #0]
 8003dae:	bf08      	it	eq
 8003db0:	694b      	ldreq	r3, [r1, #20]
 8003db2:	600f      	str	r7, [r1, #0]
 8003db4:	bf18      	it	ne
 8003db6:	2300      	movne	r3, #0
 8003db8:	eba6 0807 	sub.w	r8, r6, r7
 8003dbc:	608b      	str	r3, [r1, #8]
 8003dbe:	f1b8 0f00 	cmp.w	r8, #0
 8003dc2:	dd9c      	ble.n	8003cfe <__sflush_r+0x1a>
 8003dc4:	6a21      	ldr	r1, [r4, #32]
 8003dc6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003dc8:	4643      	mov	r3, r8
 8003dca:	463a      	mov	r2, r7
 8003dcc:	4628      	mov	r0, r5
 8003dce:	47b0      	blx	r6
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	dc06      	bgt.n	8003de2 <__sflush_r+0xfe>
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dda:	81a3      	strh	r3, [r4, #12]
 8003ddc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003de0:	e78e      	b.n	8003d00 <__sflush_r+0x1c>
 8003de2:	4407      	add	r7, r0
 8003de4:	eba8 0800 	sub.w	r8, r8, r0
 8003de8:	e7e9      	b.n	8003dbe <__sflush_r+0xda>
 8003dea:	bf00      	nop
 8003dec:	20400001 	.word	0x20400001

08003df0 <_fflush_r>:
 8003df0:	b538      	push	{r3, r4, r5, lr}
 8003df2:	690b      	ldr	r3, [r1, #16]
 8003df4:	4605      	mov	r5, r0
 8003df6:	460c      	mov	r4, r1
 8003df8:	b913      	cbnz	r3, 8003e00 <_fflush_r+0x10>
 8003dfa:	2500      	movs	r5, #0
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	bd38      	pop	{r3, r4, r5, pc}
 8003e00:	b118      	cbz	r0, 8003e0a <_fflush_r+0x1a>
 8003e02:	6983      	ldr	r3, [r0, #24]
 8003e04:	b90b      	cbnz	r3, 8003e0a <_fflush_r+0x1a>
 8003e06:	f000 f887 	bl	8003f18 <__sinit>
 8003e0a:	4b14      	ldr	r3, [pc, #80]	; (8003e5c <_fflush_r+0x6c>)
 8003e0c:	429c      	cmp	r4, r3
 8003e0e:	d11b      	bne.n	8003e48 <_fflush_r+0x58>
 8003e10:	686c      	ldr	r4, [r5, #4]
 8003e12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d0ef      	beq.n	8003dfa <_fflush_r+0xa>
 8003e1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e1c:	07d0      	lsls	r0, r2, #31
 8003e1e:	d404      	bmi.n	8003e2a <_fflush_r+0x3a>
 8003e20:	0599      	lsls	r1, r3, #22
 8003e22:	d402      	bmi.n	8003e2a <_fflush_r+0x3a>
 8003e24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e26:	f000 f915 	bl	8004054 <__retarget_lock_acquire_recursive>
 8003e2a:	4628      	mov	r0, r5
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	f7ff ff59 	bl	8003ce4 <__sflush_r>
 8003e32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e34:	07da      	lsls	r2, r3, #31
 8003e36:	4605      	mov	r5, r0
 8003e38:	d4e0      	bmi.n	8003dfc <_fflush_r+0xc>
 8003e3a:	89a3      	ldrh	r3, [r4, #12]
 8003e3c:	059b      	lsls	r3, r3, #22
 8003e3e:	d4dd      	bmi.n	8003dfc <_fflush_r+0xc>
 8003e40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e42:	f000 f908 	bl	8004056 <__retarget_lock_release_recursive>
 8003e46:	e7d9      	b.n	8003dfc <_fflush_r+0xc>
 8003e48:	4b05      	ldr	r3, [pc, #20]	; (8003e60 <_fflush_r+0x70>)
 8003e4a:	429c      	cmp	r4, r3
 8003e4c:	d101      	bne.n	8003e52 <_fflush_r+0x62>
 8003e4e:	68ac      	ldr	r4, [r5, #8]
 8003e50:	e7df      	b.n	8003e12 <_fflush_r+0x22>
 8003e52:	4b04      	ldr	r3, [pc, #16]	; (8003e64 <_fflush_r+0x74>)
 8003e54:	429c      	cmp	r4, r3
 8003e56:	bf08      	it	eq
 8003e58:	68ec      	ldreq	r4, [r5, #12]
 8003e5a:	e7da      	b.n	8003e12 <_fflush_r+0x22>
 8003e5c:	08004464 	.word	0x08004464
 8003e60:	08004484 	.word	0x08004484
 8003e64:	08004444 	.word	0x08004444

08003e68 <std>:
 8003e68:	2300      	movs	r3, #0
 8003e6a:	b510      	push	{r4, lr}
 8003e6c:	4604      	mov	r4, r0
 8003e6e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e76:	6083      	str	r3, [r0, #8]
 8003e78:	8181      	strh	r1, [r0, #12]
 8003e7a:	6643      	str	r3, [r0, #100]	; 0x64
 8003e7c:	81c2      	strh	r2, [r0, #14]
 8003e7e:	6183      	str	r3, [r0, #24]
 8003e80:	4619      	mov	r1, r3
 8003e82:	2208      	movs	r2, #8
 8003e84:	305c      	adds	r0, #92	; 0x5c
 8003e86:	f7ff f9af 	bl	80031e8 <memset>
 8003e8a:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <std+0x38>)
 8003e8c:	6263      	str	r3, [r4, #36]	; 0x24
 8003e8e:	4b05      	ldr	r3, [pc, #20]	; (8003ea4 <std+0x3c>)
 8003e90:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e92:	4b05      	ldr	r3, [pc, #20]	; (8003ea8 <std+0x40>)
 8003e94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e96:	4b05      	ldr	r3, [pc, #20]	; (8003eac <std+0x44>)
 8003e98:	6224      	str	r4, [r4, #32]
 8003e9a:	6323      	str	r3, [r4, #48]	; 0x30
 8003e9c:	bd10      	pop	{r4, pc}
 8003e9e:	bf00      	nop
 8003ea0:	080041c5 	.word	0x080041c5
 8003ea4:	080041e7 	.word	0x080041e7
 8003ea8:	0800421f 	.word	0x0800421f
 8003eac:	08004243 	.word	0x08004243

08003eb0 <_cleanup_r>:
 8003eb0:	4901      	ldr	r1, [pc, #4]	; (8003eb8 <_cleanup_r+0x8>)
 8003eb2:	f000 b8af 	b.w	8004014 <_fwalk_reent>
 8003eb6:	bf00      	nop
 8003eb8:	08003df1 	.word	0x08003df1

08003ebc <__sfmoreglue>:
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	2268      	movs	r2, #104	; 0x68
 8003ec0:	1e4d      	subs	r5, r1, #1
 8003ec2:	4355      	muls	r5, r2
 8003ec4:	460e      	mov	r6, r1
 8003ec6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003eca:	f7ff fad1 	bl	8003470 <_malloc_r>
 8003ece:	4604      	mov	r4, r0
 8003ed0:	b140      	cbz	r0, 8003ee4 <__sfmoreglue+0x28>
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	e9c0 1600 	strd	r1, r6, [r0]
 8003ed8:	300c      	adds	r0, #12
 8003eda:	60a0      	str	r0, [r4, #8]
 8003edc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ee0:	f7ff f982 	bl	80031e8 <memset>
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	bd70      	pop	{r4, r5, r6, pc}

08003ee8 <__sfp_lock_acquire>:
 8003ee8:	4801      	ldr	r0, [pc, #4]	; (8003ef0 <__sfp_lock_acquire+0x8>)
 8003eea:	f000 b8b3 	b.w	8004054 <__retarget_lock_acquire_recursive>
 8003eee:	bf00      	nop
 8003ef0:	200001b5 	.word	0x200001b5

08003ef4 <__sfp_lock_release>:
 8003ef4:	4801      	ldr	r0, [pc, #4]	; (8003efc <__sfp_lock_release+0x8>)
 8003ef6:	f000 b8ae 	b.w	8004056 <__retarget_lock_release_recursive>
 8003efa:	bf00      	nop
 8003efc:	200001b5 	.word	0x200001b5

08003f00 <__sinit_lock_acquire>:
 8003f00:	4801      	ldr	r0, [pc, #4]	; (8003f08 <__sinit_lock_acquire+0x8>)
 8003f02:	f000 b8a7 	b.w	8004054 <__retarget_lock_acquire_recursive>
 8003f06:	bf00      	nop
 8003f08:	200001b6 	.word	0x200001b6

08003f0c <__sinit_lock_release>:
 8003f0c:	4801      	ldr	r0, [pc, #4]	; (8003f14 <__sinit_lock_release+0x8>)
 8003f0e:	f000 b8a2 	b.w	8004056 <__retarget_lock_release_recursive>
 8003f12:	bf00      	nop
 8003f14:	200001b6 	.word	0x200001b6

08003f18 <__sinit>:
 8003f18:	b510      	push	{r4, lr}
 8003f1a:	4604      	mov	r4, r0
 8003f1c:	f7ff fff0 	bl	8003f00 <__sinit_lock_acquire>
 8003f20:	69a3      	ldr	r3, [r4, #24]
 8003f22:	b11b      	cbz	r3, 8003f2c <__sinit+0x14>
 8003f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f28:	f7ff bff0 	b.w	8003f0c <__sinit_lock_release>
 8003f2c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f30:	6523      	str	r3, [r4, #80]	; 0x50
 8003f32:	4b13      	ldr	r3, [pc, #76]	; (8003f80 <__sinit+0x68>)
 8003f34:	4a13      	ldr	r2, [pc, #76]	; (8003f84 <__sinit+0x6c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f3a:	42a3      	cmp	r3, r4
 8003f3c:	bf04      	itt	eq
 8003f3e:	2301      	moveq	r3, #1
 8003f40:	61a3      	streq	r3, [r4, #24]
 8003f42:	4620      	mov	r0, r4
 8003f44:	f000 f820 	bl	8003f88 <__sfp>
 8003f48:	6060      	str	r0, [r4, #4]
 8003f4a:	4620      	mov	r0, r4
 8003f4c:	f000 f81c 	bl	8003f88 <__sfp>
 8003f50:	60a0      	str	r0, [r4, #8]
 8003f52:	4620      	mov	r0, r4
 8003f54:	f000 f818 	bl	8003f88 <__sfp>
 8003f58:	2200      	movs	r2, #0
 8003f5a:	60e0      	str	r0, [r4, #12]
 8003f5c:	2104      	movs	r1, #4
 8003f5e:	6860      	ldr	r0, [r4, #4]
 8003f60:	f7ff ff82 	bl	8003e68 <std>
 8003f64:	68a0      	ldr	r0, [r4, #8]
 8003f66:	2201      	movs	r2, #1
 8003f68:	2109      	movs	r1, #9
 8003f6a:	f7ff ff7d 	bl	8003e68 <std>
 8003f6e:	68e0      	ldr	r0, [r4, #12]
 8003f70:	2202      	movs	r2, #2
 8003f72:	2112      	movs	r1, #18
 8003f74:	f7ff ff78 	bl	8003e68 <std>
 8003f78:	2301      	movs	r3, #1
 8003f7a:	61a3      	str	r3, [r4, #24]
 8003f7c:	e7d2      	b.n	8003f24 <__sinit+0xc>
 8003f7e:	bf00      	nop
 8003f80:	0800435c 	.word	0x0800435c
 8003f84:	08003eb1 	.word	0x08003eb1

08003f88 <__sfp>:
 8003f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f8a:	4607      	mov	r7, r0
 8003f8c:	f7ff ffac 	bl	8003ee8 <__sfp_lock_acquire>
 8003f90:	4b1e      	ldr	r3, [pc, #120]	; (800400c <__sfp+0x84>)
 8003f92:	681e      	ldr	r6, [r3, #0]
 8003f94:	69b3      	ldr	r3, [r6, #24]
 8003f96:	b913      	cbnz	r3, 8003f9e <__sfp+0x16>
 8003f98:	4630      	mov	r0, r6
 8003f9a:	f7ff ffbd 	bl	8003f18 <__sinit>
 8003f9e:	3648      	adds	r6, #72	; 0x48
 8003fa0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	d503      	bpl.n	8003fb0 <__sfp+0x28>
 8003fa8:	6833      	ldr	r3, [r6, #0]
 8003faa:	b30b      	cbz	r3, 8003ff0 <__sfp+0x68>
 8003fac:	6836      	ldr	r6, [r6, #0]
 8003fae:	e7f7      	b.n	8003fa0 <__sfp+0x18>
 8003fb0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fb4:	b9d5      	cbnz	r5, 8003fec <__sfp+0x64>
 8003fb6:	4b16      	ldr	r3, [pc, #88]	; (8004010 <__sfp+0x88>)
 8003fb8:	60e3      	str	r3, [r4, #12]
 8003fba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003fbe:	6665      	str	r5, [r4, #100]	; 0x64
 8003fc0:	f000 f847 	bl	8004052 <__retarget_lock_init_recursive>
 8003fc4:	f7ff ff96 	bl	8003ef4 <__sfp_lock_release>
 8003fc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fd0:	6025      	str	r5, [r4, #0]
 8003fd2:	61a5      	str	r5, [r4, #24]
 8003fd4:	2208      	movs	r2, #8
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003fdc:	f7ff f904 	bl	80031e8 <memset>
 8003fe0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003fe4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003fe8:	4620      	mov	r0, r4
 8003fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fec:	3468      	adds	r4, #104	; 0x68
 8003fee:	e7d9      	b.n	8003fa4 <__sfp+0x1c>
 8003ff0:	2104      	movs	r1, #4
 8003ff2:	4638      	mov	r0, r7
 8003ff4:	f7ff ff62 	bl	8003ebc <__sfmoreglue>
 8003ff8:	4604      	mov	r4, r0
 8003ffa:	6030      	str	r0, [r6, #0]
 8003ffc:	2800      	cmp	r0, #0
 8003ffe:	d1d5      	bne.n	8003fac <__sfp+0x24>
 8004000:	f7ff ff78 	bl	8003ef4 <__sfp_lock_release>
 8004004:	230c      	movs	r3, #12
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	e7ee      	b.n	8003fe8 <__sfp+0x60>
 800400a:	bf00      	nop
 800400c:	0800435c 	.word	0x0800435c
 8004010:	ffff0001 	.word	0xffff0001

08004014 <_fwalk_reent>:
 8004014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004018:	4606      	mov	r6, r0
 800401a:	4688      	mov	r8, r1
 800401c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004020:	2700      	movs	r7, #0
 8004022:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004026:	f1b9 0901 	subs.w	r9, r9, #1
 800402a:	d505      	bpl.n	8004038 <_fwalk_reent+0x24>
 800402c:	6824      	ldr	r4, [r4, #0]
 800402e:	2c00      	cmp	r4, #0
 8004030:	d1f7      	bne.n	8004022 <_fwalk_reent+0xe>
 8004032:	4638      	mov	r0, r7
 8004034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004038:	89ab      	ldrh	r3, [r5, #12]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d907      	bls.n	800404e <_fwalk_reent+0x3a>
 800403e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004042:	3301      	adds	r3, #1
 8004044:	d003      	beq.n	800404e <_fwalk_reent+0x3a>
 8004046:	4629      	mov	r1, r5
 8004048:	4630      	mov	r0, r6
 800404a:	47c0      	blx	r8
 800404c:	4307      	orrs	r7, r0
 800404e:	3568      	adds	r5, #104	; 0x68
 8004050:	e7e9      	b.n	8004026 <_fwalk_reent+0x12>

08004052 <__retarget_lock_init_recursive>:
 8004052:	4770      	bx	lr

08004054 <__retarget_lock_acquire_recursive>:
 8004054:	4770      	bx	lr

08004056 <__retarget_lock_release_recursive>:
 8004056:	4770      	bx	lr

08004058 <__swhatbuf_r>:
 8004058:	b570      	push	{r4, r5, r6, lr}
 800405a:	460e      	mov	r6, r1
 800405c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004060:	2900      	cmp	r1, #0
 8004062:	b096      	sub	sp, #88	; 0x58
 8004064:	4614      	mov	r4, r2
 8004066:	461d      	mov	r5, r3
 8004068:	da08      	bge.n	800407c <__swhatbuf_r+0x24>
 800406a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	602a      	str	r2, [r5, #0]
 8004072:	061a      	lsls	r2, r3, #24
 8004074:	d410      	bmi.n	8004098 <__swhatbuf_r+0x40>
 8004076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800407a:	e00e      	b.n	800409a <__swhatbuf_r+0x42>
 800407c:	466a      	mov	r2, sp
 800407e:	f000 f907 	bl	8004290 <_fstat_r>
 8004082:	2800      	cmp	r0, #0
 8004084:	dbf1      	blt.n	800406a <__swhatbuf_r+0x12>
 8004086:	9a01      	ldr	r2, [sp, #4]
 8004088:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800408c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004090:	425a      	negs	r2, r3
 8004092:	415a      	adcs	r2, r3
 8004094:	602a      	str	r2, [r5, #0]
 8004096:	e7ee      	b.n	8004076 <__swhatbuf_r+0x1e>
 8004098:	2340      	movs	r3, #64	; 0x40
 800409a:	2000      	movs	r0, #0
 800409c:	6023      	str	r3, [r4, #0]
 800409e:	b016      	add	sp, #88	; 0x58
 80040a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080040a4 <__smakebuf_r>:
 80040a4:	898b      	ldrh	r3, [r1, #12]
 80040a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040a8:	079d      	lsls	r5, r3, #30
 80040aa:	4606      	mov	r6, r0
 80040ac:	460c      	mov	r4, r1
 80040ae:	d507      	bpl.n	80040c0 <__smakebuf_r+0x1c>
 80040b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040b4:	6023      	str	r3, [r4, #0]
 80040b6:	6123      	str	r3, [r4, #16]
 80040b8:	2301      	movs	r3, #1
 80040ba:	6163      	str	r3, [r4, #20]
 80040bc:	b002      	add	sp, #8
 80040be:	bd70      	pop	{r4, r5, r6, pc}
 80040c0:	ab01      	add	r3, sp, #4
 80040c2:	466a      	mov	r2, sp
 80040c4:	f7ff ffc8 	bl	8004058 <__swhatbuf_r>
 80040c8:	9900      	ldr	r1, [sp, #0]
 80040ca:	4605      	mov	r5, r0
 80040cc:	4630      	mov	r0, r6
 80040ce:	f7ff f9cf 	bl	8003470 <_malloc_r>
 80040d2:	b948      	cbnz	r0, 80040e8 <__smakebuf_r+0x44>
 80040d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040d8:	059a      	lsls	r2, r3, #22
 80040da:	d4ef      	bmi.n	80040bc <__smakebuf_r+0x18>
 80040dc:	f023 0303 	bic.w	r3, r3, #3
 80040e0:	f043 0302 	orr.w	r3, r3, #2
 80040e4:	81a3      	strh	r3, [r4, #12]
 80040e6:	e7e3      	b.n	80040b0 <__smakebuf_r+0xc>
 80040e8:	4b0d      	ldr	r3, [pc, #52]	; (8004120 <__smakebuf_r+0x7c>)
 80040ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80040ec:	89a3      	ldrh	r3, [r4, #12]
 80040ee:	6020      	str	r0, [r4, #0]
 80040f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040f4:	81a3      	strh	r3, [r4, #12]
 80040f6:	9b00      	ldr	r3, [sp, #0]
 80040f8:	6163      	str	r3, [r4, #20]
 80040fa:	9b01      	ldr	r3, [sp, #4]
 80040fc:	6120      	str	r0, [r4, #16]
 80040fe:	b15b      	cbz	r3, 8004118 <__smakebuf_r+0x74>
 8004100:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004104:	4630      	mov	r0, r6
 8004106:	f000 f8d5 	bl	80042b4 <_isatty_r>
 800410a:	b128      	cbz	r0, 8004118 <__smakebuf_r+0x74>
 800410c:	89a3      	ldrh	r3, [r4, #12]
 800410e:	f023 0303 	bic.w	r3, r3, #3
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	81a3      	strh	r3, [r4, #12]
 8004118:	89a0      	ldrh	r0, [r4, #12]
 800411a:	4305      	orrs	r5, r0
 800411c:	81a5      	strh	r5, [r4, #12]
 800411e:	e7cd      	b.n	80040bc <__smakebuf_r+0x18>
 8004120:	08003eb1 	.word	0x08003eb1

08004124 <__malloc_lock>:
 8004124:	4801      	ldr	r0, [pc, #4]	; (800412c <__malloc_lock+0x8>)
 8004126:	f7ff bf95 	b.w	8004054 <__retarget_lock_acquire_recursive>
 800412a:	bf00      	nop
 800412c:	200001b4 	.word	0x200001b4

08004130 <__malloc_unlock>:
 8004130:	4801      	ldr	r0, [pc, #4]	; (8004138 <__malloc_unlock+0x8>)
 8004132:	f7ff bf90 	b.w	8004056 <__retarget_lock_release_recursive>
 8004136:	bf00      	nop
 8004138:	200001b4 	.word	0x200001b4

0800413c <_raise_r>:
 800413c:	291f      	cmp	r1, #31
 800413e:	b538      	push	{r3, r4, r5, lr}
 8004140:	4604      	mov	r4, r0
 8004142:	460d      	mov	r5, r1
 8004144:	d904      	bls.n	8004150 <_raise_r+0x14>
 8004146:	2316      	movs	r3, #22
 8004148:	6003      	str	r3, [r0, #0]
 800414a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800414e:	bd38      	pop	{r3, r4, r5, pc}
 8004150:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004152:	b112      	cbz	r2, 800415a <_raise_r+0x1e>
 8004154:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004158:	b94b      	cbnz	r3, 800416e <_raise_r+0x32>
 800415a:	4620      	mov	r0, r4
 800415c:	f000 f830 	bl	80041c0 <_getpid_r>
 8004160:	462a      	mov	r2, r5
 8004162:	4601      	mov	r1, r0
 8004164:	4620      	mov	r0, r4
 8004166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800416a:	f000 b817 	b.w	800419c <_kill_r>
 800416e:	2b01      	cmp	r3, #1
 8004170:	d00a      	beq.n	8004188 <_raise_r+0x4c>
 8004172:	1c59      	adds	r1, r3, #1
 8004174:	d103      	bne.n	800417e <_raise_r+0x42>
 8004176:	2316      	movs	r3, #22
 8004178:	6003      	str	r3, [r0, #0]
 800417a:	2001      	movs	r0, #1
 800417c:	e7e7      	b.n	800414e <_raise_r+0x12>
 800417e:	2400      	movs	r4, #0
 8004180:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004184:	4628      	mov	r0, r5
 8004186:	4798      	blx	r3
 8004188:	2000      	movs	r0, #0
 800418a:	e7e0      	b.n	800414e <_raise_r+0x12>

0800418c <raise>:
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <raise+0xc>)
 800418e:	4601      	mov	r1, r0
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	f7ff bfd3 	b.w	800413c <_raise_r>
 8004196:	bf00      	nop
 8004198:	20000020 	.word	0x20000020

0800419c <_kill_r>:
 800419c:	b538      	push	{r3, r4, r5, lr}
 800419e:	4d07      	ldr	r5, [pc, #28]	; (80041bc <_kill_r+0x20>)
 80041a0:	2300      	movs	r3, #0
 80041a2:	4604      	mov	r4, r0
 80041a4:	4608      	mov	r0, r1
 80041a6:	4611      	mov	r1, r2
 80041a8:	602b      	str	r3, [r5, #0]
 80041aa:	f7fc fcd5 	bl	8000b58 <_kill>
 80041ae:	1c43      	adds	r3, r0, #1
 80041b0:	d102      	bne.n	80041b8 <_kill_r+0x1c>
 80041b2:	682b      	ldr	r3, [r5, #0]
 80041b4:	b103      	cbz	r3, 80041b8 <_kill_r+0x1c>
 80041b6:	6023      	str	r3, [r4, #0]
 80041b8:	bd38      	pop	{r3, r4, r5, pc}
 80041ba:	bf00      	nop
 80041bc:	200001b0 	.word	0x200001b0

080041c0 <_getpid_r>:
 80041c0:	f7fc bcc2 	b.w	8000b48 <_getpid>

080041c4 <__sread>:
 80041c4:	b510      	push	{r4, lr}
 80041c6:	460c      	mov	r4, r1
 80041c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041cc:	f000 f894 	bl	80042f8 <_read_r>
 80041d0:	2800      	cmp	r0, #0
 80041d2:	bfab      	itete	ge
 80041d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80041d6:	89a3      	ldrhlt	r3, [r4, #12]
 80041d8:	181b      	addge	r3, r3, r0
 80041da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80041de:	bfac      	ite	ge
 80041e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80041e2:	81a3      	strhlt	r3, [r4, #12]
 80041e4:	bd10      	pop	{r4, pc}

080041e6 <__swrite>:
 80041e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ea:	461f      	mov	r7, r3
 80041ec:	898b      	ldrh	r3, [r1, #12]
 80041ee:	05db      	lsls	r3, r3, #23
 80041f0:	4605      	mov	r5, r0
 80041f2:	460c      	mov	r4, r1
 80041f4:	4616      	mov	r6, r2
 80041f6:	d505      	bpl.n	8004204 <__swrite+0x1e>
 80041f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041fc:	2302      	movs	r3, #2
 80041fe:	2200      	movs	r2, #0
 8004200:	f000 f868 	bl	80042d4 <_lseek_r>
 8004204:	89a3      	ldrh	r3, [r4, #12]
 8004206:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800420a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800420e:	81a3      	strh	r3, [r4, #12]
 8004210:	4632      	mov	r2, r6
 8004212:	463b      	mov	r3, r7
 8004214:	4628      	mov	r0, r5
 8004216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800421a:	f000 b817 	b.w	800424c <_write_r>

0800421e <__sseek>:
 800421e:	b510      	push	{r4, lr}
 8004220:	460c      	mov	r4, r1
 8004222:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004226:	f000 f855 	bl	80042d4 <_lseek_r>
 800422a:	1c43      	adds	r3, r0, #1
 800422c:	89a3      	ldrh	r3, [r4, #12]
 800422e:	bf15      	itete	ne
 8004230:	6560      	strne	r0, [r4, #84]	; 0x54
 8004232:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004236:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800423a:	81a3      	strheq	r3, [r4, #12]
 800423c:	bf18      	it	ne
 800423e:	81a3      	strhne	r3, [r4, #12]
 8004240:	bd10      	pop	{r4, pc}

08004242 <__sclose>:
 8004242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004246:	f000 b813 	b.w	8004270 <_close_r>
	...

0800424c <_write_r>:
 800424c:	b538      	push	{r3, r4, r5, lr}
 800424e:	4d07      	ldr	r5, [pc, #28]	; (800426c <_write_r+0x20>)
 8004250:	4604      	mov	r4, r0
 8004252:	4608      	mov	r0, r1
 8004254:	4611      	mov	r1, r2
 8004256:	2200      	movs	r2, #0
 8004258:	602a      	str	r2, [r5, #0]
 800425a:	461a      	mov	r2, r3
 800425c:	f7fc fcb3 	bl	8000bc6 <_write>
 8004260:	1c43      	adds	r3, r0, #1
 8004262:	d102      	bne.n	800426a <_write_r+0x1e>
 8004264:	682b      	ldr	r3, [r5, #0]
 8004266:	b103      	cbz	r3, 800426a <_write_r+0x1e>
 8004268:	6023      	str	r3, [r4, #0]
 800426a:	bd38      	pop	{r3, r4, r5, pc}
 800426c:	200001b0 	.word	0x200001b0

08004270 <_close_r>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	4d06      	ldr	r5, [pc, #24]	; (800428c <_close_r+0x1c>)
 8004274:	2300      	movs	r3, #0
 8004276:	4604      	mov	r4, r0
 8004278:	4608      	mov	r0, r1
 800427a:	602b      	str	r3, [r5, #0]
 800427c:	f7fc fcbf 	bl	8000bfe <_close>
 8004280:	1c43      	adds	r3, r0, #1
 8004282:	d102      	bne.n	800428a <_close_r+0x1a>
 8004284:	682b      	ldr	r3, [r5, #0]
 8004286:	b103      	cbz	r3, 800428a <_close_r+0x1a>
 8004288:	6023      	str	r3, [r4, #0]
 800428a:	bd38      	pop	{r3, r4, r5, pc}
 800428c:	200001b0 	.word	0x200001b0

08004290 <_fstat_r>:
 8004290:	b538      	push	{r3, r4, r5, lr}
 8004292:	4d07      	ldr	r5, [pc, #28]	; (80042b0 <_fstat_r+0x20>)
 8004294:	2300      	movs	r3, #0
 8004296:	4604      	mov	r4, r0
 8004298:	4608      	mov	r0, r1
 800429a:	4611      	mov	r1, r2
 800429c:	602b      	str	r3, [r5, #0]
 800429e:	f7fc fcba 	bl	8000c16 <_fstat>
 80042a2:	1c43      	adds	r3, r0, #1
 80042a4:	d102      	bne.n	80042ac <_fstat_r+0x1c>
 80042a6:	682b      	ldr	r3, [r5, #0]
 80042a8:	b103      	cbz	r3, 80042ac <_fstat_r+0x1c>
 80042aa:	6023      	str	r3, [r4, #0]
 80042ac:	bd38      	pop	{r3, r4, r5, pc}
 80042ae:	bf00      	nop
 80042b0:	200001b0 	.word	0x200001b0

080042b4 <_isatty_r>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	4d06      	ldr	r5, [pc, #24]	; (80042d0 <_isatty_r+0x1c>)
 80042b8:	2300      	movs	r3, #0
 80042ba:	4604      	mov	r4, r0
 80042bc:	4608      	mov	r0, r1
 80042be:	602b      	str	r3, [r5, #0]
 80042c0:	f7fc fcb9 	bl	8000c36 <_isatty>
 80042c4:	1c43      	adds	r3, r0, #1
 80042c6:	d102      	bne.n	80042ce <_isatty_r+0x1a>
 80042c8:	682b      	ldr	r3, [r5, #0]
 80042ca:	b103      	cbz	r3, 80042ce <_isatty_r+0x1a>
 80042cc:	6023      	str	r3, [r4, #0]
 80042ce:	bd38      	pop	{r3, r4, r5, pc}
 80042d0:	200001b0 	.word	0x200001b0

080042d4 <_lseek_r>:
 80042d4:	b538      	push	{r3, r4, r5, lr}
 80042d6:	4d07      	ldr	r5, [pc, #28]	; (80042f4 <_lseek_r+0x20>)
 80042d8:	4604      	mov	r4, r0
 80042da:	4608      	mov	r0, r1
 80042dc:	4611      	mov	r1, r2
 80042de:	2200      	movs	r2, #0
 80042e0:	602a      	str	r2, [r5, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	f7fc fcb2 	bl	8000c4c <_lseek>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d102      	bne.n	80042f2 <_lseek_r+0x1e>
 80042ec:	682b      	ldr	r3, [r5, #0]
 80042ee:	b103      	cbz	r3, 80042f2 <_lseek_r+0x1e>
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
 80042f4:	200001b0 	.word	0x200001b0

080042f8 <_read_r>:
 80042f8:	b538      	push	{r3, r4, r5, lr}
 80042fa:	4d07      	ldr	r5, [pc, #28]	; (8004318 <_read_r+0x20>)
 80042fc:	4604      	mov	r4, r0
 80042fe:	4608      	mov	r0, r1
 8004300:	4611      	mov	r1, r2
 8004302:	2200      	movs	r2, #0
 8004304:	602a      	str	r2, [r5, #0]
 8004306:	461a      	mov	r2, r3
 8004308:	f7fc fc40 	bl	8000b8c <_read>
 800430c:	1c43      	adds	r3, r0, #1
 800430e:	d102      	bne.n	8004316 <_read_r+0x1e>
 8004310:	682b      	ldr	r3, [r5, #0]
 8004312:	b103      	cbz	r3, 8004316 <_read_r+0x1e>
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	bd38      	pop	{r3, r4, r5, pc}
 8004318:	200001b0 	.word	0x200001b0

0800431c <_gettimeofday>:
 800431c:	4b02      	ldr	r3, [pc, #8]	; (8004328 <_gettimeofday+0xc>)
 800431e:	2258      	movs	r2, #88	; 0x58
 8004320:	601a      	str	r2, [r3, #0]
 8004322:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004326:	4770      	bx	lr
 8004328:	200001b0 	.word	0x200001b0

0800432c <_init>:
 800432c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800432e:	bf00      	nop
 8004330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004332:	bc08      	pop	{r3}
 8004334:	469e      	mov	lr, r3
 8004336:	4770      	bx	lr

08004338 <_fini>:
 8004338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800433a:	bf00      	nop
 800433c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800433e:	bc08      	pop	{r3}
 8004340:	469e      	mov	lr, r3
 8004342:	4770      	bx	lr
