<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\impl\gwsynthesis\SonarScanner.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\SonarScanner.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\luni\Videos\FPGA\Docker\Volume\code\SonarScanner\src\SonarScanner.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.07 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 14 00:49:55 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1678</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1106</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>11</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>28</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>XTAL</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>adcCs_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>adcs[0].adc/adcCs_s0/Q </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.600
<td>0.000</td>
<td>3.858</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.600
<td>0.000</td>
<td>3.858</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.864</td>
<td>32.400
<td>0.000</td>
<td>15.432</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.200
<td>0.000</td>
<td>11.574</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>adcClkMod/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>49.383</td>
<td>20.250
<td>0.000</td>
<td>24.691</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>adcClkMod/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>98.765</td>
<td>10.125
<td>0.000</td>
<td>49.383</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>adcClkMod/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>XTAL</td>
<td>adcClkMod/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>adcCs_d</td>
<td>50.000(MHz)</td>
<td>136.525(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>32.400(MHz)</td>
<td>96.433(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.250(MHz)</td>
<td>90.255(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of XTAL!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of adcClkMod/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of adcClkMod/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of adcClkMod/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcCs_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcCs_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>adcClkMod/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-9.088</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_5_s2/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>8.572</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-8.785</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_2_s1/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>8.269</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-8.169</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_4_s1/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>7.653</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.717</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_1_s1/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>7.201</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.469</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_3_s1/RESET</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>7.310</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-7.427</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_2_s1/RESET</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>7.267</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-7.422</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_3_s1/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>6.906</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-7.256</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_5_s2/RESET</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>7.097</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.961</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_0_s1/D</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>6.445</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.757</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_4_s1/RESET</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>6.597</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.364</td>
<td>adcs[0].adc/sample_0_s0/Q</td>
<td>led_1_s1/RESET</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>adcCs_d:[R]</td>
<td>0.004</td>
<td>0.093</td>
<td>6.205</td>
</tr>
<tr>
<td>12</td>
<td>4.242</td>
<td>adcs[5].adc/sample_6_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>4.028</td>
</tr>
<tr>
<td>13</td>
<td>4.413</td>
<td>adcs[5].adc/sample_5_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.858</td>
</tr>
<tr>
<td>14</td>
<td>4.413</td>
<td>adcs[5].adc/sample_4_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.858</td>
</tr>
<tr>
<td>15</td>
<td>4.577</td>
<td>adcs[6].adc/sample_7_s0/Q</td>
<td>adcs[6].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.693</td>
</tr>
<tr>
<td>16</td>
<td>4.577</td>
<td>adcs[6].adc/sample_6_s0/Q</td>
<td>adcs[6].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.693</td>
</tr>
<tr>
<td>17</td>
<td>4.577</td>
<td>adcs[6].adc/sample_4_s0/Q</td>
<td>adcs[6].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.693</td>
</tr>
<tr>
<td>18</td>
<td>4.577</td>
<td>adcs[6].adc/sample_5_s0/Q</td>
<td>adcs[6].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.693</td>
</tr>
<tr>
<td>19</td>
<td>4.583</td>
<td>adcs[5].adc/sample_7_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.687</td>
</tr>
<tr>
<td>20</td>
<td>5.021</td>
<td>adcs[0].adc/sample_7_s0/Q</td>
<td>adcs[0].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.250</td>
</tr>
<tr>
<td>21</td>
<td>5.048</td>
<td>adcs[0].adc/sample_2_s0/Q</td>
<td>adcs[0].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.223</td>
</tr>
<tr>
<td>22</td>
<td>5.056</td>
<td>adcs[2].adc/sample_6_s0/Q</td>
<td>adcs[2].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.214</td>
</tr>
<tr>
<td>23</td>
<td>5.062</td>
<td>adcs[1].adc/sample_3_s0/Q</td>
<td>adcs[1].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.209</td>
</tr>
<tr>
<td>24</td>
<td>5.062</td>
<td>adcs[3].adc/sample_3_s0/Q</td>
<td>adcs[3].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.209</td>
</tr>
<tr>
<td>25</td>
<td>5.062</td>
<td>adcs[2].adc/sample_2_s0/Q</td>
<td>adcs[2].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>6.173</td>
<td>-2.171</td>
<td>3.209</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.749</td>
<td>adcs[1].adc/sample_7_s0/Q</td>
<td>adcs[1].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>0.881</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.486</td>
<td>adcs[7].adc/sample_4_s0/Q</td>
<td>adcs[7].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.145</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.486</td>
<td>adcs[7].adc/sample_3_s0/Q</td>
<td>adcs[7].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.145</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.486</td>
<td>adcs[7].adc/sample_2_s0/Q</td>
<td>adcs[7].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.145</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.467</td>
<td>adcs[4].adc/sample_7_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.164</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.467</td>
<td>adcs[4].adc/sample_3_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.164</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.467</td>
<td>adcs[4].adc/sample_2_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.164</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.463</td>
<td>adcs[3].adc/sample_7_s0/Q</td>
<td>adcs[3].ram4k/sdpb_inst_1/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.167</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.463</td>
<td>adcs[3].adc/sample_6_s0/Q</td>
<td>adcs[3].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.167</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.463</td>
<td>adcs[3].adc/sample_5_s0/Q</td>
<td>adcs[3].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.167</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.463</td>
<td>adcs[3].adc/sample_4_s0/Q</td>
<td>adcs[3].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.167</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.444</td>
<td>adcs[5].adc/sample_3_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.444</td>
<td>adcs[5].adc/sample_2_s0/Q</td>
<td>adcs[5].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.444</td>
<td>adcs[4].adc/sample_6_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.444</td>
<td>adcs[4].adc/sample_4_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.187</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.228</td>
<td>adcs[1].adc/sample_6_s0/Q</td>
<td>adcs[1].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.403</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.222</td>
<td>adcs[7].adc/sample_6_s0/Q</td>
<td>adcs[7].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.409</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.222</td>
<td>adcs[7].adc/sample_5_s0/Q</td>
<td>adcs[7].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.409</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.209</td>
<td>adcs[4].adc/sample_5_s0/Q</td>
<td>adcs[4].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.422</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.200</td>
<td>adcs[0].adc/sample_6_s0/Q</td>
<td>adcs[0].ram4k/sdpb_inst_1/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.430</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.200</td>
<td>adcs[0].adc/sample_5_s0/Q</td>
<td>adcs[0].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.430</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.200</td>
<td>adcs[0].adc/sample_3_s0/Q</td>
<td>adcs[0].ram4k/sdpb_inst_0/DI[3]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.430</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.199</td>
<td>adcs[1].adc/sample_5_s0/Q</td>
<td>adcs[1].ram4k/sdpb_inst_1/DI[1]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.431</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.199</td>
<td>adcs[1].adc/sample_4_s0/Q</td>
<td>adcs[1].ram4k/sdpb_inst_1/DI[0]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.431</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.184</td>
<td>adcs[6].adc/sample_2_s0/Q</td>
<td>adcs[6].ram4k/sdpb_inst_0/DI[2]</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.514</td>
<td>1.447</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_5_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>addr_10_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>addr_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>addr_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>addr_9_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.856</td>
<td>9.106</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>adcCs_d</td>
<td>led_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4010.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n722_s2/I2</td>
</tr>
<tr>
<td>4004.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n722_s2/F</td>
</tr>
<tr>
<td>4004.208</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>n722_s1/I1</td>
</tr>
<tr>
<td>4005.234</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">n722_s1/F</td>
</tr>
<tr>
<td>4005.659</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>n432_s1/I0</td>
</tr>
<tr>
<td>4006.758</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">n432_s1/F</td>
</tr>
<tr>
<td>4010.473</td>
<td>3.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">led_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>led_5_s2/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_5_s2</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>led_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 36.828%; route: 4.957, 57.826%; tC2Q: 0.458, 5.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4010.169</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.650</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n721_s2/I1</td>
</tr>
<tr>
<td>4004.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n721_s2/F</td>
</tr>
<tr>
<td>4004.287</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>n721_s1/I1</td>
</tr>
<tr>
<td>4005.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">n721_s1/F</td>
</tr>
<tr>
<td>4005.736</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td>n435_s2/I0</td>
</tr>
<tr>
<td>4006.768</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[3][B]</td>
<td style=" background: #97FFFF;">n435_s2/F</td>
</tr>
<tr>
<td>4010.169</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">led_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_2_s1</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.684, 32.460%; route: 5.126, 61.997%; tC2Q: 0.458, 5.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4009.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.650</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n721_s2/I1</td>
</tr>
<tr>
<td>4004.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n721_s2/F</td>
</tr>
<tr>
<td>4004.287</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>n433_s2/I1</td>
</tr>
<tr>
<td>4005.320</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n433_s2/F</td>
</tr>
<tr>
<td>4005.330</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>n433_s1/I1</td>
</tr>
<tr>
<td>4006.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">n433_s1/F</td>
</tr>
<tr>
<td>4009.553</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">led_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>led_4_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_4_s1</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 32.407%; route: 4.714, 61.604%; tC2Q: 0.458, 5.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4009.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n722_s2/I2</td>
</tr>
<tr>
<td>4004.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n722_s2/F</td>
</tr>
<tr>
<td>4004.208</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>n722_s1/I1</td>
</tr>
<tr>
<td>4005.240</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">n722_s1/F</td>
</tr>
<tr>
<td>4005.251</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>n436_s2/I0</td>
</tr>
<tr>
<td>4006.350</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">n436_s2/F</td>
</tr>
<tr>
<td>4009.102</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">led_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_1_s1</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 43.924%; route: 3.580, 49.711%; tC2Q: 0.458, 6.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4009.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.650</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n721_s2/I1</td>
</tr>
<tr>
<td>4004.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n721_s2/F</td>
</tr>
<tr>
<td>4004.287</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>n721_s1/I1</td>
</tr>
<tr>
<td>4005.313</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">n721_s1/F</td>
</tr>
<tr>
<td>4005.736</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>n721_s0/I0</td>
</tr>
<tr>
<td>4006.762</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">n721_s0/F</td>
</tr>
<tr>
<td>4009.210</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">led_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>led_3_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_3_s1</td>
</tr>
<tr>
<td>4001.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.678, 36.635%; route: 4.174, 57.095%; tC2Q: 0.458, 6.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4009.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>n722_s2/I2</td>
</tr>
<tr>
<td>4004.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">n722_s2/F</td>
</tr>
<tr>
<td>4004.208</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>n722_s1/I1</td>
</tr>
<tr>
<td>4005.234</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">n722_s1/F</td>
</tr>
<tr>
<td>4005.659</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>n722_s0/I0</td>
</tr>
<tr>
<td>4006.720</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">n722_s0/F</td>
</tr>
<tr>
<td>4009.168</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td style=" font-weight:bold;">led_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[B]</td>
<td>led_2_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_2_s1</td>
</tr>
<tr>
<td>4001.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[B]</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.119, 42.918%; route: 3.690, 50.775%; tC2Q: 0.458, 6.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4008.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n720_s1/I1</td>
</tr>
<tr>
<td>4004.197</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n720_s1/F</td>
</tr>
<tr>
<td>4004.621</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>n434_s2/I1</td>
</tr>
<tr>
<td>4005.720</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">n434_s2/F</td>
</tr>
<tr>
<td>4008.807</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">led_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>led_3_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_3_s1</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.125, 30.769%; route: 4.323, 62.594%; tC2Q: 0.458, 6.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4008.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.650</td>
<td>1.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>n721_s2/I1</td>
</tr>
<tr>
<td>4004.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">n721_s2/F</td>
</tr>
<tr>
<td>4004.287</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>n433_s2/I1</td>
</tr>
<tr>
<td>4005.320</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">n433_s2/F</td>
</tr>
<tr>
<td>4005.330</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n719_s1/I1</td>
</tr>
<tr>
<td>4006.132</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n719_s1/F</td>
</tr>
<tr>
<td>4008.998</td>
<td>2.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">led_5_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>led_5_s2/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_5_s2</td>
</tr>
<tr>
<td>4001.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>led_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 34.663%; route: 4.179, 58.879%; tC2Q: 0.458, 6.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4008.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n720_s1/I1</td>
</tr>
<tr>
<td>4004.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n720_s1/F</td>
</tr>
<tr>
<td>4004.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n411_s24/I0</td>
</tr>
<tr>
<td>4005.035</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n411_s24/F</td>
</tr>
<tr>
<td>4005.046</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>n437_s2/I0</td>
</tr>
<tr>
<td>4006.078</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">n437_s2/F</td>
</tr>
<tr>
<td>4008.345</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">led_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>led_0_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_0_s1</td>
</tr>
<tr>
<td>4001.381</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 44.779%; route: 3.101, 48.110%; tC2Q: 0.458, 7.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4008.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n720_s1/I1</td>
</tr>
<tr>
<td>4004.197</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n720_s1/F</td>
</tr>
<tr>
<td>4004.621</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>n720_s0/I1</td>
</tr>
<tr>
<td>4005.682</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">n720_s0/F</td>
</tr>
<tr>
<td>4008.498</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td style=" font-weight:bold;">led_4_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[B]</td>
<td>led_4_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_4_s1</td>
</tr>
<tr>
<td>4001.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[B]</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.087, 31.633%; route: 4.052, 61.419%; tC2Q: 0.458, 6.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4008.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4001.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>adcCs_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3999.996</td>
<td>3999.996</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3999.996</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4001.656</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4001.901</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td>adcs[0].adc/sample_0_s0/CLK</td>
</tr>
<tr>
<td>4002.359</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C24[0][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_0_s0/Q</td>
</tr>
<tr>
<td>4003.170</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>n720_s1/I1</td>
</tr>
<tr>
<td>4004.202</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">n720_s1/F</td>
</tr>
<tr>
<td>4004.213</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>n411_s24/I0</td>
</tr>
<tr>
<td>4005.035</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">n411_s24/F</td>
</tr>
<tr>
<td>4005.046</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>n411_s23/I0</td>
</tr>
<tr>
<td>4006.073</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">n411_s23/F</td>
</tr>
<tr>
<td>4008.105</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">led_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4000.000</td>
<td>4000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>4000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>26</td>
<td>R16C14[1][A]</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>4001.811</td>
<td>1.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>led_1_s1/CLK</td>
</tr>
<tr>
<td>4001.781</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>led_1_s1</td>
</tr>
<tr>
<td>4001.738</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 46.417%; route: 2.866, 46.196%; tC2Q: 0.458, 7.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.811, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>154.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>adcs[5].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>154.080</td>
<td>3.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.570, 88.621%; tC2Q: 0.458, 11.379%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>adcs[5].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>153.910</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 88.119%; tC2Q: 0.458, 11.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>adcs[5].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>153.910</td>
<td>3.399</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.399, 88.119%; tC2Q: 0.458, 11.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[6].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td>adcs[6].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[2][B]</td>
<td style=" font-weight:bold;">adcs[6].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>153.746</td>
<td>3.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">adcs[6].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.235, 87.590%; tC2Q: 0.458, 12.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[6].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td>adcs[6].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[2][A]</td>
<td style=" font-weight:bold;">adcs[6].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>153.746</td>
<td>3.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">adcs[6].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.235, 87.590%; tC2Q: 0.458, 12.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[6].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td>adcs[6].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][A]</td>
<td style=" font-weight:bold;">adcs[6].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>153.746</td>
<td>3.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">adcs[6].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.235, 87.590%; tC2Q: 0.458, 12.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[6].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td>adcs[6].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C19[1][B]</td>
<td style=" font-weight:bold;">adcs[6].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>153.746</td>
<td>3.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">adcs[6].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>adcs[6].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.235, 87.590%; tC2Q: 0.458, 12.410%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>adcs[5].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>153.740</td>
<td>3.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>adcs[5].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.229, 87.571%; tC2Q: 0.458, 12.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>adcs[0].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>153.302</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">adcs[0].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.791, 85.896%; tC2Q: 0.458, 14.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td>adcs[0].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R16C23[2][A]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>153.275</td>
<td>2.764</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">adcs[0].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>adcs[0].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.764, 85.777%; tC2Q: 0.458, 14.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[2].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[2].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td>adcs[2].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C17[2][A]</td>
<td style=" font-weight:bold;">adcs[2].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>153.267</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">adcs[2].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>adcs[2].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[2].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>adcs[2].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.756, 85.741%; tC2Q: 0.458, 14.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[1].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[1].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>adcs[1].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">adcs[1].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>153.261</td>
<td>2.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">adcs[1].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>adcs[1].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[1].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>adcs[1].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.750, 85.716%; tC2Q: 0.458, 14.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[3].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[3].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>adcs[3].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" font-weight:bold;">adcs[3].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>153.261</td>
<td>2.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">adcs[3].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>adcs[3].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[3].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>adcs[3].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.750, 85.716%; tC2Q: 0.458, 14.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>153.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>158.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[2].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[2].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>149.809</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>150.052</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td>adcs[2].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>150.511</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C16[2][A]</td>
<td style=" font-weight:bold;">adcs[2].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>153.261</td>
<td>2.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">adcs[2].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>154.321</td>
<td>154.321</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>154.321</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>155.923</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>158.396</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>adcs[2].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>158.366</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[2].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>158.323</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>adcs[2].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.171</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.750, 85.716%; tC2Q: 0.458, 14.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[1].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td>adcs[1].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C13[0][A]</td>
<td style=" font-weight:bold;">adcs[1].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>2.726</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">adcs[1].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[7].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>adcs[7].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">adcs[7].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">adcs[7].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[7].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td>adcs[7].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][A]</td>
<td style=" font-weight:bold;">adcs[7].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">adcs[7].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>adcs[7].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[7].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td>adcs[7].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C20[2][B]</td>
<td style=" font-weight:bold;">adcs[7].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>2.990</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">adcs[7].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>adcs[7].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>adcs[7].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.811, 70.884%; tC2Q: 0.333, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>adcs[4].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 71.361%; tC2Q: 0.333, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>adcs[4].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>adcs[4].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 71.361%; tC2Q: 0.333, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>adcs[4].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>adcs[4].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>adcs[4].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.831, 71.361%; tC2Q: 0.333, 28.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[3].adc/sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>adcs[3].adc/sample_7_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">adcs[3].adc/sample_7_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">adcs[3].ram4k/sdpb_inst_1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[3].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td>adcs[3].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][B]</td>
<td style=" font-weight:bold;">adcs[3].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">adcs[3].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[3].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>adcs[3].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">adcs[3].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">adcs[3].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[3].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>adcs[3].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">adcs[3].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>3.013</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">adcs[3].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>adcs[3].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.834, 71.448%; tC2Q: 0.333, 28.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>adcs[5].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>adcs[5].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[5].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>adcs[5].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td style=" font-weight:bold;">adcs[5].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">adcs[5].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>adcs[5].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>adcs[5].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>adcs[4].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>adcs[4].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 71.907%; tC2Q: 0.333, 28.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[1].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>adcs[1].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td style=" font-weight:bold;">adcs[1].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>3.248</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">adcs[1].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.069, 76.236%; tC2Q: 0.333, 23.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[7].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>adcs[7].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" font-weight:bold;">adcs[7].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>3.254</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">adcs[7].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.075, 76.336%; tC2Q: 0.333, 23.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[7].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>adcs[7].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">adcs[7].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>3.254</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">adcs[7].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>adcs[7].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.075, 76.336%; tC2Q: 0.333, 23.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[4].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>adcs[4].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">adcs[4].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>3.267</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">adcs[4].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>adcs[4].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.088, 76.555%; tC2Q: 0.333, 23.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>adcs[0].adc/sample_6_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_6_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">adcs[0].ram4k/sdpb_inst_1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 76.690%; tC2Q: 0.333, 23.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][B]</td>
<td>adcs[0].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C24[1][B]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">adcs[0].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>adcs[0].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 76.690%; tC2Q: 0.333, 23.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[0].adc/sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>adcs[0].adc/sample_3_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">adcs[0].adc/sample_3_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">adcs[0].ram4k/sdpb_inst_0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>adcs[0].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>adcs[0].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.097, 76.690%; tC2Q: 0.333, 23.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[1].adc/sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>adcs[1].adc/sample_5_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td style=" font-weight:bold;">adcs[1].adc/sample_5_s0/Q</td>
</tr>
<tr>
<td>3.276</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">adcs[1].ram4k/sdpb_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.098, 76.710%; tC2Q: 0.333, 23.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[1].adc/sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td>adcs[1].adc/sample_4_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C14[2][A]</td>
<td style=" font-weight:bold;">adcs[1].adc/sample_4_s0/Q</td>
</tr>
<tr>
<td>3.276</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">adcs[1].ram4k/sdpb_inst_1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>adcs[1].ram4k/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.098, 76.710%; tC2Q: 0.333, 23.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">From</td>
<td>adcs[6].adc/sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adcs[6].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>adcClkMod/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>PLL_L</td>
<td>adcClkMod/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>adcs[6].adc/sample_2_s0/CLK</td>
</tr>
<tr>
<td>2.178</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">adcs[6].adc/sample_2_s0/Q</td>
</tr>
<tr>
<td>3.292</td>
<td>1.113</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">adcs[6].ram4k/sdpb_inst_0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>chip_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.602</td>
<td>1.602</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>3.360</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>adcs[6].ram4k/sdpb_inst_0/CLKA</td>
</tr>
<tr>
<td>3.390</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>adcs[6].ram4k/sdpb_inst_0</td>
</tr>
<tr>
<td>3.476</td>
<td>0.086</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>adcs[6].ram4k/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.113, 76.959%; tC2Q: 0.333, 23.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_5_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_5_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_5_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>addr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>addr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>addr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>addr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.106</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>adcCs_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>12.194</td>
<td>2.194</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>adcCs_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>adcs[0].adc/adcCs_s0/Q</td>
</tr>
<tr>
<td>21.300</td>
<td>1.300</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>150</td>
<td>adcClk_d</td>
<td>-9.088</td>
<td>0.661</td>
</tr>
<tr>
<td>97</td>
<td>LCD_CLK_d</td>
<td>20.494</td>
<td>3.779</td>
</tr>
<tr>
<td>78</td>
<td>currentEdge[1]</td>
<td>43.059</td>
<td>3.167</td>
</tr>
<tr>
<td>77</td>
<td>currentEdge[2]</td>
<td>43.734</td>
<td>1.895</td>
</tr>
<tr>
<td>76</td>
<td>currentEdge[3]</td>
<td>43.792</td>
<td>1.918</td>
</tr>
<tr>
<td>72</td>
<td>bitsIn_8_8</td>
<td>43.734</td>
<td>4.288</td>
</tr>
<tr>
<td>65</td>
<td>n121_3</td>
<td>43.059</td>
<td>2.147</td>
</tr>
<tr>
<td>33</td>
<td>ty_14_9</td>
<td>21.500</td>
<td>4.110</td>
</tr>
<tr>
<td>26</td>
<td>adcCs_d</td>
<td>12.675</td>
<td>2.508</td>
</tr>
<tr>
<td>25</td>
<td>y_Z[6]</td>
<td>23.639</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C32</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C19</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C33</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C33</td>
<td>81.94%</td>
</tr>
<tr>
<td>R13C15</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C34</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C18</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name XTAL -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
