

================================================================
== Vitis HLS Report for 'pool_op_ap_fixed_16_6_5_3_0_9_1_s'
================================================================
* Date:           Sat Mar 29 17:37:46 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  4.019 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  31.250 ns|  31.250 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read818 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 7 'read' 'p_read818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read717 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 8 'read' 'p_read717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read616 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 9 'read' 'p_read616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read515 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 10 'read' 'p_read515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read414 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 11 'read' 'p_read414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read313 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 12 'read' 'p_read313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 13 'read' 'p_read212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read111 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 14 'read' 'p_read111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_204 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 15 'read' 'p_read_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i16 %p_read_204"   --->   Operation 16 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i16 %p_read313"   --->   Operation 17 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i16 %p_read616"   --->   Operation 18 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i16 %p_read111"   --->   Operation 19 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i16 %p_read414"   --->   Operation 20 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i16 %p_read717"   --->   Operation 21 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i16 %p_read212"   --->   Operation 22 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i9 %trunc_ln712"   --->   Operation 23 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i16 %p_read515"   --->   Operation 24 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i9 %trunc_ln712_1"   --->   Operation 25 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = trunc i16 %p_read818"   --->   Operation 26 'trunc' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i9 %trunc_ln712_2"   --->   Operation 27 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.30ns)   --->   "%add_ln712 = add i17 %sext_ln712_1, i17 %sext_ln712"   --->   Operation 28 'add' 'add_ln712' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i17 %add_ln712"   --->   Operation 29 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.30ns)   --->   "%add_ln712_1 = add i17 %sext_ln712_2, i17 %sext_ln712_3"   --->   Operation 30 'add' 'add_ln712_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i17 %add_ln712_1"   --->   Operation 31 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.32ns)   --->   "%add_ln712_2 = add i18 %sext_ln712_7, i18 %sext_ln712_6"   --->   Operation 32 'add' 'add_ln712_2' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.30ns)   --->   "%add_ln712_3 = add i17 %sext_ln712_4, i17 %sext_ln712_5"   --->   Operation 33 'add' 'add_ln712_3' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln712_9 = sext i17 %add_ln712_3"   --->   Operation 34 'sext' 'sext_ln712_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%add_ln712_4 = add i10 %zext_ln712_1, i10 %zext_ln712_2"   --->   Operation 35 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln712_3 = zext i10 %add_ln712_4"   --->   Operation 36 'zext' 'zext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.34ns)   --->   "%add_ln712_5 = add i11 %zext_ln712_3, i11 %zext_ln712"   --->   Operation 37 'add' 'add_ln712_5' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln712_4 = zext i11 %add_ln712_5"   --->   Operation 38 'zext' 'zext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.32ns)   --->   "%add_ln712_6 = add i18 %zext_ln712_4, i18 %sext_ln712_9"   --->   Operation 39 'add' 'add_ln712_6' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.87>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln712_8 = sext i18 %add_ln712_2"   --->   Operation 40 'sext' 'sext_ln712_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i18 %add_ln712_6"   --->   Operation 41 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.33ns)   --->   "%add_ln712_7 = add i19 %sext_ln712_10, i19 %sext_ln712_8"   --->   Operation 42 'add' 'add_ln712_7' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i19 %add_ln712_7"   --->   Operation 43 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1201 = mul i40 %sext_ln1201, i40 932068"   --->   Operation 44 'mul' 'mul_ln1201' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln712_7, i32 18"   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 46 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1201 = mul i40 %sext_ln1201, i40 932068"   --->   Operation 46 'mul' 'mul_ln1201' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.54>
ST_4 : Operation 47 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1201 = mul i40 %sext_ln1201, i40 932068"   --->   Operation 47 'mul' 'mul_ln1201' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1201 = mul i40 %sext_ln1201, i40 932068"   --->   Operation 48 'mul' 'mul_ln1201' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i40 %mul_ln1201"   --->   Operation 49 'trunc' 'trunc_ln1201' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %mul_ln1201, i32 23, i32 38"   --->   Operation 50 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 51 [1/1] (1.55ns)   --->   "%sub_ln1201 = sub i39 0, i39 %trunc_ln1201"   --->   Operation 51 'sub' 'sub_ln1201' <Predicate = (tmp)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %sub_ln1201, i32 23, i32 38"   --->   Operation 52 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1201_1)   --->   "%select_ln1201 = select i1 %tmp, i16 %tmp_1, i16 %tmp_2"   --->   Operation 53 'select' 'select_ln1201' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (1.30ns) (out node of the LUT)   --->   "%sub_ln1201_1 = sub i16 0, i16 %select_ln1201"   --->   Operation 54 'sub' 'sub_ln1201_1' <Predicate = (tmp)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.47ns)   --->   "%y_V = select i1 %tmp, i16 %sub_ln1201_1, i16 %tmp_2"   --->   Operation 55 'select' 'y_V' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln60 = ret i16 %y_V" [src/nnet_utils/nnet_pooling.h:60]   --->   Operation 56 'ret' 'ret_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	wire read operation ('x.V[2][2]') on port 'p_read8' [10]  (0 ns)
	'add' operation ('add_ln712_4') [39]  (1.35 ns)
	'add' operation ('add_ln712_5') [41]  (1.35 ns)
	'add' operation ('add_ln712_6') [43]  (1.32 ns)

 <State 2>: 2.87ns
The critical path consists of the following:
	'add' operation ('add_ln712_7') [45]  (1.33 ns)
	'mul' operation of DSP[47] ('mul_ln1201') [47]  (1.54 ns)

 <State 3>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('mul_ln1201') [47]  (1.54 ns)

 <State 4>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('mul_ln1201') [47]  (1.54 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.34ns
The critical path consists of the following:
	'sub' operation ('sub_ln1201') [49]  (1.56 ns)
	'select' operation ('select_ln1201') [53]  (0 ns)
	'sub' operation ('sub_ln1201_1') [54]  (1.31 ns)
	'select' operation ('y.V') [55]  (0.474 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
