#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  8 18:11:20 2023
# Process ID: 10652
# Current directory: C:/Users/drpro/Downloads/YOLO2/YOLO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30732 C:\Users\drpro\Downloads\YOLO2\YOLO\YOLO.xpr
# Log file: C:/Users/drpro/Downloads/YOLO2/YOLO/vivado.log
# Journal file: C:/Users/drpro/Downloads/YOLO2/YOLO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.xpr
update_compile_order -fileset sources_1
reset_run impl_1
srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/drpro/AppData/Roaming/Xilinx/Vivado/Proj_1/solution1 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:FPGA_Acc:1.0 [get_ips  design_1_FPGA_Acc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_FPGA_Acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files -ipstatic_source_dir C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/modelsim} {questa=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/questa} {riviera=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/riviera} {activehdl=C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.sysdef C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk -hwspec C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.sdk/design_1_wrapper.hdf
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.bit C:/Users/drpro/OneDrive/Desktop/test.bit
file copy -force C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.runs/impl_1/design_1_wrapper.sysdef C:/Users/drpro/OneDrive/Desktop/design_1_wrapper.hdf

write_xdc -force C:/Users/drpro/OneDrive/Desktop/constrs_1.xdc
open_bd_design {C:/Users/drpro/Downloads/YOLO2/YOLO/YOLO.srcs/sources_1/bd/design_1/design_1.bd}
