Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jun 20 18:49:49 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.046        0.000                      0                  595        0.078        0.000                      0                  595        3.500        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.046        0.000                      0                  595        0.078        0.000                      0                  595        3.500        0.000                       0                   207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.046ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 2.302ns (39.667%)  route 3.501ns (60.333%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.758     5.426    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/Q
                         net (fo=4, routed)           1.477     7.359    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[51]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  SKINNY_128_DUT/INST_IS_REG/Q[32]_i_1__0/O
                         net (fo=3, routed)           0.743     8.226    SKINNY_128_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[48]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.350 f  SKINNY_128_DUT/INST_IS_REG/Q[0]_i_1/O
                         net (fo=4, routed)           0.821     9.171    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[0]
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.295 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_39/O
                         net (fo=1, routed)           0.000     9.295    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_39_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.827 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.827    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_31_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.941    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_26_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.055    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_13_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.169    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.001    10.284    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.441 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.460    10.901    SKINNY_128_DUT/INST_LFSR/CO[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.329    11.230 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000    11.230    SKINNY_128_DUT_n_0
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.564    12.955    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.079    13.276    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  2.046    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 2.302ns (39.735%)  route 3.491ns (60.265%))
  Logic Levels:           10  (CARRY4=6 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.758     5.426    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[51]/Q
                         net (fo=4, routed)           1.477     7.359    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[51]
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.483 r  SKINNY_128_DUT/INST_IS_REG/Q[32]_i_1__0/O
                         net (fo=3, routed)           0.743     8.226    SKINNY_128_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[48]
    SLICE_X39Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.350 f  SKINNY_128_DUT/INST_IS_REG/Q[0]_i_1/O
                         net (fo=4, routed)           0.821     9.171    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[0]
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.295 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_39/O
                         net (fo=1, routed)           0.000     9.295    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state[5]_i_39_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.827 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.827    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_31_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.941 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.941    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_26_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.055 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.055    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_13_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.169 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.169    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_6_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.283 r  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.001    10.284    SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_3_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.441 f  SKINNY_128_DUT/INST_IS_REG/FSM_onehot_current_state_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.450    10.891    SKINNY_128_DUT/INST_LFSR/CO[0]
    SLICE_X42Y52         LUT6 (Prop_lut6_I3_O)        0.329    11.220 r  SKINNY_128_DUT/INST_LFSR/FSM_onehot_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000    11.220    SKINNY_128_DUT_n_1
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.564    12.955    clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)        0.079    13.276    FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.580ns (13.996%)  route 3.564ns (86.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.643     9.553    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X38Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.579    12.971    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[32]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    12.688    SKINNY_128_DUT/INST_IS_REG/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[35]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.580ns (13.996%)  route 3.564ns (86.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.643     9.553    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[35]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.579    12.971    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[35]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    12.688    SKINNY_128_DUT/INST_IS_REG/Q_reg[35]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.580ns (13.996%)  route 3.564ns (86.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.643     9.553    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.579    12.971    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[41]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    12.688    SKINNY_128_DUT/INST_IS_REG/Q_reg[41]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK2_REG/Q_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.580ns (13.996%)  route 3.564ns (86.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.643     9.553    SKINNY_128_DUT/INST_TK2_REG/FSM_sequential_current_state_reg[1]
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.579    12.971    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[40]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    12.688    SKINNY_128_DUT/INST_TK2_REG/Q_reg[40]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK2_REG/Q_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.580ns (13.996%)  route 3.564ns (86.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.643     9.553    SKINNY_128_DUT/INST_TK2_REG/FSM_sequential_current_state_reg[1]
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.579    12.971    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[43]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    12.688    SKINNY_128_DUT/INST_TK2_REG/Q_reg[43]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.580ns (14.074%)  route 3.541ns (85.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.620     9.530    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X42Y47         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.580    12.972    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y47         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[0]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X42Y47         FDRE (Setup_fdre_C_R)       -0.524    12.689    SKINNY_128_DUT/INST_IS_REG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.580ns (14.074%)  route 3.541ns (85.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.620     9.530    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X42Y47         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.580    12.972    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y47         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[1]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X42Y47         FDSE (Setup_fdse_C_S)       -0.524    12.689    SKINNY_128_DUT/INST_IS_REG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.580ns (14.074%)  route 3.541ns (85.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.741     5.409    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.921     6.787    SKINNY_128_DUT/INST_TK1_REG/out[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.124     6.911 r  SKINNY_128_DUT/INST_TK1_REG/Q[62]_i_1__0/O
                         net (fo=188, routed)         2.620     9.530    SKINNY_128_DUT/INST_IS_REG/FSM_sequential_current_state_reg[1]
    SLICE_X42Y47         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         1.580    12.972    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X42Y47         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[52]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X42Y47         FDSE (Setup_fdse_C_S)       -0.524    12.689    SKINNY_128_DUT/INST_IS_REG/Q_reg[52]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  3.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK1_REG/Q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK1_REG/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.042%)  route 0.237ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.593     1.505    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[35]/Q
                         net (fo=2, routed)           0.237     1.870    SKINNY_128_DUT/INST_TK1_REG/Q_reg[31]_0[3]
    SLICE_X38Y51         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.857     2.016    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[3]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.023     1.792    SKINNY_128_DUT/INST_TK1_REG/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK1_REG/Q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK1_REG/Q_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.608%)  route 0.279ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.501    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[46]/Q
                         net (fo=2, routed)           0.279     1.920    SKINNY_128_DUT/INST_TK1_REG/Q_reg[31]_0[12]
    SLICE_X38Y47         FDSE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.862     2.021    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X38Y47         FDSE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[14]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X38Y47         FDSE (Hold_fdse_C_D)         0.060     1.834    SKINNY_128_DUT/INST_TK1_REG/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK1_REG/Q_reg[48]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK1_REG/Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.135%)  route 0.217ns (62.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.593     1.505    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X36Y47         FDSE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDSE (Prop_fdse_C_Q)         0.128     1.633 r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[48]/Q
                         net (fo=2, routed)           0.217     1.849    SKINNY_128_DUT/INST_TK1_REG/Q_reg[31]_0[14]
    SLICE_X36Y50         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.857     2.016    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[16]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)        -0.007     1.762    SKINNY_128_DUT/INST_TK1_REG/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK1_REG/Q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK1_REG/Q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.609%)  route 0.266ns (65.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.592     1.504    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[49]/Q
                         net (fo=2, routed)           0.266     1.911    SKINNY_128_DUT/INST_TK1_REG/Q_reg[31]_0[15]
    SLICE_X37Y50         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.857     2.016    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[17]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.046     1.815    SKINNY_128_DUT/INST_TK1_REG/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK2_REG/Q_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK2_REG/Q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.860%)  route 0.281ns (60.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.587     1.499    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X37Y51         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[31]/Q
                         net (fo=1, routed)           0.281     1.920    SKINNY_128_DUT/INST_TK2_REG/Q_reg_n_0_[31]
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.965 r  SKINNY_128_DUT/INST_TK2_REG/Q[52]_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    SKINNY_128_DUT/INST_TK2_REG/Q[52]_i_1__0_n_0
    SLICE_X37Y49         FDRE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.862     2.021    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[52]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.865    SKINNY_128_DUT/INST_TK2_REG/Q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK1_REG/Q_reg[58]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.922%)  route 0.251ns (52.078%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.587     1.499    SKINNY_128_DUT/INST_TK1_REG/clk_IBUF_BUFG
    SLICE_X39Y51         FDSE                                         r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  SKINNY_128_DUT/INST_TK1_REG/Q_reg[58]/Q
                         net (fo=2, routed)           0.120     1.760    SKINNY_128_DUT/INST_IS_REG/TK1_in[24]
    SLICE_X38Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  SKINNY_128_DUT/INST_IS_REG/Q[42]_i_1/O
                         net (fo=5, routed)           0.131     1.936    SKINNY_128_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[58]
    SLICE_X39Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  SKINNY_128_DUT/INST_IS_REG/Q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.981    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[10]
    SLICE_X39Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.862     2.021    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.092     1.866    SKINNY_128_DUT/INST_IS_REG/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK2_REG/Q_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.212ns (42.643%)  route 0.285ns (57.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.501    SKINNY_128_DUT/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.285     1.950    SKINNY_128_DUT/INST_TK2_REG/out[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.048     1.998 r  SKINNY_128_DUT/INST_TK2_REG/Q[56]_i_1__0/O
                         net (fo=1, routed)           0.000     1.998    SKINNY_128_DUT/INST_TK2_REG/Q[56]_i_1__0_n_0
    SLICE_X37Y49         FDRE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.862     2.021    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[56]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.107     1.881    SKINNY_128_DUT/INST_TK2_REG/Q_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_IS_REG/Q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.148%)  route 0.289ns (60.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.592     1.504    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y46         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  SKINNY_128_DUT/INST_IS_REG/Q_reg[11]/Q
                         net (fo=6, routed)           0.289     1.934    SKINNY_128_DUT/INST_IS_REG/IS_REG_OUT[11]
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.979 r  SKINNY_128_DUT/INST_IS_REG/Q[61]_i_1/O
                         net (fo=1, routed)           0.000     1.979    SKINNY_128_DUT/INST_IS_REG/mixcolumns_out[61]
    SLICE_X39Y50         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.857     2.016    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[61]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     1.860    SKINNY_128_DUT/INST_IS_REG/Q_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_LFSR/lfsr_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_IS_REG/Q_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.738%)  route 0.282ns (60.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.589     1.501    SKINNY_128_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  SKINNY_128_DUT/INST_LFSR/lfsr_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  SKINNY_128_DUT/INST_LFSR/lfsr_internal_reg[2]/Q
                         net (fo=4, routed)           0.083     1.724    SKINNY_128_DUT/INST_IS_REG/Q[2]
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  SKINNY_128_DUT/INST_IS_REG/Q[46]_i_1/O
                         net (fo=5, routed)           0.199     1.969    SKINNY_128_DUT/INST_IS_REG/AddRoundTWEAKEY_OUT[62]
    SLICE_X40Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.864     2.023    SKINNY_128_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y49         FDSE                                         r  SKINNY_128_DUT/INST_IS_REG/Q_reg[46]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X40Y49         FDSE (Hold_fdse_C_D)         0.066     1.842    SKINNY_128_DUT/INST_IS_REG/Q_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SKINNY_128_DUT/INST_TK2_REG/Q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SKINNY_128_DUT/INST_TK2_REG/Q_reg[47]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.587     1.499    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X39Y50         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDSE (Prop_fdse_C_Q)         0.141     1.640 r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[22]/Q
                         net (fo=2, routed)           0.067     1.707    SKINNY_128_DUT/INST_TK2_REG/Q_reg_n_0_[22]
    SLICE_X39Y50         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=206, routed)         0.857     2.016    SKINNY_128_DUT/INST_TK2_REG/clk_IBUF_BUFG
    SLICE_X39Y50         FDSE                                         r  SKINNY_128_DUT/INST_TK2_REG/Q_reg[47]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X39Y50         FDSE (Hold_fdse_C_D)         0.078     1.577    SKINNY_128_DUT/INST_TK2_REG/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y52    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y52    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y52    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y48    SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    FSM_onehot_current_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SKINNY_128_DUT/INST_IS_REG/Q_reg[60]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    SKINNY_128_DUT/INST_IS_REG/Q_reg[62]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y52    FSM_onehot_current_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    FSM_onehot_current_state_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y52    SKINNY_128_DUT/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    SKINNY_128_DUT/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y48    SKINNY_128_DUT/INST_IS_REG/Q_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    SKINNY_128_DUT/INST_IS_REG/Q_reg[11]/C



