14:54:33
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 14:54:37 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CG351 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":93:16:93:17|Integer size out of range 1 to 1048576
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":131:0:131:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:54:38 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:54:38 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 14:56:37 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":110:4:110:16|An instance name was not specified - using generated name II_2
@E: CG342 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":125:8:125:10|Expecting target variable, found out -- possible misspelling
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:0:130:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:56:37 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:56:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 14:57:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":110:4:110:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:21:96:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:13:98:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:3:94:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":47:11:47:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":48:11:48:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:11:49:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:11:50:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":51:11:51:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":52:11:52:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":53:11:53:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 14:57:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 14:57:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 14:57:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 14:57:26 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 14:57:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":47:11:47:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":48:11:48:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:11:49:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:11:50:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                 Clock                     Clock
Clock                                  Frequency     Period        Type                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------
top_pll|PACKAGEPIN                     16.5 MHz      60.788        inferred                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock       234.7 MHz     4.261         derived (from top_pll|PACKAGEPIN)     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock     234.7 MHz     4.261         derived (from top_pll|PACKAGEPIN)     Autoconstr_clkgroup_0     29   
========================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:57:27 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 14:57:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:11:50:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:11:49:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":48:11:48:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":47:11:47:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_2.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.64ns		  55 /        29
   2		0h:00m:00s		    -2.64ns		  55 /        29
   3		0h:00m:00s		    -1.24ns		  55 /        29
   4		0h:00m:00s		    -1.24ns		  55 /        29

   5		0h:00m:00s		    -1.24ns		  55 /        29


   6		0h:00m:00s		    -1.24ns		  54 /        29
   7		0h:00m:00s		    -0.59ns		  55 /        29
@N: FX1017 :|SB_GB inserted on the net II_2.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           29         II_2.clock_out 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 8.60ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 8.60ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 14:57:28 2023
#


Top view:               top_pll
Requested Frequency:    116.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.517

                                       Requested     Estimated     Requested     Estimated                 Clock                                 Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                  Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PACKAGEPIN                     116.3 MHz     NA            8.595         NA            DCM/PLL     inferred                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock     116.3 MHz     98.9 MHz      8.595         10.113        -1.517      derived (from top_pll|PACKAGEPIN)     Autoconstr_clkgroup_0
======================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  8.596       -1.517  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_2.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.517
II_2.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.510
II_2.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.482
II_2.counter[11]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.419
II_2.counter[6]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       -0.727
II_2.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       0.149 
II_2.counter[14]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       0.156 
II_2.counter[7]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       0.170 
II_2.counter[16]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       0.184 
II_2.counter[17]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       0.247 
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_2.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
II_2.counter[9]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.490        -1.517
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.595
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.490

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.517

    Number of logic level(s):                6
    Starting point:                          II_2.counter[8] / Q
    Ending point:                            II_2.counter[0] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_2.counter[8]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[8]                      Net          -                                -       1.599     -           4         
II_2.counter_RNIOKN81[10]       SB_LUT4      I0                               In      -         2.139       -         
II_2.counter_RNIOKN81[10]       SB_LUT4      O                                Out     0.386     2.525       -         
counter_RNIOKN81[10]            Net          -                                -       1.371     -           1         
II_2.counter_RNIOC5K1[7]        SB_LUT4      I1                               In      -         3.896       -         
II_2.counter_RNIOC5K1[7]        SB_LUT4      O                                Out     0.379     4.274       -         
counter_RNIOC5K1[7]             Net          -                                -       1.371     -           1         
II_2.counter_RNIFAQ93[15]       SB_LUT4      I3                               In      -         5.645       -         
II_2.counter_RNIFAQ93[15]       SB_LUT4      O                                Out     0.316     5.961       -         
counter_RNIFAQ93[15]            Net          -                                -       1.371     -           1         
II_2.counter_RNIVNN26[12]       SB_LUT4      I3                               In      -         7.332       -         
II_2.counter_RNIVNN26[12]       SB_LUT4      O                                Out     0.287     7.620       -         
counter_RNIVNN26[12]            Net          -                                -       1.371     -           1         
II_2.counter_RNIMLA0A[12]       SB_LUT4      I1                               In      -         8.991       -         
II_2.counter_RNIMLA0A[12]       SB_LUT4      O                                Out     0.400     9.390       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_2.counter_RNIMLA0A_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.390       -         
II_2.counter_RNIMLA0A_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.007      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_2.counter[0]                 SB_DFFSR     R                                In      -         10.007      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.113 is 3.030(30.0%) logic and 7.083(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.595
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.490

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.517

    Number of logic level(s):                6
    Starting point:                          II_2.counter[8] / Q
    Ending point:                            II_2.counter[27] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_2.counter[8]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[8]                      Net          -                                -       1.599     -           4         
II_2.counter_RNIOKN81[10]       SB_LUT4      I0                               In      -         2.139       -         
II_2.counter_RNIOKN81[10]       SB_LUT4      O                                Out     0.386     2.525       -         
counter_RNIOKN81[10]            Net          -                                -       1.371     -           1         
II_2.counter_RNIOC5K1[7]        SB_LUT4      I1                               In      -         3.896       -         
II_2.counter_RNIOC5K1[7]        SB_LUT4      O                                Out     0.379     4.274       -         
counter_RNIOC5K1[7]             Net          -                                -       1.371     -           1         
II_2.counter_RNIFAQ93[15]       SB_LUT4      I3                               In      -         5.645       -         
II_2.counter_RNIFAQ93[15]       SB_LUT4      O                                Out     0.316     5.961       -         
counter_RNIFAQ93[15]            Net          -                                -       1.371     -           1         
II_2.counter_RNIVNN26[12]       SB_LUT4      I3                               In      -         7.332       -         
II_2.counter_RNIVNN26[12]       SB_LUT4      O                                Out     0.287     7.620       -         
counter_RNIVNN26[12]            Net          -                                -       1.371     -           1         
II_2.counter_RNIMLA0A[12]       SB_LUT4      I1                               In      -         8.991       -         
II_2.counter_RNIMLA0A[12]       SB_LUT4      O                                Out     0.400     9.390       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_2.counter_RNIMLA0A_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.390       -         
II_2.counter_RNIMLA0A_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.007      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_2.counter[27]                SB_DFFSR     R                                In      -         10.007      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.113 is 3.030(30.0%) logic and 7.083(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.595
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.490

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.517

    Number of logic level(s):                6
    Starting point:                          II_2.counter[8] / Q
    Ending point:                            II_2.counter[26] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_2.counter[8]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[8]                      Net          -                                -       1.599     -           4         
II_2.counter_RNIOKN81[10]       SB_LUT4      I0                               In      -         2.139       -         
II_2.counter_RNIOKN81[10]       SB_LUT4      O                                Out     0.386     2.525       -         
counter_RNIOKN81[10]            Net          -                                -       1.371     -           1         
II_2.counter_RNIOC5K1[7]        SB_LUT4      I1                               In      -         3.896       -         
II_2.counter_RNIOC5K1[7]        SB_LUT4      O                                Out     0.379     4.274       -         
counter_RNIOC5K1[7]             Net          -                                -       1.371     -           1         
II_2.counter_RNIFAQ93[15]       SB_LUT4      I3                               In      -         5.645       -         
II_2.counter_RNIFAQ93[15]       SB_LUT4      O                                Out     0.316     5.961       -         
counter_RNIFAQ93[15]            Net          -                                -       1.371     -           1         
II_2.counter_RNIVNN26[12]       SB_LUT4      I3                               In      -         7.332       -         
II_2.counter_RNIVNN26[12]       SB_LUT4      O                                Out     0.287     7.620       -         
counter_RNIVNN26[12]            Net          -                                -       1.371     -           1         
II_2.counter_RNIMLA0A[12]       SB_LUT4      I1                               In      -         8.991       -         
II_2.counter_RNIMLA0A[12]       SB_LUT4      O                                Out     0.400     9.390       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_2.counter_RNIMLA0A_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.390       -         
II_2.counter_RNIMLA0A_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.007      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_2.counter[26]                SB_DFFSR     R                                In      -         10.007      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.113 is 3.030(30.0%) logic and 7.083(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.595
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.490

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.517

    Number of logic level(s):                6
    Starting point:                          II_2.counter[8] / Q
    Ending point:                            II_2.counter[25] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_2.counter[8]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[8]                      Net          -                                -       1.599     -           4         
II_2.counter_RNIOKN81[10]       SB_LUT4      I0                               In      -         2.139       -         
II_2.counter_RNIOKN81[10]       SB_LUT4      O                                Out     0.386     2.525       -         
counter_RNIOKN81[10]            Net          -                                -       1.371     -           1         
II_2.counter_RNIOC5K1[7]        SB_LUT4      I1                               In      -         3.896       -         
II_2.counter_RNIOC5K1[7]        SB_LUT4      O                                Out     0.379     4.274       -         
counter_RNIOC5K1[7]             Net          -                                -       1.371     -           1         
II_2.counter_RNIFAQ93[15]       SB_LUT4      I3                               In      -         5.645       -         
II_2.counter_RNIFAQ93[15]       SB_LUT4      O                                Out     0.316     5.961       -         
counter_RNIFAQ93[15]            Net          -                                -       1.371     -           1         
II_2.counter_RNIVNN26[12]       SB_LUT4      I3                               In      -         7.332       -         
II_2.counter_RNIVNN26[12]       SB_LUT4      O                                Out     0.287     7.620       -         
counter_RNIVNN26[12]            Net          -                                -       1.371     -           1         
II_2.counter_RNIMLA0A[12]       SB_LUT4      I1                               In      -         8.991       -         
II_2.counter_RNIMLA0A[12]       SB_LUT4      O                                Out     0.400     9.390       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_2.counter_RNIMLA0A_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.390       -         
II_2.counter_RNIMLA0A_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.007      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_2.counter[25]                SB_DFFSR     R                                In      -         10.007      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.113 is 3.030(30.0%) logic and 7.083(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.595
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.490

    - Propagation time:                      10.007
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.517

    Number of logic level(s):                6
    Starting point:                          II_2.counter[8] / Q
    Ending point:                            II_2.counter[24] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_2.counter[8]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[8]                      Net          -                                -       1.599     -           4         
II_2.counter_RNIOKN81[10]       SB_LUT4      I0                               In      -         2.139       -         
II_2.counter_RNIOKN81[10]       SB_LUT4      O                                Out     0.386     2.525       -         
counter_RNIOKN81[10]            Net          -                                -       1.371     -           1         
II_2.counter_RNIOC5K1[7]        SB_LUT4      I1                               In      -         3.896       -         
II_2.counter_RNIOC5K1[7]        SB_LUT4      O                                Out     0.379     4.274       -         
counter_RNIOC5K1[7]             Net          -                                -       1.371     -           1         
II_2.counter_RNIFAQ93[15]       SB_LUT4      I3                               In      -         5.645       -         
II_2.counter_RNIFAQ93[15]       SB_LUT4      O                                Out     0.316     5.961       -         
counter_RNIFAQ93[15]            Net          -                                -       1.371     -           1         
II_2.counter_RNIVNN26[12]       SB_LUT4      I3                               In      -         7.332       -         
II_2.counter_RNIVNN26[12]       SB_LUT4      O                                Out     0.287     7.620       -         
counter_RNIVNN26[12]            Net          -                                -       1.371     -           1         
II_2.counter_RNIMLA0A[12]       SB_LUT4      I1                               In      -         8.991       -         
II_2.counter_RNIMLA0A[12]       SB_LUT4      O                                Out     0.400     9.390       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_2.counter_RNIMLA0A_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.390       -         
II_2.counter_RNIMLA0A_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.007      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_2.counter[24]                SB_DFFSR     R                                In      -         10.007      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.113 is 3.030(30.0%) logic and 7.083(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        26 uses
SB_DFF          1 use
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         52 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 30

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 14:57:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_c_THRU_LUT4_0_LC_52", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	55/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.3 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	55/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1656.98 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 162.72 MHz | Target: 1656.98 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 116.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 190
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 190
used logic cells: 55
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 84 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:00:50 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:4:111:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:21:96:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:13:98:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:33:111:42|Port-width mismatch for port clock_out. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@E: CS164 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:33:111:42|Expecting wire for output connection, found onehzclock
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:00:50 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:00:50 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:01:54 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:4:111:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:21:96:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:13:98:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:33:111:42|Port-width mismatch for port clock_out. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:4:111:16|Removing instance II_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:3:94:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":47:11:47:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":48:11:48:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:11:49:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:11:50:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":51:11:51:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":52:11:52:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":53:11:53:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:01:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:01:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:01:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:01:55 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:01:55 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":47:11:47:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":48:11:48:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:11:49:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:11:50:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:01:56 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:01:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":53:11:53:14|Tristate driver led8 (in view: work.top_pll(verilog)) on net led8 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":52:11:52:14|Tristate driver led7 (in view: work.top_pll(verilog)) on net led7 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":51:11:51:14|Tristate driver led6 (in view: work.top_pll(verilog)) on net led6 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:11:50:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:11:49:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":48:11:48:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":47:11:47:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:01:56 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:01:56 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:03:52 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:4:123:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:21:96:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:13:98:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:33:123:42|Port-width mismatch for port clock_out. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:4:123:16|Removing instance II_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:3:94:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:03:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:03:52 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:03:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:03:53 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:03:53 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:03:54 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:03:54 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:03:54 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:03:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:04:57 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:4:123:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:21:96:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:13:98:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:33:123:42|Port-width mismatch for port clock_out. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:4:123:16|Removing instance II_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:3:94:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:04:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:04:57 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:04:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:04:58 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:04:58 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:04:59 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:04:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:04:59 2023
#


Top view:               top_pll
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:04:59 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:08:11 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":122:4:122:16|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:26:63:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":64:27:64:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":67:30:67:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":69:18:69:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":71:19:71:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":97:21:97:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:13:99:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":95:3:95:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:08:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:08:11 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:08:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:08:12 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:08:13 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     8    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:08:13 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:08:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":124:4:124:9|User-specified initial value defined for instance counter[7:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_2.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":124:4:124:9|Found counter in view:work.top_pll(verilog) instance counter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  70 /        37
   2		0h:00m:00s		    -2.77ns		  69 /        37
   3		0h:00m:00s		    -1.37ns		  71 /        37

   4		0h:00m:00s		    -1.37ns		  78 /        37
   5		0h:00m:00s		    -1.37ns		  79 /        37


   6		0h:00m:00s		    -1.37ns		  77 /        37
@N: FX1017 :|SB_GB inserted on the net II_2.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
8 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           37         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:08:14 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                       Requested     Estimated     Requested     Estimated                 Clock                                 Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                  Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PACKAGEPIN                     125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock     125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)     Autoconstr_clkgroup_0
======================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_2.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_2.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_2.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_2.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_2.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_2.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_2.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_2.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_2.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_2.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_2.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_2.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_2.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_2.counter[20] / Q
    Ending point:                            II_2.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_2.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_2.counter_RNIKHS31[20]      SB_LUT4      I0       In      -         2.139       -         
II_2.counter_RNIKHS31[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_2.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_2.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_2.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_2.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_2.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_2.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_2.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_2.counter[21] / Q
    Ending point:                            II_2.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_2.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_2.counter_RNIKHS31[20]      SB_LUT4      I1       In      -         2.139       -         
II_2.counter_RNIKHS31[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_2.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_2.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_2.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_2.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_2.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_2.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_2.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_2.counter[23] / Q
    Ending point:                            II_2.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_2.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_2.counter_RNIKHS31[20]      SB_LUT4      I2       In      -         2.139       -         
II_2.counter_RNIKHS31[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_2.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_2.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_2.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_2.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_2.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_2.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_2.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_2.counter[24] / Q
    Ending point:                            II_2.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_2.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_2.counter_RNIKHS31[20]      SB_LUT4      I3       In      -         2.139       -         
II_2.counter_RNIKHS31[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_2.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_2.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_2.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_2.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_2.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_2.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_2.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_2.counter[12] / Q
    Ending point:                            II_2.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_2.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_2.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_2.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_2.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_2.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_2.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_2.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_2.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_2.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_2.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        33 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         76 uses

I/O ports: 17
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   37 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 38

@S |Mapping Summary:
Total  LUTs: 76 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:08:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	78
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	32
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	79/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_76", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	78
    Number of DFFs      	:	37
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	33
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	79/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.95 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 310
used logic cells: 79
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 310
used logic cells: 79
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 116 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:12:16 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":107:4:107:16|An instance name was not specified - using generated name II_1
@E: CG351 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":125:12:125:13|Integer size out of range 1 to 1048576
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:0:139:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:12:16 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:12:16 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:14:35 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":107:4:107:16|An instance name was not specified - using generated name II_1
@E: CS110 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:2:130:2|Expecting terminal list
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":143:0:143:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:14:35 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:14:35 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:14:54 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":107:4:107:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:26:63:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":64:27:64:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":67:30:67:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":69:18:69:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":71:19:71:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:21:123:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":125:13:125:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":58:11:58:13|*Input bum to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":58:11:58:13|*Output bum has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:14:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:14:54 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:14:54 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:14:55 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:14:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":58:11:58:13|Tristate driver bum (in view: work.top_pll(verilog)) on net bum (in view: work.top_pll(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     6    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":58:11:58:13|Tristate driver bum (in view: work.top_pll(verilog)) on net bum (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:14:56 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:14:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":58:11:58:13|Tristate driver bum (in view: work.top_pll(verilog)) on net bum (in view: work.top_pll(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":109:4:109:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":109:4:109:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  66 /        35
   2		0h:00m:00s		    -2.77ns		  65 /        35
   3		0h:00m:00s		    -1.37ns		  67 /        35

   4		0h:00m:00s		    -1.37ns		  74 /        35
   5		0h:00m:00s		    -1.37ns		  75 /        35


   6		0h:00m:00s		    -1.37ns		  73 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock Clock_divider|clock_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:14:57 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                       Requested     Estimated     Requested     Estimated                 Clock                                 Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                                  Group                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PACKAGEPIN                     125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock     125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)     Autoconstr_clkgroup_0
======================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 17
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:14:57 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal bum_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal io_0:OUTPUTCLK is driven by non-default constant value GND

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.9 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.31 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 276
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 276
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:19:35 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":122:21:122:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:19:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:19:35 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:19:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:19:36 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:19:37 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:19:37 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:19:37 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:19:38 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:19:38 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.7 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.48 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:24:12 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":122:21:122:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:24:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:24:12 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:24:12 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:24:14 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:24:14 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:24:14 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:24:14 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:24:15 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:24:15 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.48 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:26:29 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":122:21:122:21|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:26:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:26:29 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:26:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:26:30 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:26:30 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:26:30 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:26:30 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:26:31 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:26:31 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.8 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.48 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:28:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:3:120:6|Input LATCH_INPUT_VALUE on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:3:120:6|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:28:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:28:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:28:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:28:04 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:28:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:28:05 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:28:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:28:06 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:28:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.48 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 287
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:33:16 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
@E: CG358 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":129:1:129:1|Expecting '.' or '.*'
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":129:2:129:2|Expecting (
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:0:140:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:33:17 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:33:17 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:33:42 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
@E: CG358 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":129:1:129:1|Expecting '.' or '.*'
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":129:2:129:2|Expecting (
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:0:140:8|Expecting endmodule
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:33:43 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:33:43 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:34:26 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":127:11:127:11|Input D_OUT_0 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:34:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:34:26 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:34:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:34:27 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:34:28 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:34:28 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:34:28 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:34:29 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:34:29 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.5 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.31 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 276
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 276
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:36:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:36:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:36:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:36:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:36:27 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:36:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:36:27 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:36:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:36:28 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:36:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:CLOCKENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity io_0:OUTPUTCLK is removed because the PIN_TYPE is configured as 011001

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.6 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 146.67 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 314
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 314
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:38:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:38:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:38:36 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:38:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:38:37 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:38:37 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:38:38 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:38:38 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:38:39 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:38:39 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal io_0:CLOCKENABLE is driven by non-default constant value GND
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.95 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 282
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 282
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:42:16 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:42:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:42:16 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:42:16 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:42:17 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:42:18 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:42:18 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:42:18 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:42:19 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:42:19 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal io_0:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.19 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:44:43 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:44:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:44:43 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:44:43 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:44:44 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:44:44 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:44:45 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:44:45 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:44:46 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:44:46 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 160.19 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 15:46:02 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":106:4:106:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":62:26:62:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:27:63:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:30:66:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":68:18:68:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:19:70:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":124:13:124:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:46:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:46:02 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:46:02 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:7:37:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 15:46:03 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 15:46:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:46:04 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 15:46:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":108:4:108:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  68 /        35
   2		0h:00m:00s		    -2.77ns		  67 /        35
   3		0h:00m:00s		    -1.37ns		  69 /        35

   4		0h:00m:00s		    -1.37ns		  76 /        35
   5		0h:00m:00s		    -1.37ns		  77 /        35


   6		0h:00m:00s		    -1.37ns		  75 /        35
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 35 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
6 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           35         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          io_0                No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 15:46:05 2023
#


Top view:               top_pll
Requested Frequency:    125.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.409

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.2 MHz     NA            7.984         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        125.2 MHz     NA            7.984         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        125.2 MHz     106.5 MHz     7.984         9.393         -1.409      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  7.984       -1.409  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.409
II_1.counter[21]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.395
II_1.counter[23]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.367
II_1.counter[24]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[24]     0.540       -1.304
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.283
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.241
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.220
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.178
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.149
II_1.counter[25]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[25]     0.540       -0.484
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       7.879        -1.409
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     7.879        -0.554
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.409

    Number of logic level(s):                4
    Starting point:                          II_1.counter[20] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[20]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.379     4.338       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.708       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.386     6.094       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.465       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.316     7.781       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.288       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.393 is 2.174(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.274
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.395

    Number of logic level(s):                4
    Starting point:                          II_1.counter[21] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[21]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                    Net          -        -       1.599     -           4         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.288       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.659       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.108       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.479       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.767       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.274       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.379 is 2.160(23.0%) logic and 7.219(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.246
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.367

    Number of logic level(s):                4
    Starting point:                          II_1.counter[23] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[23]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[23]                    Net          -        -       1.599     -           6         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.351     2.490       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.861       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.260       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.631       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.080       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.451       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.739       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.246       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.351 is 2.132(22.8%) logic and 7.219(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.182
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.304

    Number of logic level(s):                4
    Starting point:                          II_1.counter[24] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[24]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[24]                    Net          -        -       1.599     -           7         
II_1.counter_RNIG1JB1[20]      SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIG1JB1[20]      SB_LUT4      O        Out     0.287     2.426       -         
un2_clock_outlto23_0_0_d_1     Net          -        -       1.371     -           2         
II_1.clock_out_RNO_2           SB_LUT4      I1       In      -         3.797       -         
II_1.clock_out_RNO_2           SB_LUT4      O        Out     0.400     4.197       -         
g0_1_0_0                       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1           SB_LUT4      I0       In      -         5.568       -         
II_1.clock_out_RNO_1           SB_LUT4      O        Out     0.449     6.017       -         
un2_clock_outlto23_0_0_d       Net          -        -       1.371     -           1         
II_1.clock_out_RNO             SB_LUT4      I3       In      -         7.388       -         
II_1.clock_out_RNO             SB_LUT4      O        Out     0.287     7.676       -         
clock_out_RNO                  Net          -        -       1.507     -           1         
II_1.clock_out                 SB_DFF       D        In      -         9.182       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.984
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.879

    - Propagation time:                      9.162
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.283

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
II_1.counter[12]             SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                  Net          -        -       1.599     -           5         
II_1.clock_out_RNO_6         SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_6         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto16_3_0       Net          -        -       1.371     -           1         
II_1.clock_out_RNO_4         SB_LUT4      I3       In      -         3.959       -         
II_1.clock_out_RNO_4         SB_LUT4      O        Out     0.287     4.246       -         
g0_1_o3_2                    Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1         SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO_1         SB_LUT4      O        Out     0.351     5.968       -         
un2_clock_outlto23_0_0_d     Net          -        -       1.371     -           1         
II_1.clock_out_RNO           SB_LUT4      I3       In      -         7.339       -         
II_1.clock_out_RNO           SB_LUT4      O        Out     0.316     7.654       -         
clock_out_RNO                Net          -        -       1.507     -           1         
II_1.clock_out               SB_DFF       D        In      -         9.162       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.267 is 2.048(22.1%) logic and 7.219(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         72 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   35 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 15:46:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	5
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	35
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1785.71 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 144.57 MHz | Target: 1785.71 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 272
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :     6 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:43:47 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CS110 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":53:2:53:2|Expecting terminal list
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":176:0:176:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:43:47 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:43:47 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:44:37 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:4:152:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":161:4:161:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":35:7:35:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:13:49:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":83:7:83:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":108:26:108:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":109:27:109:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:30:112:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":114:18:114:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:19:116:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:44:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":83:7:83:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":83:7:83:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:44:37 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:44:37 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":83:7:83:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":83:7:83:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:44:38 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 16:44:38 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:44:39 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 16:44:39 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:4:154:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:4:154:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  78 /        41
   2		0h:00m:00s		    -2.28ns		  76 /        41

   3		0h:00m:00s		    -2.28ns		  76 /        41


   4		0h:00m:00s		    -2.28ns		  77 /        41
   5		0h:00m:00s		    -1.63ns		  78 /        41
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 41 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
12 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           41         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 8.65ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 8.65ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.65ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 16:44:40 2023
#


Top view:               top_pll
Requested Frequency:    115.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.526

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     115.6 MHz     NA            8.649         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        115.6 MHz     NA            8.649         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        115.6 MHz     98.3 MHz      8.649         10.176        -1.526      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  8.649       -1.526  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.526
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.477
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.456
II_1.counter[11]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.393
II_1.counter[15]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -0.828
II_1.counter[16]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -0.779
II_1.counter[17]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.758
II_1.counter[20]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -0.737
II_1.counter[22]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       -0.737
II_1.counter[18]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -0.709
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
II_1.counter[9]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     8.544        -1.526
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.649
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.544

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.526

    Number of logic level(s):                6
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.counter[0] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[7]                      Net          -                                -       1.599     -           4         
II_1.counter_RNIJ54V[7]         SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIJ54V[7]         SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIJ54V[7]              Net          -                                -       1.371     -           1         
II_1.counter_RNIJJQ31[8]        SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNIJJQ31[8]        SB_LUT4      O                                Out     0.400     4.359       -         
un1_counterlto17_d_2            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[13]       SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[13]       SB_LUT4      O                                Out     0.287     6.017       -         
counter_RNI49153[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.388       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.704       -         
un1_counterlto24_0_d_0_0_2      Net          -                                -       1.371     -           1         
II_1.counter_RNI5F7K9[12]       SB_LUT4      I2                               In      -         9.075       -         
II_1.counter_RNI5F7K9[12]       SB_LUT4      O                                Out     0.379     9.453       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNI5F7K9_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.453       -         
II_1.counter_RNI5F7K9_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.070      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[0]                 SB_DFFSR     R                                In      -         10.070      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.176 is 3.093(30.4%) logic and 7.083(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.649
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.544

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.526

    Number of logic level(s):                6
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.counter[27] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[7]                      Net          -                                -       1.599     -           4         
II_1.counter_RNIJ54V[7]         SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIJ54V[7]         SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIJ54V[7]              Net          -                                -       1.371     -           1         
II_1.counter_RNIJJQ31[8]        SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNIJJQ31[8]        SB_LUT4      O                                Out     0.400     4.359       -         
un1_counterlto17_d_2            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[13]       SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[13]       SB_LUT4      O                                Out     0.287     6.017       -         
counter_RNI49153[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.388       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.704       -         
un1_counterlto24_0_d_0_0_2      Net          -                                -       1.371     -           1         
II_1.counter_RNI5F7K9[12]       SB_LUT4      I2                               In      -         9.075       -         
II_1.counter_RNI5F7K9[12]       SB_LUT4      O                                Out     0.379     9.453       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNI5F7K9_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.453       -         
II_1.counter_RNI5F7K9_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.070      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[27]                SB_DFFSR     R                                In      -         10.070      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.176 is 3.093(30.4%) logic and 7.083(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.649
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.544

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.526

    Number of logic level(s):                6
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.counter[26] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[7]                      Net          -                                -       1.599     -           4         
II_1.counter_RNIJ54V[7]         SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIJ54V[7]         SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIJ54V[7]              Net          -                                -       1.371     -           1         
II_1.counter_RNIJJQ31[8]        SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNIJJQ31[8]        SB_LUT4      O                                Out     0.400     4.359       -         
un1_counterlto17_d_2            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[13]       SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[13]       SB_LUT4      O                                Out     0.287     6.017       -         
counter_RNI49153[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.388       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.704       -         
un1_counterlto24_0_d_0_0_2      Net          -                                -       1.371     -           1         
II_1.counter_RNI5F7K9[12]       SB_LUT4      I2                               In      -         9.075       -         
II_1.counter_RNI5F7K9[12]       SB_LUT4      O                                Out     0.379     9.453       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNI5F7K9_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.453       -         
II_1.counter_RNI5F7K9_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.070      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[26]                SB_DFFSR     R                                In      -         10.070      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.176 is 3.093(30.4%) logic and 7.083(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.649
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.544

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.526

    Number of logic level(s):                6
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.counter[25] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[7]                      Net          -                                -       1.599     -           4         
II_1.counter_RNIJ54V[7]         SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIJ54V[7]         SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIJ54V[7]              Net          -                                -       1.371     -           1         
II_1.counter_RNIJJQ31[8]        SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNIJJQ31[8]        SB_LUT4      O                                Out     0.400     4.359       -         
un1_counterlto17_d_2            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[13]       SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[13]       SB_LUT4      O                                Out     0.287     6.017       -         
counter_RNI49153[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.388       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.704       -         
un1_counterlto24_0_d_0_0_2      Net          -                                -       1.371     -           1         
II_1.counter_RNI5F7K9[12]       SB_LUT4      I2                               In      -         9.075       -         
II_1.counter_RNI5F7K9[12]       SB_LUT4      O                                Out     0.379     9.453       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNI5F7K9_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.453       -         
II_1.counter_RNI5F7K9_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.070      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[25]                SB_DFFSR     R                                In      -         10.070      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.176 is 3.093(30.4%) logic and 7.083(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.649
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.544

    - Propagation time:                      10.070
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.526

    Number of logic level(s):                6
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.counter[24] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[7]                      Net          -                                -       1.599     -           4         
II_1.counter_RNIJ54V[7]         SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIJ54V[7]         SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIJ54V[7]              Net          -                                -       1.371     -           1         
II_1.counter_RNIJJQ31[8]        SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNIJJQ31[8]        SB_LUT4      O                                Out     0.400     4.359       -         
un1_counterlto17_d_2            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[13]       SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[13]       SB_LUT4      O                                Out     0.287     6.017       -         
counter_RNI49153[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.388       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.704       -         
un1_counterlto24_0_d_0_0_2      Net          -                                -       1.371     -           1         
II_1.counter_RNI5F7K9[12]       SB_LUT4      I2                               In      -         9.075       -         
II_1.counter_RNI5F7K9[12]       SB_LUT4      O                                Out     0.379     9.453       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNI5F7K9_0[12]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.453       -         
II_1.counter_RNI5F7K9_0[12]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.070      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[24]                SB_DFFSR     R                                In      -         10.070      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.176 is 3.093(30.4%) logic and 7.083(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        31 uses
SB_DFF          3 uses
SB_DFFE         10 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         74 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   41 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 42
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 74 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 74 = 74 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:44:40 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	76
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	77/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_74", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	41
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	77/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 115.61 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1647.40 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 163.34 MHz | Target: 1647.40 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 115.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 281
used logic cells: 77
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 281
used logic cells: 77
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 113 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:49:45 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":64:58:64:58|Expecting ,
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":172:0:172:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:49:45 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:49:45 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:51:59 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":148:4:148:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:4:157:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":35:7:35:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:13:49:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":104:26:104:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":105:27:105:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":108:30:108:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":110:18:110:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:19:112:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":61:4:61:9|Trying to extract state machine for register counter.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:51:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:51:59 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:51:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:52:00 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 16:52:01 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:52:01 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 16:52:01 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":150:4:150:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":150:4:150:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  76 /        40
   2		0h:00m:00s		    -2.77ns		  75 /        40
   3		0h:00m:00s		    -1.37ns		  75 /        40

   4		0h:00m:00s		    -1.37ns		  83 /        40


   5		0h:00m:00s		    -1.37ns		  83 /        40
   6		0h:00m:00s		    -1.37ns		  85 /        40
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
11 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           40         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 9.23ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 9.23ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.23ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 16:52:02 2023
#


Top view:               top_pll
Requested Frequency:    108.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.629

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     108.3 MHz     NA            9.233         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        108.3 MHz     NA            9.233         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        108.3 MHz     92.1 MHz      9.233         10.862        -1.629      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  9.233       -1.629  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[6]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       -1.629
II_1.counter[7]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.615
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.587
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -0.880
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -0.831
II_1.counter[11]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -0.747
II_1.counter[17]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.055
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -0.041
II_1.counter[18]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -0.020
II_1.counter[14]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       0.001 
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       9.127        -1.629
counter[0]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[2]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.629

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.934       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     9.250       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.757      -         
============================================================================================
Total path delay (propagation time + setup) of 10.862 is 2.272(20.9%) logic and 8.590(79.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.616

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.889       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.316     4.204       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.575       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.316     5.891       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.262       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.316     7.577       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.948       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.287     9.236       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.743      -         
============================================================================================
Total path delay (propagation time + setup) of 10.848 is 2.258(20.8%) logic and 8.590(79.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[10] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[10]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[10]                   Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.351     2.490       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.861       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.316     4.176       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.547       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.316     5.863       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.234       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.316     7.549       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.920       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.287     9.208       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.715      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.233
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.233

    - Propagation time:                      10.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            counter[0] / E
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_2.G_3                      SB_LUT4      I2       In      -         8.934       -         
II_2.G_3                      SB_LUT4      O        Out     0.379     9.313       -         
G_3                           Net          -        -       1.507     -           6         
counter[0]                    SB_DFFE      E        In      -         10.820      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.233
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.233

    - Propagation time:                      10.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            counter[5] / E
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_2.G_3                      SB_LUT4      I2       In      -         8.934       -         
II_2.G_3                      SB_LUT4      O        Out     0.379     9.313       -         
G_3                           Net          -        -       1.507     -           6         
counter[5]                    SB_DFFE      E        In      -         10.820      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         80 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   40 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 41
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 80 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 80 = 80 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:52:02 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	82
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	83/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_80", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.8 (sec)

Final Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	83/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 108.34 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1543.88 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 157.54 MHz | Target: 1543.88 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 108.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 335
used logic cells: 83
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 335
used logic cells: 83
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 120 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     3 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:53:06 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":148:4:148:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:4:157:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":35:7:35:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:13:49:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":104:26:104:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":105:27:105:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":108:30:108:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":110:18:110:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:19:112:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":61:4:61:9|Trying to extract state machine for register counter.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:53:06 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:53:07 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:53:07 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":79:7:79:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:53:08 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 16:53:08 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:53:08 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 16:53:08 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":150:4:150:9|User-specified initial value defined for instance counter[5:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top_pll.v":150:4:150:9|Found counter in view:work.top_pll(verilog) instance counter[5:0] 
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  76 /        40
   2		0h:00m:00s		    -2.77ns		  75 /        40
   3		0h:00m:00s		    -1.37ns		  75 /        40

   4		0h:00m:00s		    -1.37ns		  83 /        40


   5		0h:00m:00s		    -1.37ns		  83 /        40
   6		0h:00m:00s		    -1.37ns		  85 /        40
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 40 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
11 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           40         counter[0]     
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 9.23ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 9.23ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.23ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 16:53:09 2023
#


Top view:               top_pll
Requested Frequency:    108.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.629

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     108.3 MHz     NA            9.233         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        108.3 MHz     NA            9.233         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        108.3 MHz     92.1 MHz      9.233         10.862        -1.629      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  9.233       -1.629  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[6]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       -1.629
II_1.counter[7]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.615
II_1.counter[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]     0.540       -1.587
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -0.880
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -0.831
II_1.counter[11]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -0.747
II_1.counter[17]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.055
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -0.041
II_1.counter[18]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -0.020
II_1.counter[14]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       0.001 
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       9.127        -1.629
counter[0]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[2]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
counter[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       G_3                 9.233        -1.587
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.127        -0.880
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.757
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.629

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.934       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     9.250       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.757      -         
============================================================================================
Total path delay (propagation time + setup) of 10.862 is 2.272(20.9%) logic and 8.590(79.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.743
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.616

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.889       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.316     4.204       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.575       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.316     5.891       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.262       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.316     7.577       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.948       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.287     9.236       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.743      -         
============================================================================================
Total path delay (propagation time + setup) of 10.848 is 2.258(20.8%) logic and 8.590(79.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.233
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.127

    - Propagation time:                      10.715
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[10] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[10]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[10]                   Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.351     2.490       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.861       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.316     4.176       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.547       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.316     5.863       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.234       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.316     7.549       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         8.920       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.287     9.208       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         10.715      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.233
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.233

    - Propagation time:                      10.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            counter[0] / E
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_2.G_3                      SB_LUT4      I2       In      -         8.934       -         
II_2.G_3                      SB_LUT4      O        Out     0.379     9.313       -         
G_3                           Net          -        -       1.507     -           6         
counter[0]                    SB_DFFE      E        In      -         10.820      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.233
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.233

    - Propagation time:                      10.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.587

    Number of logic level(s):                5
    Starting point:                          II_1.counter[6] / Q
    Ending point:                            counter[5] / E
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[6]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[6]                    Net          -        -       1.599     -           5         
II_1.counter_RNI6D8K[6]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI6D8K[6]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNI6D8K[6]            Net          -        -       1.371     -           1         
II_1.counter_RNIHVG81[8]      SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHVG81[8]      SB_LUT4      O        Out     0.287     4.246       -         
counter_RNIHVG81[8]           Net          -        -       1.371     -           1         
II_1.counter_RNIQA492[13]     SB_LUT4      I3       In      -         5.617       -         
II_1.counter_RNIQA492[13]     SB_LUT4      O        Out     0.287     5.905       -         
counter_RNIQA492[13]          Net          -        -       1.371     -           1         
II_1.counter_RNIN1JM6[13]     SB_LUT4      I3       In      -         7.276       -         
II_1.counter_RNIN1JM6[13]     SB_LUT4      O        Out     0.287     7.563       -         
un2_clock_outlto23_0_0_d      Net          -        -       1.371     -           2         
II_2.G_3                      SB_LUT4      I2       In      -         8.934       -         
II_2.G_3                      SB_LUT4      O        Out     0.379     9.313       -         
G_3                           Net          -        -       1.507     -           6         
counter[5]                    SB_DFFE      E        In      -         10.820      -         
============================================================================================
Total path delay (propagation time + setup) of 10.820 is 2.230(20.6%) logic and 8.590(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        31 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        28 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         80 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   40 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 41
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 80 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 80 = 80 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:53:09 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	82
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	10
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	42
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	83/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_80", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.0 (sec)

Final Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	40
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	31
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	83/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 108.34 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1543.88 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.48 MHz | Target: 1543.88 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 108.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 304
used logic cells: 83
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 304
used logic cells: 83
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 121 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 16:57:59 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":192:4:192:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":201:4:201:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:10|An instance name was not specified - using generated name II_3
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top_pll
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":12:7:12:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":35:7:35:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:13:49:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":78:7:78:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:13:92:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:7:123:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":148:26:148:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":149:27:149:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:30:152:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":154:18:154:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:19:156:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":194:4:194:9|Pruning unused register counter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":132:11:132:14|*Output led1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":133:11:133:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":134:11:134:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":135:11:135:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":136:11:136:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":104:4:104:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":104:4:104:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":61:4:61:9|Trying to extract state machine for register counter.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:57:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:7:123:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:7:123:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:57:59 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:57:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:7:123:13|Selected library: work cell: top_pll view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:7:123:13|Selected library: work cell: top_pll view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 16:58:00 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 16:58:00 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":132:11:132:14|Tristate driver led1 (in view: work.top_pll(verilog)) on net led1 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":133:11:133:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":134:11:134:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":135:11:135:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":136:11:136:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top_pll

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                                 Clock                     Clock
Clock                                     Frequency     Period        Type                                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top_pll|PACKAGEPIN                        1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
top_pll|PLLOUTCORE_derived_clock          14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top_pll|PLLOUTGLOBAL_derived_clock        14.3 MHz      70.100        derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
===========================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":136:11:136:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":135:11:135:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":134:11:134:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":133:11:133:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":132:11:132:14|Tristate driver led1 (in view: work.top_pll(verilog)) on net led1 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:58:01 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 16:58:01 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":136:11:136:14|Tristate driver led5 (in view: work.top_pll(verilog)) on net led5 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":135:11:135:14|Tristate driver led4 (in view: work.top_pll(verilog)) on net led4 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":134:11:134:14|Tristate driver led3 (in view: work.top_pll(verilog)) on net led3 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":133:11:133:14|Tristate driver led2 (in view: work.top_pll(verilog)) on net led2 (in view: work.top_pll(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":132:11:132:14|Tristate driver led1 (in view: work.top_pll(verilog)) on net led1 (in view: work.top_pll(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|User-specified initial value defined for instance II_2.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":104:4:104:9|User-specified initial value defined for instance II_3.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":104:4:104:9|User-specified initial value defined for instance II_3.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":24:4:24:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":61:4:61:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":104:4:104:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  70 /        38
   2		0h:00m:00s		    -2.77ns		  69 /        38
   3		0h:00m:00s		    -1.37ns		  69 /        38

   4		0h:00m:00s		    -1.37ns		  85 /        38


   5		0h:00m:00s		    -1.37ns		  85 /        38
   6		0h:00m:00s		    -1.37ns		  87 /        38
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           38         II_3.outputs[0]
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_3.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top_pll|PACKAGEPIN with period 9.46ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 9.46ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.46ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 16:58:02 2023
#


Top view:               top_pll
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.669

                                          Requested     Estimated     Requested     Estimated                 Clock                                                 Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     NA            9.459         NA            NA          derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top_pll|PACKAGEPIN                        105.7 MHz     NA            9.459         NA            DCM/PLL     inferred                                              Autoconstr_clkgroup_0
top_pll|PLLOUTGLOBAL_derived_clock        105.7 MHz     89.9 MHz      9.459         11.129        -1.669      derived (from top_pll|PACKAGEPIN)                     Autoconstr_clkgroup_0
=========================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  9.459       -1.669  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                    Arrival           
Instance             Reference                              Type         Pin     Net             Time        Slack 
                     Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.669
II_1.counter[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.627
II_1.counter[15]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.599
II_1.counter[16]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.536
II_1.counter[14]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.681
II_1.counter[17]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.548
II_1.counter[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       0.031 
II_1.counter[22]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       0.073 
II_1.counter[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       0.080 
II_1.counter[6]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       0.115 
===================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type         Pin     Net                 Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
II_3.outputs[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]       9.354        -1.669
II_1.counter[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[6]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[7]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      11.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.669

    Number of logic level(s):                5
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_3.outputs[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           7         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.959       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.359       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.729       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.080       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.451       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.830       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_3.outputs_RNO[0]           SB_LUT4      I3       In      -         9.201       -         
II_3.outputs_RNO[0]           SB_LUT4      O        Out     0.316     9.516       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_3.outputs[0]               SB_DFFSS     D        In      -         11.023      -         
============================================================================================
Total path delay (propagation time + setup) of 11.129 is 2.539(22.8%) logic and 8.590(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.627

    Number of logic level(s):                5
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_3.outputs[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[13]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.379     4.267       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.638       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.379     6.017       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.388       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.400     7.788       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_3.outputs_RNO[0]           SB_LUT4      I3       In      -         9.159       -         
II_3.outputs_RNO[0]           SB_LUT4      O        Out     0.316     9.474       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_3.outputs[0]               SB_DFFSS     D        In      -         10.981      -         
============================================================================================
Total path delay (propagation time + setup) of 11.087 is 2.497(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.599

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_3.outputs[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.288       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.659       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.010       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.381       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.760       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_3.outputs_RNO[0]           SB_LUT4      I3       In      -         9.131       -         
II_3.outputs_RNO[0]           SB_LUT4      O        Out     0.316     9.446       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_3.outputs[0]               SB_DFFSS     D        In      -         10.953      -         
============================================================================================
Total path delay (propagation time + setup) of 11.059 is 2.468(22.3%) logic and 8.590(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.536

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_3.outputs[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.316     2.455       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.826       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.225       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.596       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     5.947       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.318       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.697       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_3.outputs_RNO[0]           SB_LUT4      I3       In      -         9.068       -         
II_3.outputs_RNO[0]           SB_LUT4      O        Out     0.316     9.383       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_3.outputs[0]               SB_DFFSS     D        In      -         10.890      -         
============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                6
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.counter[0] / R
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[14]                SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[14]                     Net          -                                -       1.599     -           6         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIQ7FB1[14]            Net          -                                -       1.371     -           1         
II_1.counter_RNI6VAM1[13]       SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNI6VAM1[13]       SB_LUT4      O                                Out     0.400     4.359       -         
counter_RNI6VAM1[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[8]        SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[8]        SB_LUT4      O                                Out     0.316     6.045       -         
counter_RNI49153[8]             Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.416       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.732       -         
counter_RNICTOG4[12]            Net          -                                -       1.371     -           1         
II_1.counter_RNIJGA99[27]       SB_LUT4      I3                               In      -         9.103       -         
II_1.counter_RNIJGA99[27]       SB_LUT4      O                                Out     0.316     9.418       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNIJGA99_0[27]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.418       -         
II_1.counter_RNIJGA99_0[27]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.035      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[0]                 SB_DFFSR     R                                In      -         10.035      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.141 is 3.058(30.2%) logic and 7.083(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top_pll 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        26 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         82 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   38 (0%)
Total load per clock:
   top_pll|PACKAGEPIN: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 39
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 82 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 82 = 82 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 16:58:02 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll...
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_3.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top_pll

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	85/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_82", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.2 (sec)

Final Design Statistics
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	85/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1506.34 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.21 MHz | Target: 1506.34 MHz
Clock: top_pll|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 333
used logic cells: 85
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 333
used logic cells: 85
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pll_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top_pll C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top_pll
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    18 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top_pll
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pll_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_pll_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_pll_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_pll_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_pll_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top_pll" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top_pll
Unrecognizable name top_pll
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 19:35:13 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CS112 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:15:113:16|Expecting port name
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":190:4:190:16|An instance name was not specified - using generated name II_1
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:35:13 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:35:13 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 19:36:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CG342 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:8:130:14|Expecting target variable, found counter -- possible misspelling
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":194:0:194:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:36:26 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:36:26 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 19:37:08 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":135:4:135:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":136:4:136:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":190:4:190:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":192:4:192:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:13:37:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:7:66:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":80:13:80:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":109:7:109:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:9:119:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:26:165:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:27:166:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":169:30:169:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:18:171:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:19:173:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":151:11:151:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:11:152:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":153:11:153:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:11:157:15|*Output lcol1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":158:11:158:15|*Output lcol2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:15|*Output lcol3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":160:11:160:15|*Output lcol4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:14:111:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:14:112:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:4:49:9|Trying to extract state machine for register counter.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:37:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:37:08 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:37:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:37:09 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 19:37:09 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:15|Tristate driver lcol1 (in view: work.top(verilog)) on net lcol1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":158:11:158:15|Tristate driver lcol2 (in view: work.top(verilog)) on net lcol2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:15|Tristate driver lcol3 (in view: work.top(verilog)) on net lcol3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:15|Tristate driver lcol4 (in view: work.top(verilog)) on net lcol4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              14.3 MHz      70.100        derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            14.3 MHz      70.100        derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:15|Tristate driver lcol4 (in view: work.top(verilog)) on net lcol4 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:37:10 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 19:37:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:15|Tristate driver lcol4 (in view: work.top(verilog)) on net lcol4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:15|Tristate driver lcol3 (in view: work.top(verilog)) on net lcol3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":158:11:158:15|Tristate driver lcol2 (in view: work.top(verilog)) on net lcol2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:15|Tristate driver lcol1 (in view: work.top(verilog)) on net lcol1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  70 /        38
   2		0h:00m:00s		    -2.77ns		  69 /        38
   3		0h:00m:00s		    -1.37ns		  69 /        38

   4		0h:00m:00s		    -1.37ns		  85 /        38


   5		0h:00m:00s		    -1.37ns		  85 /        38
   6		0h:00m:00s		    -1.37ns		  87 /        38
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           38         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.46ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.46ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.46ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 19:37:11 2023
#


Top view:               top
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.669

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     NA            9.459         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.7 MHz     NA            9.459         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.7 MHz     89.9 MHz      9.459         11.129        -1.669      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  9.459       -1.669  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.669
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.627
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.599
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.536
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.681
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.548
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       0.031 
II_1.counter[22]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       0.073 
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       0.080 
II_1.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       0.115 
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                    Required           
Instance                 Reference                          Type         Pin     Net                 Time         Slack 
                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]       9.354        -1.669
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[3]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[4]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[5]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[6]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[7]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[8]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      11.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.669

    Number of logic level(s):                5
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           7         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.959       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.359       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.729       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.080       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.451       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.830       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.201       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.516       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         11.023      -         
============================================================================================
Total path delay (propagation time + setup) of 11.129 is 2.539(22.8%) logic and 8.590(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.627

    Number of logic level(s):                5
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[13]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.379     4.267       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.638       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.379     6.017       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.388       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.400     7.788       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.159       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.474       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.981      -         
============================================================================================
Total path delay (propagation time + setup) of 11.087 is 2.497(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.599

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.288       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.659       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.010       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.381       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.760       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.131       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.446       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.953      -         
============================================================================================
Total path delay (propagation time + setup) of 11.059 is 2.468(22.3%) logic and 8.590(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.536

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.316     2.455       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.826       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.225       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.596       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     5.947       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.318       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.697       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.068       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.383       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.890      -         
============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                6
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.counter[0] / R
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[14]                SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[14]                     Net          -                                -       1.599     -           6         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIQ7FB1[14]            Net          -                                -       1.371     -           1         
II_1.counter_RNI6VAM1[13]       SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNI6VAM1[13]       SB_LUT4      O                                Out     0.400     4.359       -         
counter_RNI6VAM1[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[8]        SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[8]        SB_LUT4      O                                Out     0.316     6.045       -         
counter_RNI49153[8]             Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.416       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.732       -         
counter_RNICTOG4[12]            Net          -                                -       1.371     -           1         
II_1.counter_RNIJGA99[27]       SB_LUT4      I3                               In      -         9.103       -         
II_1.counter_RNIJGA99[27]       SB_LUT4      O                                Out     0.316     9.418       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNIJGA99_0[27]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.418       -         
II_1.counter_RNIJGA99_0[27]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.035      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[0]                 SB_DFFSR     R                                In      -         10.035      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.141 is 3.058(30.2%) logic and 7.083(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        26 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         82 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   38 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 39
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 82 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 82 = 82 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:37:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal lcol3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal lcol4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal lcol1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal lcol2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	85/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_82", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	85/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1506.34 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 156.82 MHz | Target: 1506.34 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 309
used logic cells: 85
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 309
used logic cells: 85
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 116 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 19:43:51 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":135:4:135:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":136:4:136:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":192:4:192:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":194:4:194:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:13:37:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:7:66:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":80:13:80:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":109:7:109:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:9:119:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:26:165:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:27:166:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":169:30:169:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:18:171:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:19:173:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":151:11:151:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:11:152:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":153:11:153:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:14:111:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:14:112:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:4:49:9|Trying to extract state machine for register counter.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:43:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:43:51 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:43:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 19:43:53 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 19:43:53 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     14.3 MHz      70.100        derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              14.3 MHz      70.100        derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            14.3 MHz      70.100        derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     29   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:43:53 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 19:43:53 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[27:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  70 /        38
   2		0h:00m:00s		    -2.77ns		  69 /        38
   3		0h:00m:00s		    -1.37ns		  69 /        38

   4		0h:00m:00s		    -1.37ns		  85 /        38


   5		0h:00m:00s		    -1.37ns		  85 /        38
   6		0h:00m:00s		    -1.37ns		  87 /        38
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           38         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.46ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.46ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.46ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 19:43:54 2023
#


Top view:               top
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.669

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     NA            9.459         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.7 MHz     NA            9.459         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.7 MHz     89.9 MHz      9.459         11.129        -1.669      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  9.459       -1.669  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.669
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.627
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.599
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.536
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.681
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -0.548
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       0.031 
II_1.counter[22]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       0.073 
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       0.080 
II_1.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[6]      0.540       0.115 
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                    Required           
Instance                 Reference                          Type         Pin     Net                 Time         Slack 
                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]       9.354        -1.669
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[3]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[4]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[5]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[6]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[7]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
II_1.counter[8]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     9.354        -0.681
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      11.023
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.669

    Number of logic level(s):                5
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           7         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.959       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.359       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.729       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.080       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.451       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.830       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.201       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.516       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         11.023      -         
============================================================================================
Total path delay (propagation time + setup) of 11.129 is 2.539(22.8%) logic and 8.590(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.627

    Number of logic level(s):                5
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[13]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.379     4.267       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.638       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.379     6.017       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.388       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.400     7.788       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.159       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.474       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.981      -         
============================================================================================
Total path delay (propagation time + setup) of 11.087 is 2.497(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.953
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.599

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.889       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.288       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.659       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     6.010       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.381       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.760       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.131       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.446       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.953      -         
============================================================================================
Total path delay (propagation time + setup) of 11.059 is 2.468(22.3%) logic and 8.590(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.890
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.536

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           6         
II_1.counter_RNIK1FB1[13]     SB_LUT4      I3       In      -         2.139       -         
II_1.counter_RNIK1FB1[13]     SB_LUT4      O        Out     0.316     2.455       -         
counter_RNIK1FB1[13]          Net          -        -       1.371     -           1         
II_1.counter_RNI1QAM1[14]     SB_LUT4      I1       In      -         3.826       -         
II_1.counter_RNI1QAM1[14]     SB_LUT4      O        Out     0.400     4.225       -         
g3_3                          Net          -        -       1.371     -           1         
II_1.counter_RNIIPRU2[11]     SB_LUT4      I2       In      -         5.596       -         
II_1.counter_RNIIPRU2[11]     SB_LUT4      O        Out     0.351     5.947       -         
counter_RNIIPRU2[11]          Net          -        -       1.371     -           1         
II_1.counter_RNIAGFC7[11]     SB_LUT4      I1       In      -         7.318       -         
II_1.counter_RNIAGFC7[11]     SB_LUT4      O        Out     0.379     7.697       -         
un2_clock_outlt27_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         9.068       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     9.383       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         10.890      -         
============================================================================================
Total path delay (propagation time + setup) of 10.995 is 2.405(21.9%) logic and 8.590(78.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.459
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.354

    - Propagation time:                      10.035
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.681

    Number of logic level(s):                6
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.counter[0] / R
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin                              Pin               Arrival     No. of    
Name                            Type         Name                             Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
II_1.counter[14]                SB_DFFSR     Q                                Out     0.540     0.540       -         
counter[14]                     Net          -                                -       1.599     -           6         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      I0                               In      -         2.139       -         
II_1.counter_RNIQ7FB1[14]       SB_LUT4      O                                Out     0.449     2.588       -         
counter_RNIQ7FB1[14]            Net          -                                -       1.371     -           1         
II_1.counter_RNI6VAM1[13]       SB_LUT4      I1                               In      -         3.959       -         
II_1.counter_RNI6VAM1[13]       SB_LUT4      O                                Out     0.400     4.359       -         
counter_RNI6VAM1[13]            Net          -                                -       1.371     -           1         
II_1.counter_RNI49153[8]        SB_LUT4      I3                               In      -         5.729       -         
II_1.counter_RNI49153[8]        SB_LUT4      O                                Out     0.316     6.045       -         
counter_RNI49153[8]             Net          -                                -       1.371     -           1         
II_1.counter_RNICTOG4[12]       SB_LUT4      I3                               In      -         7.416       -         
II_1.counter_RNICTOG4[12]       SB_LUT4      O                                Out     0.316     7.732       -         
counter_RNICTOG4[12]            Net          -                                -       1.371     -           1         
II_1.counter_RNIJGA99[27]       SB_LUT4      I3                               In      -         9.103       -         
II_1.counter_RNIJGA99[27]       SB_LUT4      O                                Out     0.316     9.418       -         
un1_counter_0                   Net          -                                -       0.000     -           1         
II_1.counter_RNIJGA99_0[27]     SB_GB        USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.418       -         
II_1.counter_RNIJGA99_0[27]     SB_GB        GLOBAL_BUFFER_OUTPUT             Out     0.617     10.035      -         
un1_counter_0_g                 Net          -                                -       0.000     -           28        
II_1.counter[0]                 SB_DFFSR     R                                In      -         10.035      -         
======================================================================================================================
Total path delay (propagation time + setup) of 10.141 is 3.058(30.2%) logic and 7.083(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        26 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        28 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         82 uses

I/O ports: 16
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   38 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 39
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 82 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 82 = 82 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 19:43:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	82
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	85/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_82", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.0 (sec)

Final Design Statistics
    Number of LUTs      	:	84
    Number of DFFs      	:	38
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	26
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	85/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1506.34 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 155.21 MHz | Target: 1506.34 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 333
used logic cells: 85
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 333
used logic cells: 85
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    18 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 20:51:39 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":135:4:135:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":136:4:136:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":196:4:196:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":198:4:198:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:13:37:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":66:7:66:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":80:13:80:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":109:7:109:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:9:119:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":169:26:169:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":170:27:170:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:30:173:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":175:18:175:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:19:177:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":161:11:161:13|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":162:11:162:13|*Input sw2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":151:11:151:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:11:152:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":161:11:161:13|*Output sw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":162:11:162:13|*Output sw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":163:11:163:13|*Output sw3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":164:11:164:13|*Output sw4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:15:115:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:15:116:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":111:14:111:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":112:14:112:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:4:92:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:4:49:9|Trying to extract state machine for register counter.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 20:51:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 20:51:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 20:51:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:7:140:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 20:51:41 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 20:51:41 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":161:11:161:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":162:11:162:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":163:11:163:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":164:11:164:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     13   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":164:11:164:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 20:51:41 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 20:51:41 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":116:15:116:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":115:15:115:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":164:11:164:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":163:11:163:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":162:11:162:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":161:11:161:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":49:4:49:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":92:4:92:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:17:166:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  61 /        34
   2		0h:00m:00s		    -2.28ns		  60 /        34
   3		0h:00m:00s		    -2.28ns		  59 /        34

   4		0h:00m:00s		    -0.88ns		  61 /        34


   5		0h:00m:00s		    -0.88ns		  62 /        34
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           34         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 20:51:42 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       G_5                       7.849        0.283 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.253       -         
============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.204       -         
============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.190       -         
============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[9]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.183       -         
============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         58 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 35
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 58 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 58 = 58 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 20:51:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal sw1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	58
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	60
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	61/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "II_2.II_0.G_5_2_ns_LC_45", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_58", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.0 (sec)

Final Design Statistics
    Number of LUTs      	:	60
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	61/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 166.32 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 252
used logic cells: 61
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 252
used logic cells: 61
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "II_2.II_0.G_5_2_ns_LC_14_29_2", in the clock network. Converting the timing arc to positive-unate
Read device time: 8
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "ltout" of instance "II_2.II_0.G_5_2_ns_LC_14_29_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:13:41 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@E: CS172 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|The number of ports in the instantiation does not match the number of ports in the module definition for instance II_0
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:13:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:13:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:15:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Input sw2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Output sw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Output sw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:11:167:13|*Output sw3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:11:168:13|*Output sw4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:13:139:15|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":115:14:115:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:15:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:15:26 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:15:26 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:15:27 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:15:27 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:15:27 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:15:28 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[0] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[1] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[2] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing instance II_2.II_0.outputs[1] because it is equivalent to instance II_2.II_0.outputs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing sequential instance outputs[0] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.79ns		  54 /        29
   2		0h:00m:00s		    -2.79ns		  53 /        29
   3		0h:00m:00s		    -1.39ns		  52 /        29
   4		0h:00m:00s		    -1.39ns		  52 /        29
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
4 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           29         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:15:28 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       outputs_RNO_0[0]          7.849        0.262 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             7.849        1.065 
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.253       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[8]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.204       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                     Net          -        -       1.599     -           5         
II_1.counter_RNIFTFB1[12]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.190       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[9]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.183       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         54 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 30
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 54 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:15:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal sw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal sw1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	57/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_54", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	57/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.70 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 84 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:17:45 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Input sw2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Output sw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Output sw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:11:167:13|*Output sw3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:11:168:13|*Output sw4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:17:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:17:45 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:17:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:17:46 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:17:46 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:17:47 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:17:47 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[0] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[1] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[2] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing instance II_2.II_0.outputs[1] because it is equivalent to instance II_2.II_0.outputs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing sequential instance outputs[0] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.79ns		  54 /        29
   2		0h:00m:00s		    -2.79ns		  53 /        29
   3		0h:00m:00s		    -1.39ns		  52 /        29
   4		0h:00m:00s		    -1.39ns		  52 /        29
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
4 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           29         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:17:48 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       outputs_RNO_0[0]          7.849        0.262 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             7.849        1.065 
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.253       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[8]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.204       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                     Net          -        -       1.599     -           5         
II_1.counter_RNIFTFB1[12]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.190       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[9]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.183       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         54 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 30
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 54 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:17:48 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pll_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal sw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal sw1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	57/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_54", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.1 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	57/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.70 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 84 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:19:48 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Input sw2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Output sw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Output sw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:11:167:13|*Output sw3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:11:168:13|*Output sw4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:19:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:19:48 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:19:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:19:49 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:19:49 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:19:50 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:19:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led2_t (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[0] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[1] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[2] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing instance II_2.II_0.outputs[1] because it is equivalent to instance II_2.II_0.outputs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing sequential instance outputs[0] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.79ns		  54 /        29
   2		0h:00m:00s		    -2.79ns		  53 /        29
   3		0h:00m:00s		    -1.39ns		  52 /        29
   4		0h:00m:00s		    -1.39ns		  52 /        29
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
4 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           29         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:19:51 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       outputs_RNO_0[0]          7.849        0.262 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             7.849        1.065 
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.253       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[8]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.204       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                     Net          -        -       1.599     -           5         
II_1.counter_RNIFTFB1[12]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.190       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[9]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.183       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         54 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 30
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 54 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:19:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal sw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal sw1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_54", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	57/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.2 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	57/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.70 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 84 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 249
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:24:43 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":204:4:204:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@E: CG791 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:77:202:77|Could not resolve hierarchical name 'counter[31:24]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:24:44 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:24:44 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:26:52 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":205:4:205:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Input sw1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Input sw2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":153:11:153:14|*Output led1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":154:11:154:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:11:165:13|*Output sw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":166:11:166:13|*Output sw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:11:167:13|*Output sw3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:11:168:13|*Output sw4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:26:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:26:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:26:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:26:54 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:26:54 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver led1 (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:26:54 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:26:54 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":168:11:168:13|Tristate driver sw4 (in view: work.top(verilog)) on net sw4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":167:11:167:13|Tristate driver sw3 (in view: work.top(verilog)) on net sw3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver sw2 (in view: work.top(verilog)) on net sw2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver sw1 (in view: work.top(verilog)) on net sw1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":166:11:166:13|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":165:11:165:13|Tristate driver led1 (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led5_t (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[0] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[1] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[2] (in view view:work.divide7(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing instance II_2.II_0.outputs[1] because it is equivalent to instance II_2.II_0.outputs[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing sequential instance outputs[0] (in view: work.divide7(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.79ns		  54 /        29
   2		0h:00m:00s		    -2.79ns		  53 /        29
   3		0h:00m:00s		    -1.39ns		  52 /        29
   4		0h:00m:00s		    -1.39ns		  52 /        29
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
4 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           29         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:26:55 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       outputs_RNO_0[0]          7.849        0.262 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             7.849        1.065 
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           7.849        1.138 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.253       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[8]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.204       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                     Net          -        -       1.599     -           5         
II_1.counter_RNIFTFB1[12]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.190       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[9]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           4         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.183       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         54 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   29 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 30
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 54 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:26:55 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal sw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal sw3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal sw1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_54", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	8
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	57/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.8 (sec)

Final Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	29
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	57/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 145.42 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 237
used logic cells: 57
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 237
used logic cells: 57
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 84 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:28:21 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":205:4:205:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:28:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:28:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:28:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:28:22 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:28:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led5_t (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led4_t (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:28:23 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:28:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led5_t (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led4_t (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|User-specified initial value defined for instance II_2.II_1.outputs[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top_pll.v":96:4:96:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.79ns		  63 /        34
   2		0h:00m:00s		    -2.79ns		  62 /        34
   3		0h:00m:00s		    -1.39ns		  61 /        34
   4		0h:00m:00s		    -1.39ns		  61 /        34
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           34         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          II_2.II_1.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.95ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.95ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:28:24 2023
#


Top view:               top
Requested Frequency:    125.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.404

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.7 MHz     NA            7.954         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.7 MHz     NA            7.954         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.7 MHz     106.9 MHz     7.954         9.358         -1.404      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.954       -1.404  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.404
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.362
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.355
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.341
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.334
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.313
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.292
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.292
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.271
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.271
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       outputs_en[0]             7.849        -1.404
II_2.II_1.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSS     S       g0                        7.849        0.262 
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             7.849        0.346 
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     7.954        0.388 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.404

    Number of logic level(s):                4
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.430       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.746       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.253       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.358 is 2.139(22.9%) logic and 7.219(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.211
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.362

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           5         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.400     6.017       -         
un2_clock_outlt23_0_i         Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]      SB_LUT4      I3       In      -         7.388       -         
II_2.II_1.outputs_RNO[0]      SB_LUT4      O        Out     0.316     7.704       -         
outputs_en[0]                 Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]          SB_DFFSS     D        In      -         9.211       -         
============================================================================================
Total path delay (propagation time + setup) of 9.316 is 2.097(22.5%) logic and 7.219(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                4
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[8]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.631       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.381       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.697       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.204       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.309 is 2.090(22.4%) logic and 7.219(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.190
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.341

    Number of logic level(s):                4
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                     Net          -        -       1.599     -           5         
II_1.counter_RNIFTFB1[12]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.617       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.996       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.367       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.683       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.190       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.295 is 2.076(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.954
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.849

    - Propagation time:                      9.183
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.334

    Number of logic level(s):                4
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_2.II_1.outputs[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[9]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]       SB_LUT4      I2       In      -         5.610       -         
II_1.counter_RNI4T7H5[22]       SB_LUT4      O        Out     0.379     5.989       -         
un2_clock_outlt23_0_i           Net          -        -       1.371     -           9         
II_2.II_1.outputs_RNO[0]        SB_LUT4      I3       In      -         7.360       -         
II_2.II_1.outputs_RNO[0]        SB_LUT4      O        Out     0.316     7.676       -         
outputs_en[0]                   Net          -        -       1.507     -           1         
II_2.II_1.outputs[0]            SB_DFFSS     D        In      -         9.183       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.288 is 2.069(22.3%) logic and 7.219(77.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         63 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 35
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:28:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity II_2.II_1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_1.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_63", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	65
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	66/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.2 (sec)

Final Design Statistics
    Number of LUTs      	:	65
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	66/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.79 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.89 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 144.51 MHz | Target: 62.89 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.79 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 66
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 66
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 93 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:34:57 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":200:4:200:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":205:4:205:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":158:11:158:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:34:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:34:57 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:34:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:34:58 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:34:59 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":158:11:158:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":140:4:140:10|Removing instance II_1 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":158:11:158:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led5_t (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led4_t (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:34:59 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:34:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":158:11:158:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led5_t (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led4_t (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.II_0.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:35:00 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:35:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.9 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.29 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 286
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 286
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 88 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 21:53:56 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":211:4:211:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":160:11:160:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:53:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:53:57 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:53:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 21:53:58 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 21:53:58 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":140:4:140:10|Removing instance II_1 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top_pll.v":34:3:34:6|Found illegal pad connections on pad II_2.II_0.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:53:58 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 21:53:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@W: FX689 :|Unbuffered I/O outclock24m_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O outclock24m_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.II_0.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 21:54:00 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         59 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 59 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 21:54:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Error: Top module port 'led6' should only be connected to IO/GB_IO/PLL/MIPI/HDMI. It is connected to following terminals : 
II_2.II_0.io_0_RNI79FA/O
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 22:03:19 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":209:4:209:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":160:11:160:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:03:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:03:20 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:03:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:03:21 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 22:03:21 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":140:4:140:10|Removing instance II_1 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:03:21 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 22:03:21 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":160:11:160:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.II_0.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 22:03:23 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:03:23 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
TAStable_Implmnt: newer file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.3 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 165.21 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 261
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 261
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     8 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led5_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 22:20:35 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":209:4:209:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:11:157:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:20:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:20:35 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:20:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:20:36 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 22:20:36 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":140:4:140:10|Removing instance II_1 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:20:37 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 22:20:37 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.II_0.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 22:20:38 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:20:38 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.II_0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.II_0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 165.29 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 258
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 90 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led8_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Wed Nov 08 22:22:58 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":139:4:139:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":140:4:140:10|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":209:4:209:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:13:38:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":70:7:70:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":113:7:113:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":123:9:123:13|Removing wire dout0, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":173:26:173:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:27:174:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":177:30:177:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":179:18:179:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":181:19:181:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:11:157:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":159:11:159:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":167:10:167:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":168:10:168:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":119:15:119:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":120:15:120:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":116:14:116:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:4:96:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":50:4:50:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:22:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:22:58 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:22:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":144:7:144:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Nov 08 22:22:59 2023

###########################################################]
Pre-mapping Report

# Wed Nov 08 22:22:59 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":140:4:140:10|Removing instance II_1 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top_pll.v":34:3:34:6|Found illegal pad connections on pad II_2.II_0.io_0 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:22:59 2023

###########################################################]
Map & Optimize Report

# Wed Nov 08 22:22:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":120:15:120:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":119:15:119:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":159:11:159:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|User-specified initial value defined for instance II_2.II_0.outputs[1:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top_pll.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top_pll.v":50:4:50:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top_pll.v":170:17:170:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@W: FX689 :|Unbuffered I/O outclock24m_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O outclock24m_i which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.II_0.io_0      No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 08 22:23:00 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         59 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 59 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Nov 08 22:23:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Error: Top module port 'led6' should only be connected to IO/GB_IO/PLL/MIPI/HDMI. It is connected to following terminals : 
II_2.II_0.io_0_RNI79FA/O
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:08:50 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":35:28:35:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":36:28:36:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":37:28:37:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":38:28:38:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":39:28:39:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":40:28:40:34|Assignment target outputs must be of type reg or genvar
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":41:28:41:34|Assignment target outputs must be of type reg or genvar
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
7 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:08:50 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:08:50 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:09:43 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:7:92:13|Synthesizing module dostuff in library work.

@E: CS164 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:27:118:30|Expecting wire for output connection, found dout
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:09:43 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:09:43 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:10:16 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|Removing wire Clock24M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":126:3:126:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|Removing instance II_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS164 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:32:207:43|Expecting wire for output connection, found finout
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:10:16 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:10:16 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:11:08 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|Removing wire Clock24M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":126:3:126:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|Removing instance II_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":204:9:204:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|Removing instance II_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|Removing instance II_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":162:10:162:12|Input sw1 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":163:10:163:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|*Output Clock24M has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:14:94:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:11:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:11:08 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:11:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:11:09 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:11:09 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:11:10 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:11:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:11:11 2023
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:11:11 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
TAStable_Implmnt: newer file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property DIVR doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property DIVF doesn't exist at instance top_pll_inst. default value (0000000) is added.
Warning: property DIVQ doesn't exist at instance top_pll_inst. default value (001) is added.
Warning: property FILTER_RANGE doesn't exist at instance top_pll_inst. default value (000) is added.
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property FEEDBACK_PATH doesn't exist at instance top_pll_inst. default value (SIMPLE) is added.
Warning: property SHIFTREG_DIV_MODE doesn't exist at instance top_pll_inst. default value (00) is added.
Warning: property FDA_FEEDBACK doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property FDA_RELATIVE doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property PLLOUT_SELECT doesn't exist at instance top_pll_inst. default value (GENCLK) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Warning: property ENABLE_ICEGATE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property DELAY_ADJUSTMENT_MODE_RELATIVE doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Warning: property DELAY_ADJUSTMENT_MODE_FEEDBACK doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:sw2, when loading IO constraint.
Ignore unconnected port:sw1, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:13:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|Removing wire Clock24M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":126:3:126:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|Removing instance II_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":204:9:204:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":154:11:154:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|*Output Clock24M has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:14:94:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:13:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:13:36 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:13:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:13:37 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:13:37 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":207:4:207:10|Removing instance II_2 (in view: work.top(verilog)) of type view:work.dostuff(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":202:4:202:16|Removing instance II_1 (in view: work.top(verilog)) of type view:work.Clock_divider(verilog) because it does not drive other instances.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:13:37 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:13:38 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:13:38 2023
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:13:38 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property DIVR doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property DIVF doesn't exist at instance top_pll_inst. default value (0000000) is added.
Warning: property DIVQ doesn't exist at instance top_pll_inst. default value (001) is added.
Warning: property FILTER_RANGE doesn't exist at instance top_pll_inst. default value (000) is added.
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property FEEDBACK_PATH doesn't exist at instance top_pll_inst. default value (SIMPLE) is added.
Warning: property SHIFTREG_DIV_MODE doesn't exist at instance top_pll_inst. default value (00) is added.
Warning: property FDA_FEEDBACK doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property FDA_RELATIVE doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property PLLOUT_SELECT doesn't exist at instance top_pll_inst. default value (GENCLK) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Warning: property ENABLE_ICEGATE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property DELAY_ADJUSTMENT_MODE_RELATIVE doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Warning: property DELAY_ADJUSTMENT_MODE_FEEDBACK doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:15:20 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|Removing wire Clock24M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":126:3:126:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":118:4:118:10|Removing instance II_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":204:9:204:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":154:11:154:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":96:15:96:22|*Output Clock24M has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":94:14:94:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:15:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:15:20 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:15:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top_pll.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:15:21 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:15:21 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":207:4:207:10|Removing instance II_2 (in view: work.top(verilog)) of type view:work.dostuff(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top_pll.v":202:4:202:16|Removing instance II_1 (in view: work.top(verilog)) of type view:work.Clock_divider(verilog) because it does not drive other instances.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:15:21 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:15:21 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top_pll.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:15:22 2023
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:15:22 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property DIVR doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property DIVF doesn't exist at instance top_pll_inst. default value (0000000) is added.
Warning: property DIVQ doesn't exist at instance top_pll_inst. default value (001) is added.
Warning: property FILTER_RANGE doesn't exist at instance top_pll_inst. default value (000) is added.
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property FEEDBACK_PATH doesn't exist at instance top_pll_inst. default value (SIMPLE) is added.
Warning: property SHIFTREG_DIV_MODE doesn't exist at instance top_pll_inst. default value (00) is added.
Warning: property FDA_FEEDBACK doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property FDA_RELATIVE doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property PLLOUT_SELECT doesn't exist at instance top_pll_inst. default value (GENCLK) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Warning: property ENABLE_ICEGATE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property DELAY_ADJUSTMENT_MODE_RELATIVE doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Warning: property DELAY_ADJUSTMENT_MODE_FEEDBACK doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:16:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top_pll.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":96:15:96:22|Removing wire Clock24M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":126:3:126:6|Removing instance io_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|Removing instance II_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:9:204:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":154:11:154:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":96:15:96:22|*Output Clock24M has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":94:14:94:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:16:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:16:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:16:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:16:26 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:16:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":207:4:207:10|Removing instance II_2 (in view: work.top(verilog)) of type view:work.dostuff(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":202:4:202:16|Removing instance II_1 (in view: work.top(verilog)) of type view:work.Clock_divider(verilog) because it does not drive other instances.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:16:27 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:16:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:16:27 2023
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_LUT4         0 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:16:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
TAStable_Implmnt: newer file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: property DIVR doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property DIVF doesn't exist at instance top_pll_inst. default value (0000000) is added.
Warning: property DIVQ doesn't exist at instance top_pll_inst. default value (001) is added.
Warning: property FILTER_RANGE doesn't exist at instance top_pll_inst. default value (000) is added.
Warning: property TEST_MODE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property FEEDBACK_PATH doesn't exist at instance top_pll_inst. default value (SIMPLE) is added.
Warning: property SHIFTREG_DIV_MODE doesn't exist at instance top_pll_inst. default value (00) is added.
Warning: property FDA_FEEDBACK doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property FDA_RELATIVE doesn't exist at instance top_pll_inst. default value (0000) is added.
Warning: property PLLOUT_SELECT doesn't exist at instance top_pll_inst. default value (GENCLK) is added.
Warning: property EXTERNAL_DIVIDE_FACTOR doesn't exist at instance top_pll_inst. default value (1) is added.
Warning: property ENABLE_ICEGATE doesn't exist at instance top_pll_inst. default value (0) is added.
Warning: property DELAY_ADJUSTMENT_MODE_RELATIVE doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Warning: property DELAY_ADJUSTMENT_MODE_FEEDBACK doesn't exist at instance top_pll_inst. default value (FIXED) is added.
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL

Design Statistics after Packing
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	2/7680
    PLBs                        :	1/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	2
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2/7680
    PLBs                        :	2/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 89
used logic cells: 2
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Warning-1403: No clock is reaching the reference clock pin 'PACKAGEPIN' of PLL instance 'top_pll_inst'. So, no clocks will be inferred at output of this PLL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 5 
I1212: Iteration  1 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1403: No clock is reaching the reference clock pin 'PLLIN' of PLL instance 'top_pll_inst_pll'. So, no clocks will be inferred at output of this PLL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:sw2, when loading IO constraint.
Ignore unconnected port:sw1, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:19:14 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":202:4:202:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":207:4:207:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:9:204:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":154:11:154:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:19:14 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:19:14 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:19:14 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:19:15 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:19:15 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":137:4:137:10|Removing instance II_2 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:19:15 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:19:16 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":154:11:154:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":29:4:29:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  55 /        30
   2		0h:00m:00s		    -2.28ns		  54 /        30
   3		0h:00m:00s		    -2.28ns		  53 /        30

   4		0h:00m:00s		    -0.88ns		  59 /        30


   5		0h:00m:00s		    -0.88ns		  59 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:19:16 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:19:17 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.42 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 253
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 253
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:28:33 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:4:206:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:4:211:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:9:208:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:28:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:28:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:28:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:28:34 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:28:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":137:4:137:10|Removing instance II_2 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:28:35 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:28:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":29:4:29:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:28:36 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:28:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.6 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.36 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 11:32:55 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:4:206:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:4:211:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:9:208:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:32:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:32:55 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:32:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 11:32:56 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 11:32:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":137:4:137:10|Removing instance II_2 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:32:57 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 11:32:57 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":29:4:29:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 11:32:57 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 11:32:58 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.5 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.36 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     6 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.4 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.36 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 262
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 12:18:15 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:4:206:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:4:210:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:9:208:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:18:15 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:18:15 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:18:15 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:18:17 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 12:18:17 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":137:4:137:10|Removing instance II_2 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 12:18:17 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 12:18:17 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":29:4:29:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 12:18:18 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 12:18:18 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.2 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.42 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 257
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 257
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 1 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 1 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 12:19:48 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:10|An instance name was not specified - using generated name II_0
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:4:137:10|An instance name was not specified - using generated name II_2
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:4:206:16|An instance name was not specified - using generated name II_1
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:4:210:10|An instance name was not specified - using generated name II_2
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:13|Synthesizing module divide7 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:7:49:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":63:13:63:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":92:7:92:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":130:13:130:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|Removing wire APUReset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:26:170:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":171:27:171:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:30:174:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":176:18:176:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:19:178:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:9:208:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":151:11:151:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":152:11:152:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":153:11:153:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":156:11:156:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":157:11:157:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:12|Input sw4 is unused.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":98:15:98:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":99:15:99:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:14:95:20|Input APUSync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Trying to extract state machine for register counter.
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:4:75:9|Pruning register bit 1 of outputs[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":29:4:29:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:19:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:19:48 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:19:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:7:141:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 12:19:50 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 12:19:50 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":137:4:137:10|Removing instance II_2 (in view: work.dostuff(verilog)) of type view:work.divide8(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 12:19:50 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 12:19:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":99:15:99:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":98:15:98:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":157:11:157:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":156:11:156:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":153:11:153:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":152:11:152:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":151:11:151:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":29:4:29:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":167:17:167:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  57 /        30
   2		0h:00m:00s		    -2.28ns		  56 /        30
   3		0h:00m:00s		    -2.28ns		  55 /        30

   4		0h:00m:00s		    -0.88ns		  61 /        30


   5		0h:00m:00s		    -0.88ns		  61 /        30
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 1          II_2.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 12:19:51 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                          Required           
Instance                 Reference                          Type         Pin     Net                       Time         Slack 
                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out           top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO             6.362        -1.141
II_2.II_0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNO_0[1]          6.467        -1.099
II_2.II_0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_2.II_0.outputs[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.467        -1.099
II_1.counter[23]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.362        -0.422
II_1.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
II_1.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.362        -0.420
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           6         
II_1.counter_RNIUBFB1[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           2         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]         SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]              Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2_0[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d_0          Net          -        -       1.371     -           1         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      I2       In      -         5.680       -         
II_2.II_0.counter_RNO_0[1]      SB_LUT4      O        Out     0.379     6.059       -         
counter_RNO_0[1]                Net          -        -       1.507     -           1         
II_2.II_0.counter[1]            SB_DFFE      E        In      -         7.566       -         
==============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[0]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_2.II_0.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           2         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
II_2.II_0.counter[2]          SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         5 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         57 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 57 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 12:19:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity II_2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity II_2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal II_2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	57
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.42 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 257
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 257
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 87 
I1212: Iteration  1 :    13 unrouted : 1 seconds
I1212: Iteration  2 :     6 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 1 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:16:38 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG921 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:14:145:20|counter is already declared in this scope.
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":48:7:48:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":84:13:84:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":53:15:53:22|Removing wire Clock21M, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":54:15:54:22|Removing wire CPUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:15:55:22|Removing wire APUReset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":72:15:72:18|Removing wire dout, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:7:180:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:26:209:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:27:210:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:30:213:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":215:18:215:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":217:19:217:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:9:249:19|Removing wire outclock24m, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":190:11:190:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:11:191:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:11:192:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:11:194:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":203:10:203:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:10:204:12|Input sw4 is unused.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":72:15:72:18|*Input dout[0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":72:15:72:18|*Input dout[1] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":53:15:53:22|*Output Clock21M has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":54:15:54:22|*Output CPUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:15:55:22|*Output APUReset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":50:14:50:18|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":51:14:51:20|Input APUSync is unused.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:16:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:7:180:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:7:180:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:16:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:16:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:7:180:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:7:180:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:16:40 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 16:16:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":55:15:55:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":54:15:54:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":53:15:53:22|Tristate driver Clock21M (in view: work.dostuff(verilog)) on net Clock21M (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     253.8 MHz     3.940         derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     1    
top|PACKAGEPIN                            253.8 MHz     3.940         inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              253.8 MHz     3.940         derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            253.8 MHz     3.940         derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:16:40 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 16:16:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":55:15:55:22|Tristate driver APUReset (in view: work.dostuff(verilog)) on net APUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":54:15:54:22|Tristate driver CPUReset (in view: work.dostuff(verilog)) on net CPUReset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":53:15:53:22|Tristate driver Clock21M (in view: work.dostuff(verilog)) on net Clock21M (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":206:17:206:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  44 /        25
   2		0h:00m:00s		    -2.28ns		  44 /        25
   3		0h:00m:00s		    -2.28ns		  45 /        25

   4		0h:00m:00s		    -0.88ns		  47 /        25


   5		0h:00m:00s		    -0.88ns		  47 /        25
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
0 instances converted, 1 sequential instance remains driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           25         clkdiv.clock_out
========================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 1          stuff.io_0          No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 16:16:41 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.154
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.133
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.105
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.084
clkdiv.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.084
clkdiv.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.070
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.063
clkdiv.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.021
clkdiv.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.021
clkdiv.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.000
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                      Required           
Instance               Reference                          Type         Pin     Net                   Time         Slack 
                       Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------
clkdiv.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       un2_clock_out_0_0     6.433        -1.154
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]         6.433        -0.351
clkdiv.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[3]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[4]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[5]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g       6.433        -0.348
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          clkdiv.counter[12] / Q
    Ending point:                            clkdiv.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
clkdiv.counter[12]         SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                Net          -        -       1.599     -           4         
clkdiv.clock_out_RNO_3     SB_LUT4      I0       In      -         2.139       -         
clkdiv.clock_out_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO_1     SB_LUT4      I1       In      -         3.959       -         
clkdiv.clock_out_RNO_1     SB_LUT4      O        Out     0.400     4.359       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO       SB_LUT4      I2       In      -         5.729       -         
clkdiv.clock_out_RNO       SB_LUT4      O        Out     0.351     6.080       -         
un2_clock_out_0_0          Net          -        -       1.507     -           1         
clkdiv.clock_out           SB_DFF       D        In      -         7.587       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            clkdiv.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
clkdiv.counter[7]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                 Net          -        -       1.599     -           4         
clkdiv.clock_out_RNO_4     SB_LUT4      I0       In      -         2.139       -         
clkdiv.clock_out_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
clock_out_RNO_4            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO_1     SB_LUT4      I2       In      -         3.959       -         
clkdiv.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.309       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO       SB_LUT4      I2       In      -         5.680       -         
clkdiv.clock_out_RNO       SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_out_0_0          Net          -        -       1.507     -           1         
clkdiv.clock_out           SB_DFF       D        In      -         7.566       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.105

    Number of logic level(s):                3
    Starting point:                          clkdiv.counter[13] / Q
    Ending point:                            clkdiv.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
clkdiv.counter[13]         SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                Net          -        -       1.599     -           5         
clkdiv.clock_out_RNO_3     SB_LUT4      I1       In      -         2.139       -         
clkdiv.clock_out_RNO_3     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO_1     SB_LUT4      I1       In      -         3.910       -         
clkdiv.clock_out_RNO_1     SB_LUT4      O        Out     0.400     4.309       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO       SB_LUT4      I2       In      -         5.680       -         
clkdiv.clock_out_RNO       SB_LUT4      O        Out     0.351     6.031       -         
un2_clock_out_0_0          Net          -        -       1.507     -           1         
clkdiv.clock_out           SB_DFF       D        In      -         7.538       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.643 is 1.795(23.5%) logic and 5.848(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          clkdiv.counter[8] / Q
    Ending point:                            clkdiv.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
clkdiv.counter[8]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                 Net          -        -       1.599     -           4         
clkdiv.clock_out_RNO_4     SB_LUT4      I1       In      -         2.139       -         
clkdiv.clock_out_RNO_4     SB_LUT4      O        Out     0.400     2.539       -         
clock_out_RNO_4            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO_1     SB_LUT4      I2       In      -         3.910       -         
clkdiv.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.260       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO       SB_LUT4      I2       In      -         5.631       -         
clkdiv.clock_out_RNO       SB_LUT4      O        Out     0.379     6.010       -         
un2_clock_out_0_0          Net          -        -       1.507     -           1         
clkdiv.clock_out           SB_DFF       D        In      -         7.517       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          clkdiv.counter[14] / Q
    Ending point:                            clkdiv.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
clkdiv.counter[14]         SB_DFFSR     Q        Out     0.540     0.540       -         
counter[14]                Net          -        -       1.599     -           5         
clkdiv.clock_out_RNO_3     SB_LUT4      I2       In      -         2.139       -         
clkdiv.clock_out_RNO_3     SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO_1     SB_LUT4      I1       In      -         3.889       -         
clkdiv.clock_out_RNO_1     SB_LUT4      O        Out     0.400     4.288       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNO       SB_LUT4      I2       In      -         5.659       -         
clkdiv.clock_out_RNO       SB_LUT4      O        Out     0.351     6.010       -         
un2_clock_out_0_0          Net          -        -       1.507     -           1         
clkdiv.clock_out           SB_DFF       D        In      -         7.517       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         43 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 26
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 43 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:16:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity stuff.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal stuff.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity stuff.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal stuff.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_c_THRU_LUT4_0_LC_43", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	46/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	45
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	46/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 165.16 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 46
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 46
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 71 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:24:34 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:7:112:12|Synthesizing module testes in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":132:13:132:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:26:206:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":207:27:207:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:30:210:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:18:212:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:19:214:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":187:11:187:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":189:11:189:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":190:11:190:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:11:191:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:11:192:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:11:193:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:11:194:15|*Output lcol1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:15|*Output lcol2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:15|*Output lcol3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:15|*Output lcol4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:10:198:12|Input sw1 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":199:10:199:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":200:10:200:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":201:10:201:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:4:145:9|Trying to extract state machine for register counter.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:24:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:24:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:24:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:24:35 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 16:24:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:15|Tristate driver lcol1 (in view: work.top(verilog)) on net lcol1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:15|Tristate driver lcol2 (in view: work.top(verilog)) on net lcol2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:15|Tristate driver lcol3 (in view: work.top(verilog)) on net lcol3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":197:11:197:15|Tristate driver lcol4 (in view: work.top(verilog)) on net lcol4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":187:11:187:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":189:11:189:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:24:35 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 16:24:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":197:11:197:15|Tristate driver lcol4 (in view: work.top(verilog)) on net lcol4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:15|Tristate driver lcol3 (in view: work.top(verilog)) on net lcol3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:15|Tristate driver lcol2 (in view: work.top(verilog)) on net lcol2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:15|Tristate driver lcol1 (in view: work.top(verilog)) on net lcol1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":189:11:189:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":187:11:187:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|User-specified initial value defined for instance tes.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":159:4:159:9|User-specified initial value defined for instance tes.bum[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|User-specified initial value defined for instance tes.bum[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|Removing sequential instance counter[3] (in view: work.testes(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  61 /        30
   2		0h:00m:00s		    -2.54ns		  61 /        30
   3		0h:00m:00s		    -1.14ns		  60 /        30

   4		0h:00m:00s		    -1.14ns		  60 /        30


   5		0h:00m:00s		    -1.14ns		  60 /        30
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         tes.bum[0]     
=======================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 1          tes.io_0            No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.09ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.09ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 16:24:36 2023
#


Top view:               top
Requested Frequency:    123.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.428

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     123.6 MHz     NA            8.091         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            123.6 MHz     NA            8.091         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            123.6 MHz     105.1 MHz     8.091         9.519         -1.428      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  8.091       -1.428  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.428
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.400
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.379
clkdiv.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.379
clkdiv.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.365
clkdiv.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.358
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.351
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.337
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.316
clkdiv.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.316
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                           Required           
Instance               Reference                          Type          Pin     Net                       Time         Slack 
                       Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       bum                       7.986        -1.428
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     E       N_29_0                    8.091        -1.182
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     S       counter_RNIL9AM9[0]       7.986        0.399 
clkdiv.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       led1_0                    7.986        0.399 
tes.counter[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       counter_RNO[2]            8.091        0.427 
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       bum_RNO_0[0]              7.986        0.448 
tes.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i     8.091        0.455 
tes.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i     8.091        0.455 
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       counter_1[23]             7.986        1.202 
clkdiv.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g           7.986        1.275 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[17] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                     Net          -        -       1.599     -           4         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.708       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.458       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.907       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I1       In      -         5.680       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.059       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.430       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.879       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.386       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.379

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[8] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.889       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.379     4.267       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I1       In      -         5.638       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.400     6.038       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.409       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.858       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.365       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.470 is 2.251(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.379

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[18] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[18]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[18]                     Net          -        -       1.599     -           6         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.910       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.659       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.038       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.409       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.858       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.365       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.470 is 2.251(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.365

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[15] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           4         
clkdiv.counter_RNIVBCC1[15]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIVBCC1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_d          Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I3       In      -         3.959       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.316     4.274       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.645       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.024       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.395       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.844       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.351       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFESS       1 use
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             2 uses
SB_LUT4         56 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 56 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:24:37 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal lcol4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tes.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tes.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal lcol1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal lcol3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal lcol2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 123.61 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 61.80 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 163.73 MHz | Target: 61.80 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 219
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 219
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:36:53 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:7:112:12|Synthesizing module testes in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":132:13:132:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:26:206:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":207:27:207:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:30:210:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:18:212:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:19:214:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":187:11:187:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":189:11:189:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":190:11:190:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:11:191:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:11:192:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:11:193:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:10:198:12|Input sw1 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":199:10:199:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":200:10:200:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":201:10:201:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:4:145:9|Trying to extract state machine for register counter.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:36:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:36:53 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:36:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":177:7:177:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:36:54 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 16:36:54 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":187:11:187:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":189:11:189:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     7    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:36:55 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 16:36:55 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":192:11:192:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":190:11:190:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":189:11:189:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":187:11:187:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|User-specified initial value defined for instance tes.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":159:4:159:9|User-specified initial value defined for instance tes.bum[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|User-specified initial value defined for instance tes.bum[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":145:4:145:9|Removing sequential instance counter[3] (in view: work.testes(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":203:17:203:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  61 /        30
   2		0h:00m:00s		    -2.54ns		  61 /        30
   3		0h:00m:00s		    -1.14ns		  60 /        30

   4		0h:00m:00s		    -1.14ns		  60 /        30


   5		0h:00m:00s		    -1.14ns		  60 /        30
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         tes.bum[0]     
=======================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 1          tes.io_0            No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.09ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.09ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 16:36:56 2023
#


Top view:               top
Requested Frequency:    123.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.428

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     123.6 MHz     NA            8.091         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            123.6 MHz     NA            8.091         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            123.6 MHz     105.1 MHz     8.091         9.519         -1.428      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  8.091       -1.428  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.428
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.400
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.379
clkdiv.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.379
clkdiv.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.365
clkdiv.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.358
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.351
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.337
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.316
clkdiv.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.316
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                           Required           
Instance               Reference                          Type          Pin     Net                       Time         Slack 
                       Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       bum                       7.986        -1.428
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     E       N_29_0                    8.091        -1.182
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     S       counter_RNIL9AM9[0]       7.986        0.399 
clkdiv.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       led1_0                    7.986        0.399 
tes.counter[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       counter_RNO[2]            8.091        0.427 
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       bum_RNO_0[0]              7.986        0.448 
tes.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i     8.091        0.455 
tes.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i     8.091        0.455 
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       counter_1[23]             7.986        1.202 
clkdiv.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g           7.986        1.275 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[17] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                     Net          -        -       1.599     -           4         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.708       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.458       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.907       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I1       In      -         5.680       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.059       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.430       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.879       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.386       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.379

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[8] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.889       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.379     4.267       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I1       In      -         5.638       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.400     6.038       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.409       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.858       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.365       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.470 is 2.251(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.379

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[18] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[18]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[18]                     Net          -        -       1.599     -           6         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNI9R6R1[17]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.910       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.659       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.038       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.409       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.858       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.365       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.470 is 2.251(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.365

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[15] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           4         
clkdiv.counter_RNIVBCC1[15]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIVBCC1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_d          Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I3       In      -         3.959       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.316     4.274       -         
un2_clock_outlto22              Net          -        -       1.371     -           7         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      I2       In      -         5.645       -         
clkdiv.counter_RNIL9AM9[23]     SB_LUT4      O        Out     0.379     6.024       -         
counter_RNIL9AM9[23]            Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.395       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.844       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.351       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFESS       1 use
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             2 uses
SB_LUT4         56 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 56 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 56 = 56 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:36:56 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tes.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tes.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	56
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	29
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	60/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_57", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.8 (sec)

Final Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	60/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 123.61 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 61.80 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.82 MHz | Target: 61.80 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 235
used logic cells: 60
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 235
used logic cells: 60
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:47:37 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:7:112:12|Synthesizing module testes in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":134:13:134:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":182:7:182:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:26:211:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:27:212:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":215:30:215:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":217:18:217:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":219:19:219:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:11:192:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:11:194:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:11:198:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:10:204:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":205:10:205:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":206:10:206:12|Input sw4 is unused.
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":141:14:141:20|Only one always block can assign a given variable counter[3:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:47:37 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:47:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:48:50 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG285 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":148:8:148:11|Expecting statement
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:48:50 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:48:50 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:49:19 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:7:112:12|Synthesizing module testes in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":134:13:134:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:26:210:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:27:211:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:30:214:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":216:18:216:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:19:218:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:11:191:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:11:193:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:11:194:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":203:10:203:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:10:204:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":205:10:205:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":144:4:144:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":144:4:144:9|Initial value is not supported on state machine counter
@W: CL260 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":144:4:144:9|Pruning register bit 0 of bum[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":121:14:121:16|Only one always block can assign a given variable bum[1:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:49:20 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:49:20 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 16:51:09 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:7:112:12|Synthesizing module testes in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":134:13:134:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:26:210:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:27:211:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:30:214:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":216:18:216:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:19:218:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:11:191:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:11:193:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:11:194:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":203:10:203:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:10:204:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":205:10:205:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":144:4:144:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":144:4:144:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:51:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:51:10 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:51:10 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":181:7:181:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 16:51:11 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 16:51:11 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":197:11:197:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     10   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":197:11:197:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.testes(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:51:11 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 16:51:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":197:11:197:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":196:11:196:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":195:11:195:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":194:11:194:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":193:11:193:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":191:11:191:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":144:4:144:9|User-specified initial value defined for instance tes.bum[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":163:4:163:9|User-specified initial value defined for instance tes.bum[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.testes(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":144:4:144:9|Removing FSM register counter[3] (in view view:work.testes(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":207:17:207:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.59ns		  61 /        30
   2		0h:00m:00s		    -2.59ns		  61 /        30
   3		0h:00m:00s		    -1.84ns		  60 /        30

   4		0h:00m:00s		    -1.19ns		  62 /        30


   5		0h:00m:00s		    -1.19ns		  62 /        30
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
5 instances converted, 1 sequential instance remains driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           30         tes.bum[0]     
=======================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 1          tes.io_0            No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.04ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.04ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.04ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 16:51:13 2023
#


Top view:               top
Requested Frequency:    124.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.419

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     124.3 MHz     NA            8.044         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            124.3 MHz     NA            8.044         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            124.3 MHz     105.7 MHz     8.044         9.463         -1.419      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  8.044       -1.419  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.419
clkdiv.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.413
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.406
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.377
clkdiv.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.363
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.356
clkdiv.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.349
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.342
clkdiv.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.342
clkdiv.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.314
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                             Required           
Instance               Reference                          Type          Pin     Net                         Time         Slack 
                       Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       bum                         7.938        -1.419
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     E       un2_clock_outlt23_0_i_0     8.044        -1.363
tes.bum[0]             top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       counter_RNIL9AM9[23]        7.938        0.344 
clkdiv.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       led1_0                      7.938        0.351 
tes.bum_ess[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     S       counter_RNICH5Q8[23]        7.938        0.372 
tes.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       8.044        0.407 
tes.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       8.044        0.407 
tes.counter[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       8.044        0.407 
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       counter_1[23]               7.938        1.154 
clkdiv.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g             7.938        1.157 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.044
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.938

    - Propagation time:                      9.358
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.419

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           5         
clkdiv.clock_out_RNIC45I8       SB_LUT4      I2       In      -         5.680       -         
clkdiv.clock_out_RNIC45I8       SB_LUT4      O        Out     0.351     6.031       -         
clock_out_RNIC45I8              Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.402       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.851       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.358       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.463 is 2.244(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.044
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.938

    - Propagation time:                      9.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.412

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[16] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                     Net          -        -       1.599     -           4         
clkdiv.counter_RNI8Q6R1[16]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNI8Q6R1[16]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22              Net          -        -       1.371     -           5         
clkdiv.clock_out_RNIC45I8       SB_LUT4      I3       In      -         5.708       -         
clkdiv.clock_out_RNIC45I8       SB_LUT4      O        Out     0.316     6.024       -         
clock_out_RNIC45I8              Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.395       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.844       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.351       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.456 is 2.237(23.7%) logic and 7.219(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.044
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.938

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.406

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[8] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.889       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.379     4.267       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           5         
clkdiv.clock_out_RNIC45I8       SB_LUT4      I2       In      -         5.638       -         
clkdiv.clock_out_RNIC45I8       SB_LUT4      O        Out     0.379     6.017       -         
clock_out_RNIC45I8              Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.388       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.837       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.344       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.449 is 2.230(23.6%) logic and 7.219(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.044
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.938

    - Propagation time:                      9.316
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.377

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[9] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[9]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                      Net          -        -       1.599     -           4         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I2       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.351     2.490       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNI134J3[10]     SB_LUT4      I2       In      -         3.861       -         
clkdiv.counter_RNI134J3[10]     SB_LUT4      O        Out     0.379     4.239       -         
un2_clock_outlto21_d            Net          -        -       1.371     -           5         
clkdiv.clock_out_RNIC45I8       SB_LUT4      I2       In      -         5.610       -         
clkdiv.clock_out_RNIC45I8       SB_LUT4      O        Out     0.379     5.989       -         
clock_out_RNIC45I8              Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.360       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.809       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.316       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.421 is 2.202(23.4%) logic and 7.219(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.044
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.938

    - Propagation time:                      9.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.363

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[18] / Q
    Ending point:                            tes.bum[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[18]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[18]                     Net          -        -       1.599     -           6         
clkdiv.counter_RNI8Q6R1[16]     SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNI8Q6R1[16]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_c_0_1        Net          -        -       1.371     -           1         
clkdiv.counter_RNILU754[21]     SB_LUT4      I2       In      -         3.910       -         
clkdiv.counter_RNILU754[21]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlto22              Net          -        -       1.371     -           5         
clkdiv.clock_out_RNIC45I8       SB_LUT4      I3       In      -         5.659       -         
clkdiv.clock_out_RNIC45I8       SB_LUT4      O        Out     0.316     5.975       -         
clock_out_RNIC45I8              Net          -        -       1.371     -           1         
tes.bum_RNO[0]                  SB_LUT4      I0       In      -         7.346       -         
tes.bum_RNO[0]                  SB_LUT4      O        Out     0.449     7.795       -         
bum                             Net          -        -       1.507     -           1         
tes.bum[0]                      SB_DFFSS     D        In      -         9.302       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.407 is 2.188(23.3%) logic and 7.219(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         3 uses
SB_DFFESS       1 use
SB_DFFSR        24 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             2 uses
SB_LUT4         59 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 31
   Clock_divider|clock_out_derived_clock: 2

@S |Mapping Summary:
Total  LUTs: 59 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 59 = 59 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 16:51:13 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tes.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tes.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	59
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	61
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	9
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	31
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	62/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_59", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.7 (sec)

Final Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	62/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 124.38 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.19 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 152.60 MHz | Target: 62.19 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 124.38 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 62
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 90 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 19:32:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@E: CG389 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:11:265:13|Reference to undefined module testes
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 19:32:36 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 19:32:36 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 19:33:21 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":133:7:133:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":154:13:154:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":87:7:87:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":108:13:108:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":112:11:112:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:7:198:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:26:227:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:27:228:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:30:231:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:18:233:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":235:19:235:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:11:208:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":211:11:211:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:10:220:12|Input sw2 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":221:10:221:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":222:10:222:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":118:4:118:9|Trying to extract state machine for register counter.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":89:14:89:18|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:4:164:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:4:164:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 19:33:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:7:198:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:7:198:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 19:33:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 19:33:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:7:198:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":198:7:198:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 19:33:22 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 19:33:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":208:11:208:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":211:11:211:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":212:11:212:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":213:11:213:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":214:11:214:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     16   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":214:11:214:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":213:11:213:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":212:11:212:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":211:11:211:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":208:11:208:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 19:33:22 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 19:33:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":214:11:214:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":213:11:213:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":212:11:212:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":211:11:211:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":208:11:208:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":164:4:164:9|User-specified initial value defined for instance tes.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":183:4:183:9|User-specified initial value defined for instance tes.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":118:4:118:9|User-specified initial value defined for instance tees.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":118:4:118:9|User-specified initial value defined for instance tees.doutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[6:0] (in view: work.divide7(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":164:4:164:9|Removing FSM register counter[3] (in view view:work.divide7(verilog)) because its output is a constant.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":118:4:118:9|Removing sequential instance counter[3] (in view: work.divide8(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":224:17:224:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  68 /        34
   2		0h:00m:00s		    -2.54ns		  68 /        34
   3		0h:00m:00s		    -2.54ns		  67 /        34

   4		0h:00m:00s		    -2.54ns		  73 /        34
   5		0h:00m:00s		    -1.79ns		  73 /        34
   6		0h:00m:00s		    -1.14ns		  74 /        34


   7		0h:00m:00s		    -1.14ns		  75 /        34
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           34         tees.doutreg   
=======================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 2          tees.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.15ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.15ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.15ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 19:33:24 2023
#


Top view:               top
Requested Frequency:    122.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.438

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     122.7 MHz     351.5 MHz     8.151         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            122.7 MHz     NA            8.151         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            122.7 MHz     104.3 MHz     8.151         9.589         -1.438      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  8.151       -1.438  |  No paths    -      |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  8.151       5.306   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.438
clkdiv.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.389
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.375
clkdiv.counter[21]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.368
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.340
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.312
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.312
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.305
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.277
clkdiv.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.249
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                             Required           
Instance               Reference                          Type          Pin     Net                         Time         Slack 
                       Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------
tees.doutreg           top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       doutreg_0                   8.046        -1.438
tes.doutreg[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       doutreg                     8.046        -1.438
tes.doutreg_ess[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     E       un2_clock_outlt23_0_i_0     8.151        -1.165
tees.counter_e[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       counter_e_RNO[0]            8.046        0.381 
tees.doutreg           top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       counter_RNI81EU8[23]        8.046        0.452 
tes.doutreg[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       counter_RNIL9AM9[23]        8.046        0.452 
clkdiv.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       clock_out_RNO               8.046        0.459 
tees.counter_e[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       g0_i_1_0                    8.151        0.480 
tes.doutreg_ess[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     S       counter_RNICH5Q8[23]        8.046        0.480 
tees.counter[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       clock_out_RNI4U6I8          8.151        0.487 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.438

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[19] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[19]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[19]                     Net          -        -       1.599     -           6         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      O        Out     0.449     2.588       -         
N_9                             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIT2S33       SB_LUT4      I0       In      -         3.959       -         
clkdiv.clock_out_RNIT2S33       SB_LUT4      O        Out     0.449     4.408       -         
g0_i_1                          Net          -        -       1.371     -           2         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      I1       In      -         5.779       -         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      O        Out     0.379     6.157       -         
clock_out_RNI4U6I8              Net          -        -       1.371     -           4         
tees.doutreg_RNO                SB_LUT4      I0       In      -         7.528       -         
tees.doutreg_RNO                SB_LUT4      O        Out     0.449     7.977       -         
doutreg_0                       Net          -        -       1.507     -           1         
tees.doutreg                    SB_DFFSS     D        In      -         9.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.438

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[19] / Q
    Ending point:                            tes.doutreg[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[19]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[19]                     Net          -        -       1.599     -           6         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      O        Out     0.449     2.588       -         
N_9                             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIT2S33       SB_LUT4      I0       In      -         3.959       -         
clkdiv.clock_out_RNIT2S33       SB_LUT4      O        Out     0.449     4.408       -         
g0_i_1                          Net          -        -       1.371     -           2         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      I1       In      -         5.779       -         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      O        Out     0.379     6.157       -         
clock_out_RNI4U6I8              Net          -        -       1.371     -           4         
tes.doutreg_RNO[0]              SB_LUT4      I0       In      -         7.528       -         
tes.doutreg_RNO[0]              SB_LUT4      O        Out     0.449     7.977       -         
doutreg                         Net          -        -       1.507     -           1         
tes.doutreg[0]                  SB_DFFSS     D        In      -         9.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.389

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[20] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[20]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                     Net          -        -       1.599     -           5         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      O        Out     0.400     2.539       -         
N_9                             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIT2S33       SB_LUT4      I0       In      -         3.910       -         
clkdiv.clock_out_RNIT2S33       SB_LUT4      O        Out     0.449     4.359       -         
g0_i_1                          Net          -        -       1.371     -           2         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      I1       In      -         5.729       -         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      O        Out     0.379     6.108       -         
clock_out_RNI4U6I8              Net          -        -       1.371     -           4         
tees.doutreg_RNO                SB_LUT4      I0       In      -         7.479       -         
tees.doutreg_RNO                SB_LUT4      O        Out     0.449     7.928       -         
doutreg_0                       Net          -        -       1.507     -           1         
tees.doutreg                    SB_DFFSS     D        In      -         9.435       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.389

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[20] / Q
    Ending point:                            tes.doutreg[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[20]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                     Net          -        -       1.599     -           5         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNI0K8R1[20]     SB_LUT4      O        Out     0.400     2.539       -         
N_9                             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIT2S33       SB_LUT4      I0       In      -         3.910       -         
clkdiv.clock_out_RNIT2S33       SB_LUT4      O        Out     0.449     4.359       -         
g0_i_1                          Net          -        -       1.371     -           2         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      I1       In      -         5.729       -         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      O        Out     0.379     6.108       -         
clock_out_RNI4U6I8              Net          -        -       1.371     -           4         
tes.doutreg_RNO[0]              SB_LUT4      I0       In      -         7.479       -         
tes.doutreg_RNO[0]              SB_LUT4      O        Out     0.449     7.928       -         
doutreg                         Net          -        -       1.507     -           1         
tes.doutreg[0]                  SB_DFFSS     D        In      -         9.435       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.375

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           5         
clkdiv.counter_RNIMTAQ_0[7]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIMTAQ_0[7]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIMTAQ_0[7]            Net          -        -       1.371     -           1         
clkdiv.counter_RNIF7GL2[14]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNIF7GL2[14]     SB_LUT4      O        Out     0.379     4.338       -         
N_11                            Net          -        -       1.371     -           2         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      I0       In      -         5.708       -         
clkdiv.clock_out_RNI4U6I8       SB_LUT4      O        Out     0.386     6.094       -         
clock_out_RNI4U6I8              Net          -        -       1.371     -           4         
tees.doutreg_RNO                SB_LUT4      I0       In      -         7.465       -         
tees.doutreg_RNO                SB_LUT4      O        Out     0.449     7.914       -         
doutreg_0                       Net          -        -       1.507     -           1         
tees.doutreg                    SB_DFFSS     D        In      -         9.421       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         6 uses
SB_DFFESS       1 use
SB_DFFSR        24 uses
SB_DFFSS        2 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         72 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 35
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 72 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 72 = 72 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 19:33:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tes.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tes.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tees.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal tees.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tees.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity tees.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_72", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 122.70 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 61.35 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 152.51 MHz | Target: 61.35 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 122.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 303
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 109 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 20:03:15 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG285 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":111:8:111:11|Expecting statement
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 20:03:15 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 20:03:15 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Thu Nov 09 20:03:42 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":75:7:75:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":96:13:96:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":24:7:24:13|Synthesizing module divide8 in library work.

@W: CS101 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:19:58:19|Index 1 is out of range for variable doutreg
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":45:13:45:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:11:49:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:7:145:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:26:174:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":175:27:175:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":178:30:178:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:18:180:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":182:19:182:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":155:11:155:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":158:11:158:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:11:159:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":160:11:160:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:11:161:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:10:168:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":169:10:169:12|Input sw4 is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":106:4:106:9|Trying to extract state machine for register counter.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":77:14:77:18|Input reset is unused.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 20:03:42 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:7:145:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:7:145:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 20:03:42 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 20:03:42 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:7:145:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":145:7:145:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov 09 20:03:44 2023

###########################################################]
Pre-mapping Report

# Thu Nov 09 20:03:44 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":158:11:158:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":159:11:159:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":160:11:160:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":161:11:161:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     17   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":161:11:161:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":160:11:160:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":159:11:159:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":158:11:158:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide8(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 09 20:03:44 2023

###########################################################]
Map & Optimize Report

# Thu Nov 09 20:03:44 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":161:11:161:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":160:11:160:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":159:11:159:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":158:11:158:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":155:11:155:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":106:4:106:9|User-specified initial value defined for instance tes.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":125:4:125:9|User-specified initial value defined for instance tes.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":106:4:106:9|User-specified initial value defined for instance tes.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance tees.doutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance clkdiv.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":106:4:106:9|Removing sequential instance counter[3] (in view: work.divide7(verilog)) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide8(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing FSM register counter[3] (in view view:work.divide8(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":171:17:171:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.45ns		  69 /        34
   2		0h:00m:00s		    -2.45ns		  69 /        34

   3		0h:00m:00s		    -2.45ns		  85 /        34
   4		0h:00m:00s		    -1.70ns		  87 /        34
   5		0h:00m:00s		    -1.70ns		  86 /        34
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance clkdiv.counter[19] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance clkdiv.counter[18] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   6		0h:00m:00s		    -1.70ns		  84 /        36
@N: FX1017 :|SB_GB inserted on the net clkdiv.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         tees.counter[2]
=======================================================================================
================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       clkdiv.clock_out     SB_DFF                 2          tees.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.11ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.11ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.11ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 09 20:03:46 2023
#


Top view:               top
Requested Frequency:    123.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.431

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     123.3 MHz     351.5 MHz     8.109         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            123.3 MHz     NA            8.109         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            123.3 MHz     104.8 MHz     8.109         9.540         -1.431      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  8.109       -1.431  |  No paths    -      |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  8.109       5.264   |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                Arrival           
Instance               Reference                          Type         Pin     Net             Time        Slack 
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
clkdiv.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.431
clkdiv.counter[21]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -1.431
clkdiv.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.410
clkdiv.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.403
clkdiv.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.382
clkdiv.counter[22]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       -1.382
clkdiv.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.361
clkdiv.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.361
clkdiv.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[23]     0.540       -1.361
clkdiv.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.340
=================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                             Required           
Instance               Reference                          Type          Pin     Net                         Time         Slack 
                       Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------
tees.doutreg           top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       doutreg_0                   8.004        -1.431
tes.doutreg[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      S       doutreg_RNO_0[0]            8.004        -1.431
tes.doutreg[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       doutreg                     8.004        -1.347
tees.counter[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       counter_RNIKHV09[23]        8.109        -1.326
tees.counter[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       counter_RNIKHV09[23]        8.109        -1.326
tees.counter[2]        top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       counter_RNIKHV09[23]        8.109        -1.326
tes.doutreg_ess[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESS     E       un2_clock_outlt23_0_i_0     8.109        -1.298
clkdiv.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g             8.004        -0.387
clkdiv.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g             8.004        -0.387
clkdiv.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      R       un1_counter_0_g             8.004        -0.387
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.109
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.004

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.431

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[7] / Q
    Ending point:                            tes.doutreg[0] / S
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           7         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNIQ5491[10]     SB_LUT4      I2       In      -         3.959       -         
clkdiv.counter_RNIQ5491[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlt14_0             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIN5TC4       SB_LUT4      I1       In      -         5.708       -         
clkdiv.clock_out_RNIN5TC4       SB_LUT4      O        Out     0.400     6.108       -         
G_3                             Net          -        -       1.371     -           2         
tes.doutreg_RNO_0[0]            SB_LUT4      I0       In      -         7.479       -         
tes.doutreg_RNO_0[0]            SB_LUT4      O        Out     0.449     7.928       -         
doutreg_RNO_0[0]                Net          -        -       1.507     -           1         
tes.doutreg[0]                  SB_DFFSS     S        In      -         9.435       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.109
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.004

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.431

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[21] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[21]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[21]                     Net          -        -       1.599     -           8         
clkdiv.counter_RNIL4FC1[21]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIL4FC1[21]     SB_LUT4      O        Out     0.449     2.588       -         
g1_0_0                          Net          -        -       1.371     -           2         
clkdiv.clock_out_RNIAIAT2       SB_LUT4      I1       In      -         3.959       -         
clkdiv.clock_out_RNIAIAT2       SB_LUT4      O        Out     0.379     4.338       -         
g0_1                            Net          -        -       1.371     -           1         
clkdiv.counter_RNIOPFQ8[18]     SB_LUT4      I1       In      -         5.708       -         
clkdiv.counter_RNIOPFQ8[18]     SB_LUT4      O        Out     0.400     6.108       -         
counter_RNIOPFQ8[18]            Net          -        -       1.371     -           1         
tees.doutreg_RNO                SB_LUT4      I0       In      -         7.479       -         
tees.doutreg_RNO                SB_LUT4      O        Out     0.449     7.928       -         
doutreg_0                       Net          -        -       1.507     -           1         
tees.doutreg                    SB_DFF       D        In      -         9.435       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.109
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.004

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.410

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[12] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
clkdiv.counter[12]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                       Net          -        -       1.599     -           7         
clkdiv.counter_RNIL1CC1_0[12]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_RNIL1CC1_0[12]     SB_LUT4      O        Out     0.449     2.588       -         
g0_0_1_1                          Net          -        -       1.371     -           1         
clkdiv.counter_RNIDIS14[11]       SB_LUT4      I1       In      -         3.959       -         
clkdiv.counter_RNIDIS14[11]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIDIS14[11]              Net          -        -       1.371     -           1         
clkdiv.counter_RNIOPFQ8[18]       SB_LUT4      I2       In      -         5.708       -         
clkdiv.counter_RNIOPFQ8[18]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIOPFQ8[18]              Net          -        -       1.371     -           1         
tees.doutreg_RNO                  SB_LUT4      I0       In      -         7.458       -         
tees.doutreg_RNO                  SB_LUT4      O        Out     0.449     7.907       -         
doutreg_0                         Net          -        -       1.507     -           1         
tees.doutreg                      SB_DFF       D        In      -         9.414       -         
================================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.109
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.004

    - Propagation time:                      9.407
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.403

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[20] / Q
    Ending point:                            tees.doutreg / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
clkdiv.counter[20]                   SB_DFFSR     Q        Out     0.540     0.540       -         
counter[20]                          Net          -        -       1.599     -           6         
clkdiv.counter_fast_RNI66I31[19]     SB_LUT4      I0       In      -         2.139       -         
clkdiv.counter_fast_RNI66I31[19]     SB_LUT4      O        Out     0.449     2.588       -         
g2_0_a3_1                            Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIAIAT2            SB_LUT4      I2       In      -         3.959       -         
clkdiv.clock_out_RNIAIAT2            SB_LUT4      O        Out     0.351     4.309       -         
g0_1                                 Net          -        -       1.371     -           1         
clkdiv.counter_RNIOPFQ8[18]          SB_LUT4      I1       In      -         5.680       -         
clkdiv.counter_RNIOPFQ8[18]          SB_LUT4      O        Out     0.400     6.080       -         
counter_RNIOPFQ8[18]                 Net          -        -       1.371     -           1         
tees.doutreg_RNO                     SB_LUT4      I0       In      -         7.451       -         
tees.doutreg_RNO                     SB_LUT4      O        Out     0.449     7.900       -         
doutreg_0                            Net          -        -       1.507     -           1         
tees.doutreg                         SB_DFF       D        In      -         9.407       -         
===================================================================================================
Total path delay (propagation time + setup) of 9.512 is 2.293(24.1%) logic and 7.219(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.109
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.004

    - Propagation time:                      9.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.382

    Number of logic level(s):                4
    Starting point:                          clkdiv.counter[8] / Q
    Ending point:                            tes.doutreg[0] / S
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
clkdiv.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                      Net          -        -       1.599     -           7         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      I1       In      -         2.139       -         
clkdiv.counter_RNIMTAQ[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIMTAQ[7]              Net          -        -       1.371     -           1         
clkdiv.counter_RNIQ5491[10]     SB_LUT4      I2       In      -         3.910       -         
clkdiv.counter_RNIQ5491[10]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlt14_0             Net          -        -       1.371     -           1         
clkdiv.clock_out_RNIN5TC4       SB_LUT4      I1       In      -         5.659       -         
clkdiv.clock_out_RNIN5TC4       SB_LUT4      O        Out     0.400     6.059       -         
G_3                             Net          -        -       1.371     -           2         
tes.doutreg_RNO_0[0]            SB_LUT4      I0       In      -         7.430       -         
tes.doutreg_RNO_0[0]            SB_LUT4      O        Out     0.449     7.879       -         
doutreg_RNO_0[0]                Net          -        -       1.507     -           1         
tes.doutreg[0]                  SB_DFFSS     S        In      -         9.386       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.491 is 2.272(23.9%) logic and 7.219(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_CARRY        22 uses
SB_DFF          2 uses
SB_DFFE         6 uses
SB_DFFESS       1 use
SB_DFFSR        26 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             3 uses
SB_LUT4         81 uses

I/O ports: 20
I/O primitives: 17
SB_IO          16 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 37
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 81 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 81 = 81 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Nov 09 20:03:46 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tes.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tes.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal tes.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity tees.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal tees.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity tees.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity tees.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "tes.doutreg_RNO_1[0]_LC_77", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_85", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	87
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	17
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	49
        CARRY Only       	:	1
        LUT with CARRY   	:	2
    LogicCells                  :	88/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.9 (sec)

Final Design Statistics
    Number of LUTs      	:	87
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	88/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 123.30 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 61.65 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 152.23 MHz | Target: 61.65 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 123.30 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 313
used logic cells: 88
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 313
used logic cells: 88
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "tes.doutreg_RNO_1_0_LC_11_29_6", in the clock network. Converting the timing arc to positive-unate
Read device time: 11
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "tes.doutreg_RNO_1_0_LC_11_29_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led1_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 00:05:11 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG921 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":140:8:140:15|cpureset is already declared in this scope.
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":74:7:74:13|Synthesizing module divide7 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":95:13:95:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":24:7:24:13|Synthesizing module divide8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":45:13:45:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":49:11:49:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":154:7:154:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":183:26:183:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":184:27:184:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":187:30:187:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":189:18:189:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:19:191:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":222:12:222:15|The number of ports in the instantiation does not match the number of ports in the module definition for instance tees
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 00:05:11 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 00:05:11 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 14:33:26 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG308 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":215:3:215:6|Duplicate instance name io_0
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:44:242:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":243:44:243:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:44:249:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":250:44:250:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:44:255:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":256:44:256:45|Found unsized single bit literal in Verilog-2001 mode.
7 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:33:26 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:33:26 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 14:34:57 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CS183 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:30:241:30|Expecting delimiter: comma or }
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:34:57 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:34:57 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 14:35:41 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@E: CG389 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:12:335:14|Reference to undefined module divide7
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:35:41 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 14:35:41 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 15:11:49 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG103 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":38:8:38:8|Expecting expression
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 15:11:49 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 15:11:49 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 15:35:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@E: CG389 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:12:298:14|Reference to undefined module divide7
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 15:35:36 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 15:35:36 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 16:48:57 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG501 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":166:26:166:26|Expecting delimiter: , or ; or )
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":166:27:166:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:27:167:28|Found unsized single bit literal in Verilog-2001 mode.
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 16:48:57 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 16:48:57 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 16:49:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG342 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":174:8:174:15|Expecting target variable, found resetbum -- possible misspelling
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 16:49:25 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 16:49:25 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:00:37 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":232:11:232:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:11:233:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":33:14:33:20|Only one always block can assign a given variable doutreg[1:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:00:37 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:00:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:02:01 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":232:11:232:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:11:233:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:02:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:02:01 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:02:01 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:02:03 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:02:03 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:14|Found illegal pad-to-port connection for port led1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           2    
top|PACKAGEPIN                     4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock       4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:02:03 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:02:03 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.18ns		  12 /        11
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.diveight.counter_ns_2_0_.m5 (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           15         arse.diveight.doutreg[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 3.57ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 3.57ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:02:04 2023
#


Top view:               top
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.310

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     280.1 MHz     NA            3.570         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     280.1 MHz     122.1 MHz     3.570         8.190         -2.310      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  3.570       -0.630  |  No paths    -      |  1.785       -2.310  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                              Arrival           
Instance                     Reference                          Type        Pin     Net            Time        Slack 
                             Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[0]     0.540       -2.310
arse.divseven.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[1]     0.540       -2.261
arse.divseven.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[2]     0.540       -2.240
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       seven          0.540       -2.177
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[2]     0.540       -1.428
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[0]     0.540       -0.630
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[1]     0.540       -0.581
=====================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                             Required           
Instance                     Reference                          Type         Pin     Net                          Time         Slack 
                             Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNE     E       un1_doutreg_2_sqmuxa_0_i     1.785        -2.310
arse.diveight.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       counter[2]                   1.680        -1.428
arse.divseven.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNE     D       counter[2]                   1.680        -1.428
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       counter_i[0]                 3.465        -0.630
arse.divseven.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_4_i                        3.465        -0.630
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       m2                           3.465        -0.630
arse.divseven.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_5_i                        3.465        -0.630
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_3_rep1                     3.465        -0.630
arse.divseven.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_8_i                        3.465        -0.630
arse.diveight.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       m5                           3.465        -0.630
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.310

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[0]             SB_DFF       Q        Out     0.540     0.540       -         
counter[0]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.095 is 0.989(24.1%) logic and 3.106(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.261

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[1]             SB_DFF       Q        Out     0.540     0.540       -         
counter[1]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I1       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.400     2.539       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.046       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.046 is 0.940(23.2%) logic and 3.106(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.240

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[2]             SB_DFF       Q        Out     0.540     0.540       -         
counter[2]                           Net          -        -       1.599     -           7         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I2       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.379     2.518       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.025 is 0.919(22.8%) logic and 3.106(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.177

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.seven                  SB_DFFE      Q        Out     0.540     0.540       -         
seven                                Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I3       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.316     2.455       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         3.962       -         
===================================================================================================
Total path delay (propagation time + setup) of 3.962 is 0.856(21.6%) logic and 3.106(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.785
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.680

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                0
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.diveight.counter[2]     SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                   Net         -        -       2.568     -           3         
arse.diveight.doutreg[1]     SB_DFFN     D        In      -         3.108       -         
==========================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         1 use
SB_DFFNE        1 use
VCC             3 uses
SB_LUT4         10 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 16

@S |Mapping Summary:
Total  LUTs: 10 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:02:04 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_c_THRU_LUT4_0_LC_13", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.9 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	15/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 140.06 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 140.06 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 280.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 15
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 10
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:23:10 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":232:11:232:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:11:233:14|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:23:10 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:23:10 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:23:10 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:23:11 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:23:12 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:14|Found illegal pad-to-port connection for port led1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           2    
top|PACKAGEPIN                     4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock       4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:23:12 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:23:12 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":233:11:233:14|Tristate driver led7 (in view: work.top(verilog)) on net led7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.18ns		  12 /        11
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.diveight.counter_ns_2_0_.m5 (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           15         arse.diveight.doutreg[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 3.57ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 3.57ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:23:13 2023
#


Top view:               top
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.310

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     280.1 MHz     NA            3.570         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     280.1 MHz     122.1 MHz     3.570         8.190         -2.310      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  3.570       -0.630  |  No paths    -      |  1.785       -2.310  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                              Arrival           
Instance                     Reference                          Type        Pin     Net            Time        Slack 
                             Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[0]     0.540       -2.310
arse.divseven.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[1]     0.540       -2.261
arse.divseven.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[2]     0.540       -2.240
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       seven          0.540       -2.177
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[2]     0.540       -1.428
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[0]     0.540       -0.630
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       counter[1]     0.540       -0.581
=====================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                             Required           
Instance                     Reference                          Type         Pin     Net                          Time         Slack 
                             Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------
arse.divseven.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNE     E       un1_doutreg_2_sqmuxa_0_i     1.785        -2.310
arse.diveight.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       counter[2]                   1.680        -1.428
arse.divseven.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNE     D       counter[2]                   1.680        -1.428
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       counter_i[0]                 3.465        -0.630
arse.divseven.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_4_i                        3.465        -0.630
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       m2                           3.465        -0.630
arse.divseven.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_5_i                        3.465        -0.630
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_3_rep1                     3.465        -0.630
arse.divseven.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_8_i                        3.465        -0.630
arse.diveight.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       m5                           3.465        -0.630
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.310

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[0]             SB_DFF       Q        Out     0.540     0.540       -         
counter[0]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.095 is 0.989(24.1%) logic and 3.106(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.261

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[1]             SB_DFF       Q        Out     0.540     0.540       -         
counter[1]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I1       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.400     2.539       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.046       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.046 is 0.940(23.2%) logic and 3.106(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.240

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[2]             SB_DFF       Q        Out     0.540     0.540       -         
counter[2]                           Net          -        -       1.599     -           7         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I2       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.379     2.518       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.025 is 0.919(22.8%) logic and 3.106(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.177

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.seven                  SB_DFFE      Q        Out     0.540     0.540       -         
seven                                Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I3       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.316     2.455       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         3.962       -         
===================================================================================================
Total path delay (propagation time + setup) of 3.962 is 0.856(21.6%) logic and 3.106(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.785
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.680

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                0
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.diveight.counter[2]     SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                   Net         -        -       2.568     -           3         
arse.diveight.doutreg[1]     SB_DFFN     D        In      -         3.108       -         
==========================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         1 use
SB_DFFNE        1 use
VCC             3 uses
SB_LUT4         10 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 16

@S |Mapping Summary:
Total  LUTs: 10 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:23:13 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_c_THRU_LUT4_0_LC_13", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.5 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	15/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 140.06 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 140.06 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 280.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 169
used logic cells: 15
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:25:49 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":232:11:232:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:25:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:25:49 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:25:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:25:50 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:25:50 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:14|Found illegal pad-to-port connection for port led1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                             Clock                     Clock
Clock                            Frequency     Period        Type                              Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                           1.0 MHz       1000.000      system                            system_clkgroup           2    
top|PACKAGEPIN                   4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     0    
top|led7_derived_clock           4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
==============================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:25:50 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:25:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.18ns		  12 /        11
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.diveight.counter_ns_2_0_.m5 (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           15         arse.diveight.doutreg[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 3.57ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|led7_derived_clock with period 3.57ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:25:51 2023
#


Top view:               top
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.310

                           Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock             Frequency     Frequency     Period        Period        Slack       Type                              Group                
------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN             280.1 MHz     NA            3.570         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|led7_derived_clock     280.1 MHz     122.1 MHz     3.570         8.190         -2.310      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
======================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------
Starting                Ending                  |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------
top|led7_derived_clock  top|led7_derived_clock  |  3.570       -0.630  |  No paths    -      |  1.785       -2.310  |  No paths    -    
========================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|led7_derived_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                      Arrival           
Instance                     Reference                  Type        Pin     Net            Time        Slack 
                             Clock                                                                           
-------------------------------------------------------------------------------------------------------------
arse.divseven.counter[0]     top|led7_derived_clock     SB_DFF      Q       counter[0]     0.540       -2.310
arse.divseven.counter[1]     top|led7_derived_clock     SB_DFF      Q       counter[1]     0.540       -2.261
arse.divseven.counter[2]     top|led7_derived_clock     SB_DFF      Q       counter[2]     0.540       -2.240
arse.divseven.seven          top|led7_derived_clock     SB_DFFE     Q       seven          0.540       -2.177
arse.diveight.counter[2]     top|led7_derived_clock     SB_DFF      Q       counter[2]     0.540       -1.428
arse.diveight.counter[0]     top|led7_derived_clock     SB_DFF      Q       counter[0]     0.540       -0.630
arse.diveight.counter[1]     top|led7_derived_clock     SB_DFF      Q       counter[1]     0.540       -0.581
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                     Required           
Instance                     Reference                  Type         Pin     Net                          Time         Slack 
                             Clock                                                                                           
-----------------------------------------------------------------------------------------------------------------------------
arse.divseven.doutreg[1]     top|led7_derived_clock     SB_DFFNE     E       un1_doutreg_2_sqmuxa_0_i     1.785        -2.310
arse.diveight.doutreg[1]     top|led7_derived_clock     SB_DFFN      D       counter[2]                   1.680        -1.428
arse.divseven.doutreg[1]     top|led7_derived_clock     SB_DFFNE     D       counter[2]                   1.680        -1.428
arse.diveight.counter[0]     top|led7_derived_clock     SB_DFF       D       counter_i[0]                 3.465        -0.630
arse.divseven.counter[0]     top|led7_derived_clock     SB_DFF       D       N_4_i                        3.465        -0.630
arse.diveight.counter[1]     top|led7_derived_clock     SB_DFF       D       m2                           3.465        -0.630
arse.divseven.counter[1]     top|led7_derived_clock     SB_DFF       D       N_5_i                        3.465        -0.630
arse.diveight.counter[2]     top|led7_derived_clock     SB_DFF       D       N_3_rep1                     3.465        -0.630
arse.divseven.counter[2]     top|led7_derived_clock     SB_DFF       D       N_8_i                        3.465        -0.630
arse.diveight.doutreg[0]     top|led7_derived_clock     SB_DFF       D       m5                           3.465        -0.630
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.310

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[0] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|led7_derived_clock [rising] on pin C
    The end   point is clocked by            top|led7_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[0]             SB_DFF       Q        Out     0.540     0.540       -         
counter[0]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I0       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.449     2.588       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.095 is 0.989(24.1%) logic and 3.106(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.261

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[1] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|led7_derived_clock [rising] on pin C
    The end   point is clocked by            top|led7_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[1]             SB_DFF       Q        Out     0.540     0.540       -         
counter[1]                           Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I1       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.400     2.539       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.046       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.046 is 0.940(23.2%) logic and 3.106(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.240

    Number of logic level(s):                1
    Starting point:                          arse.divseven.counter[2] / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|led7_derived_clock [rising] on pin C
    The end   point is clocked by            top|led7_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.counter[2]             SB_DFF       Q        Out     0.540     0.540       -         
counter[2]                           Net          -        -       1.599     -           7         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I2       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.379     2.518       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         4.025       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.025 is 0.919(22.8%) logic and 3.106(77.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.785
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.785

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.177

    Number of logic level(s):                1
    Starting point:                          arse.divseven.seven / Q
    Ending point:                            arse.divseven.doutreg[1] / E
    The start point is clocked by            top|led7_derived_clock [rising] on pin C
    The end   point is clocked by            top|led7_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.divseven.seven                  SB_DFFE      Q        Out     0.540     0.540       -         
seven                                Net          -        -       1.599     -           6         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      I3       In      -         2.139       -         
arse.divseven.counter_RNI8ECT[0]     SB_LUT4      O        Out     0.316     2.455       -         
un1_doutreg_2_sqmuxa_0_i             Net          -        -       1.507     -           2         
arse.divseven.doutreg[1]             SB_DFFNE     E        In      -         3.962       -         
===================================================================================================
Total path delay (propagation time + setup) of 3.962 is 0.856(21.6%) logic and 3.106(78.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.785
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.680

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                0
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.doutreg[1] / D
    The start point is clocked by            top|led7_derived_clock [rising] on pin C
    The end   point is clocked by            top|led7_derived_clock [falling] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                         Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
arse.diveight.counter[2]     SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                   Net         -        -       2.568     -           3         
arse.diveight.doutreg[1]     SB_DFFN     D        In      -         3.108       -         
==========================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         1 use
SB_DFFNE        1 use
VCC             3 uses
SB_LUT4         10 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   11 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|led7_derived_clock: 17

@S |Mapping Summary:
Total  LUTs: 10 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 10 = 10 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:25:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	10
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	15/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_led7_c_THRU_LUT4_0_LC_13", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.6 (sec)

Final Design Statistics
    Number of LUTs      	:	15
    Number of DFFs      	:	11
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	15/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 140.06 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 140.06 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 280.11 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 176
used logic cells: 15
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 176
used logic cells: 15
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 18 
I1212: Iteration  1 :     4 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led7_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:28:20 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":276:4:276:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":231:11:231:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":232:11:232:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:28:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:28:20 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:28:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:28:21 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:28:21 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:14|Found illegal pad-to-port connection for port led1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:28:22 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:28:22 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":231:11:231:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        35
   2		0h:00m:00s		    -2.28ns		  65 /        35
   3		0h:00m:00s		    -0.88ns		  64 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  70 /        36


   5		0h:00m:00s		    -0.88ns		  71 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
11 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:28:23 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       led7_0                    6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 20
I/O primitives: 16
SB_IO          15 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 37
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:28:23 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	73/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_70", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.8 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	73/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.35 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 295
used logic cells: 73
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led7_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:31:27 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":276:4:276:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:27:248:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:30:251:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:18:253:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:19:255:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":234:11:234:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:10:241:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:10:242:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:31:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:31:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:31:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":218:7:218:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:31:28 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:31:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:14|Found illegal pad-to-port connection for port led1  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:31:29 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:31:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":234:11:234:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":244:17:244:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        35
   2		0h:00m:00s		    -2.28ns		  65 /        35
   3		0h:00m:00s		    -0.88ns		  64 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  70 /        36


   5		0h:00m:00s		    -0.88ns		  71 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
11 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:31:30 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       led7_0                    6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 37
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:31:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	73/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_70", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.4 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	73/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.75 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 323
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 323
used logic cells: 73
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led7_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 20:34:11 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:4:278:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:26:249:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":250:27:250:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:30:253:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:18:255:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":257:19:257:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":236:11:236:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":243:10:243:12|Input sw3 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":244:10:244:12|Input sw4 is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:34:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:34:11 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:34:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 20:34:12 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 20:34:12 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":236:11:236:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":229:11:229:14|Found illegal pad-to-port connection for port led1  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Found illegal pad-to-port connection for port led4  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Found illegal pad-to-port connection for port led4  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":232:11:232:14|Found illegal pad-to-port connection for port led4  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTCORE_derived_clock              1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":236:11:236:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:34:13 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 20:34:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":236:11:236:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":246:17:246:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        35
   2		0h:00m:00s		    -2.28ns		  65 /        35
   3		0h:00m:00s		    -0.88ns		  64 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  70 /        36


   5		0h:00m:00s		    -0.88ns		  71 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

@N: MT611 :|Automatically generated clock top|PLLOUTCORE_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 20:34:14 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       led7_0                    6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
led7_0                        Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 37
   Clock_divider|clock_out_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 20:34:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	36
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	73/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_70", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.5 (sec)

Final Design Statistics
    Number of LUTs      	:	72
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	73/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	17/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.70 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 332
used logic cells: 73
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 332
used logic cells: 73
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 104 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTCORE_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "PLLOUTGLOBAL_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "led7_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:05:26 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:4:264:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":235:26:235:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":236:27:236:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:30:239:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:18:241:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":243:19:243:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":237:22:237:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:05:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:05:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:05:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:05:28 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:05:28 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":224:11:224:16|Found illegal pad-to-port connection for port apuclk  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:05:29 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:05:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  61 /        35
   2		0h:00m:00s		    -2.28ns		  61 /        35
   3		0h:00m:00s		    -0.88ns		  60 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  66 /        36


   5		0h:00m:00s		    -0.88ns		  67 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:05:30 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 7
I/O primitives: 5
SB_IO          4 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:05:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin lcol2 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led1 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led5 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol3 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led4 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led8 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol4 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led7 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin lcol1 doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led2 doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led6 doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top
Ignore unconnected port:sw1, when loading IO constraint.
Ignore unconnected port:sw2, when loading IO constraint.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:07:24 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:4:264:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":235:26:235:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":236:27:236:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:30:239:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:18:241:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":243:19:243:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":237:22:237:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:07:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:07:24 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:07:24 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:07:25 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:07:25 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":224:11:224:16|Found illegal pad-to-port connection for port apuclk  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:07:25 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:07:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  61 /        35
   2		0h:00m:00s		    -2.28ns		  61 /        35
   3		0h:00m:00s		    -0.88ns		  60 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  66 /        36


   5		0h:00m:00s		    -0.88ns		  67 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:07:27 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 7
I/O primitives: 5
SB_IO          4 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:07:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:09:35 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:4:264:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":235:26:235:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":236:27:236:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:30:239:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":241:18:241:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":243:19:243:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":237:22:237:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:09:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:09:35 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:09:35 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:09:36 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:09:36 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":224:11:224:16|Found illegal pad-to-port connection for port apuclk  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:09:36 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:09:37 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":232:17:232:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  61 /        35
   2		0h:00m:00s		    -2.28ns		  61 /        35
   3		0h:00m:00s		    -0.88ns		  60 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  66 /        36


   5		0h:00m:00s		    -0.88ns		  67 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:09:38 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 7
I/O primitives: 5
SB_IO          4 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:09:38 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.2 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	4/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.93 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 271
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 271
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 99 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:12:16 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG666 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":229:4:229:6|Parse error at unexpected input token 'out'
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:12:16 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:12:16 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 14 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:12:38 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:4:265:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":238:26:238:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:27:239:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:30:242:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":244:18:244:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:19:246:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":240:22:240:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:12:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:12:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:12:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:12:40 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:12:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":224:11:224:16|Found illegal pad-to-port connection for port apuclk  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:12:40 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:12:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  63 /        35
   2		0h:00m:00s		    -2.28ns		  63 /        35
   3		0h:00m:00s		    -0.88ns		  62 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  68 /        36


   5		0h:00m:00s		    -0.88ns		  69 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:12:41 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:12:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.5 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.76 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 389
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 389
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 100 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 371
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:19:20 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:4:265:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":238:26:238:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:27:239:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:30:242:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":244:18:244:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:19:246:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":240:22:240:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:19:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:19:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:19:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:19:22 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:19:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":224:11:224:16|Found illegal pad-to-port connection for port apuclk  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Found illegal pad-to-port connection for port cpureset  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           2    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Found signal identified as System clock which controls 2 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:19:22 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:19:22 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Removing sequential instance io_1 (in view: work.dostuff(verilog)) of type view:sb_ice.SB_IO(PRIM) because it does not drive other instances.
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Removing sequential instance cpuclkreset (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":176:4:176:9|Boundary register cpuclkreset (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  63 /        35
   2		0h:00m:00s		    -2.28ns		  63 /        35
   3		0h:00m:00s		    -0.88ns		  62 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  68 /        36


   5		0h:00m:00s		    -0.88ns		  69 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
11 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 3          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:19:23 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 4

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:19:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.76 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 371
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 371
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 100 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 369
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:38:05 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:4:265:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":238:26:238:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:27:239:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:30:242:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":244:18:244:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:19:246:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":240:22:240:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:38:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:38:05 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:38:05 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:38:06 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:38:07 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Found signal identified as System clock which controls 1 sequential elements including arse.doingseven.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:38:07 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:38:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[1] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[2] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Sequential instance arse.diveight.counter[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[0] (in view view:work.divide7or8_0(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MF578 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Incompatible asynchronous control logic preventing generated clock conversion of arse.divseven.doutreg[0] (in view: work.top(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: FX321 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Failed to insert PAD for output port GND. Port is driven by 1 PADS and 1 non PAD drivers.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:38:07 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 19 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:39:21 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:4:265:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":193:13:193:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":197:11:197:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:13:210:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":214:11:214:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":238:26:238:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":239:27:239:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":242:30:242:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":244:18:244:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:19:246:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":240:22:240:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:49:161:53|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:39:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:39:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:39:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":220:7:220:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:39:22 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:39:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":206:3:206:6|Found illegal pad connections on pad arse.io_1 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Found signal identified as System clock which controls 1 sequential elements including arse.doingseven.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:39:23 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:39:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":172:4:172:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[1] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[2] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Sequential instance arse.diveight.counter[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[0] (in view view:work.divide7or8_0(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":235:17:235:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MF578 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Incompatible asynchronous control logic preventing generated clock conversion of arse.divseven.doutreg[0] (in view: work.top(verilog)).

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@E: FX321 :"c:\code\tas\tas\tastable\fpga\top.v":227:11:227:18|Failed to insert PAD for output port GND. Port is driven by 1 PADS and 1 non PAD drivers.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:39:23 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 19 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:42:27 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":272:4:272:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":200:13:200:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:11:204:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":217:13:217:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":221:11:221:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":245:26:245:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:27:246:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:30:249:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:18:251:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:19:253:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:22:247:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:42:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:42:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:42:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:42:29 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:42:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Found signal identified as System clock which controls 1 sequential elements including arse.doingseven.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:42:29 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:42:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[1] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[2] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Sequential instance arse.diveight.counter[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[0] (in view view:work.divide7or8_0(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  59 /        31
   2		0h:00m:00s		    -2.28ns		  59 /        31
   3		0h:00m:00s		    -2.28ns		  58 /        31
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  65 /        32


   5		0h:00m:00s		    -0.88ns		  66 /        32
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
7 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           32         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:42:30 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                          Required           
Instance                          Reference                          Type         Pin     Net                       Time         Slack 
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0                6.433        -1.154
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       seven_RNO                 6.539        -1.098
arse.divseven.doutreg[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNIT1587[23]      6.539        -1.056
II_1.counter[23]                  top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.433        -0.351
II_1.counter[0]                   top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.433        -0.348
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter_fast[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
II_1.counter[17]                  SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                       Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1          Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]         SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]         SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22                Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]         SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]         SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i             Net          -        -       1.507     -           4         
arse.divseven.counter_fast[0]     SB_DFFE      E        In      -         7.664       -         
================================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         7 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 32
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:42:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	68/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.7 (sec)

Final Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	68/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 166.51 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 313
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 313
used logic cells: 68
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
21:43:56
