MEMORY{PAGE 0 :   /* BEGIN is used for the "boot to SARAM" bootloader mode  */   BEGIN        : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */   RAMM0        : origin = 0x000050, length = 0x0003B0   ZONE7	    : origin = 0x200000, length = 0x001000   RAML0        : origin = 0x008000, length = 0x006000   INTERRUPT    : origin = 0x00F000, length = 0x000020   TZ_INTERRUPT : origin = 0x00F020, length = 0x000040   TMR_INTER    : origin = 0x00F060 ,length = 0x000090   IQTABLES     : origin = 0x3FE000, length = 0x000B50   	/* IQ Math Tables in Boot ROM */   IQTABLES2    : origin = 0x3FEB50, length = 0x00008C   IQTABLES3    : origin = 0x3FEBDC, length = 0x0000AA   BOOTROM      : origin = 0x3FF27C, length = 0x000D44   RESET        : origin = 0x3FFFC0, length = 0x000002PAGE 1 :   BOOT_RSVD   : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */   RAML4       : origin = 0x00E000, length = 0x001000   RAMIQ	   : origin = 0x00F100, length = 0x000F00   FLASH_REGS  : origin = 0x000A80, length = 0x000060     /* FLASH registers */   CSM         : origin = 0x000AE0, length = 0x000010     /* code security module registers */   XINTF       : origin = 0x000B20, length = 0x000020     /* external interface registers */   GPIOCTRL    : origin = 0x006F80, length = 0x000040     /* GPIO control registers */   GPIODAT     : origin = 0x006FC0, length = 0x000020     /* GPIO data registers */   GPIOINT     : origin = 0x006FE0, length = 0x000020     /* GPIO interrupt/LPM registers */     SCIA        : origin = 0x007050, length = 0x000010     /* SCI-A registers */   SCIB		   : origin = 0x007750, length = 0x000010     /* SCI-B registers */ 	   SCIC        : origin = 0x007770, length = 0x000010     /* SCI-C registers */   SPIA        : origin = 0x007040, length = 0x000010     /* SPI-A registers */   CPU_TIMER1  : origin = 0x000C08, length = 0x00000F     /* CPU Timer0 registers */    EPWM1       : origin = 0x006800, length = 0x000022     /* Enhanced PWM 1 registers */   EPWM2       : origin = 0x006840, length = 0x000022     /* Enhanced PWM 2 registers */   EPWM3       : origin = 0x006880, length = 0x000022     /* Enhanced PWM 3 registers */   EPWM4       : origin = 0x0068C0, length = 0x000022     /* Enhanced PWM 4 registers */   EPWM5       : origin = 0x006900, length = 0x000022     /* Enhanced PWM 5 registers */   EPWM6       : origin = 0x006940, length = 0x000022     /* Enhanced PWM 6 registers */   PIE_CTRL    : origin = 0x000CE0, length = 0x000020     /* PIE control registers */   ADC_CTRL    : origin = 0x007100, length = 0x000020	  /* ADC control registers */   SYSTEM      : origin = 0x007010, length = 0x000020     /* System control registers */   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations. */}SECTIONS{   codestart        : > BEGIN,     PAGE = 0   ramfuncs         : > RAMM0,     PAGE = 0   .text            : > RAML0,     PAGE = 0   .cinit           : > RAMM0,     PAGE = 0   .pinit           : > RAMM0,     PAGE = 0   .switch          : > RAMM0,     PAGE = 0   .ebss			: > RAML4,	   PAGE = 1	   .stack           : > RAMM1,     PAGE = 1   .reset           : > RESET,     PAGE = 0, TYPE = DSECT    SysCtrlRegsFile   : > SYSTEM,      PAGE = 1   CsmPwlFile        : > CSM_PWL,     PAGE = 1   FlashRegsFile     : > FLASH_REGS,  PAGE = 1   CsmRegsFile       : > CSM,         PAGE = 1   XintfRegsFile     : > XINTF,       PAGE = 1      SciaRegsFile      : > SCIA,        PAGE = 1   ScibRegsFile      : > SCIB,        PAGE = 1   ScicRegsFile      : > SCIC,        PAGE = 1   SpiaRegsFile      : > SPIA,        PAGE = 1   CpuTimer1RegsFile : > CPU_TIMER1,  PAGE = 1      GpioCtrlRegsFile  : > GPIOCTRL     PAGE = 1   GpioDataRegsFile  : > GPIODAT      PAGE = 1   GpioIntRegsFile   : > GPIOINT      PAGE = 1   EPwm1RegsFile     : > EPWM1        PAGE = 1   EPwm2RegsFile     : > EPWM2        PAGE = 1   EPwm3RegsFile     : > EPWM3        PAGE = 1   AdcRegsFile		 : > ADC_CTRL     PAGE = 1   EPwm4RegsFile     : > EPWM4        PAGE = 1   EPwm5RegsFile     : > EPWM5        PAGE = 1   EPwm6RegsFile     : > EPWM6        PAGE = 1   PieCtrlRegsFile   : > PIE_CTRL,    PAGE = 1      IQmathTables     : > IQTABLES, 	  PAGE = 0, TYPE = NOLOAD   IQmathTables2    : > IQTABLES2,    PAGE = 0, TYPE = NOLOAD   IQmathTables3    : > IQTABLES3,    PAGE = 0, TYPE = NOLOAD   IQmath           : > RAMIQ,        PAGE = 1   INTERRUPT		 : > INTERRUPT,	  PAGE = 0   TZ_INTERRUPT		 : > TZ_INTERRUPT,PAGE = 0   TMR_INTER		 : > TMR_INTER,	  PAGE = 0}