

================================================================
== Vitis HLS Report for 'CORDIC_R'
================================================================
* Date:           Fri Jun 17 13:15:52 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  8.579 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       55|      145|  2.200 us|  5.800 us|   55|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163  |CORDIC_R_Pipeline_VITIS_LOOP_32_2  |        2|       11|  80.000 ns|  0.440 us|    2|   11|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       50|      140|    5 ~ 14|          -|          -|    10|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|    2679|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      39|      68|    -|
|Memory           |        0|     -|       8|       2|    -|
|Multiplexer      |        -|     -|       -|      97|    -|
|Register         |        -|     -|     225|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     272|    2846|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163  |CORDIC_R_Pipeline_VITIS_LOOP_32_2  |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+
    |Total                                         |                                   |        0|   0|  39|  68|    0|
    +----------------------------------------------+-----------------------------------+---------+----+----+----+-----+

    * DSP: 
    +-----------------------------+------------------------+-----------+
    |           Instance          |         Module         | Expression|
    +-----------------------------+------------------------+-----------+
    |mul_mul_16s_8ns_25_4_1_U185  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    |mul_mul_16s_8ns_25_4_1_U186  |mul_mul_16s_8ns_25_4_1  |    i0 * i1|
    +-----------------------------+------------------------+-----------+

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |CORDIC_V_cordic_phase_V30_ROM_AUTO_1R  |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |        0|  8|   2|    0|    11|    8|     1|           88|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln1548_fu_216_p2       |         +|   0|  0|   17|          16|          10|
    |add_ln29_fu_274_p2         |         +|   0|  0|   12|           4|           1|
    |add_ln961_3_fu_942_p2      |         +|   0|  0|   39|          32|           7|
    |add_ln961_fu_605_p2        |         +|   0|  0|   39|          32|           7|
    |add_ln968_3_fu_1024_p2     |         +|   0|  0|   17|          11|          11|
    |add_ln968_fu_687_p2        |         +|   0|  0|   17|          11|          11|
    |lsb_index_3_fu_782_p2      |         +|   0|  0|   39|          32|           7|
    |lsb_index_fu_445_p2        |         +|   0|  0|   39|          32|           7|
    |m_25_fu_641_p2             |         +|   0|  0|   71|          64|          64|
    |m_29_fu_978_p2             |         +|   0|  0|   71|          64|          64|
    |x_V_8_fu_344_p2            |         +|   0|  0|   23|          16|          16|
    |y_V_16_fu_359_p2           |         +|   0|  0|   23|          16|          16|
    |z_V_6_fu_313_p2            |         +|   0|  0|   23|          16|          16|
    |z_V_fu_222_p2              |         +|   0|  0|   17|          16|          16|
    |sub_ln947_3_fu_776_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln947_fu_439_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln950_3_fu_812_p2      |         -|   0|  0|   13|           5|           6|
    |sub_ln950_fu_475_p2        |         -|   0|  0|   13|           5|           6|
    |sub_ln962_3_fu_918_p2      |         -|   0|  0|   39|           6|          32|
    |sub_ln962_fu_581_p2        |         -|   0|  0|   39|           6|          32|
    |sub_ln968_2_fu_1018_p2     |         -|   0|  0|   17|           5|          11|
    |sub_ln968_fu_681_p2        |         -|   0|  0|   17|           5|          11|
    |tmp_V_11_fu_740_p2         |         -|   0|  0|   30|           1|          23|
    |tmp_V_fu_403_p2            |         -|   0|  0|   30|           1|          23|
    |x_V_9_fu_354_p2            |         -|   0|  0|   23|          16|          16|
    |x_V_fu_194_p2              |         -|   0|  0|   23|           1|          16|
    |y_V_15_fu_349_p2           |         -|   0|  0|   23|          16|          16|
    |y_V_fu_188_p2              |         -|   0|  0|   23|           1|          16|
    |z_V_7_fu_319_p2            |         -|   0|  0|   23|          16|          16|
    |and_ln952_2_fu_844_p2      |       and|   0|  0|   23|          23|          23|
    |and_ln952_6_fu_575_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln952_7_fu_912_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln952_fu_507_p2        |       and|   0|  0|   23|          23|          23|
    |p_Result_263_fu_828_p2     |       and|   0|  0|   32|          32|          32|
    |p_Result_s_fu_491_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln29_fu_268_p2        |      icmp|   0|  0|    9|           4|           4|
    |icmp_ln938_3_fu_728_p2     |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln938_fu_391_p2       |      icmp|   0|  0|   16|          25|           1|
    |icmp_ln949_3_fu_798_p2     |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln949_fu_461_p2       |      icmp|   0|  0|   19|          31|           1|
    |icmp_ln952_2_fu_878_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln952_fu_541_p2       |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_3_fu_906_p2     |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln961_fu_569_p2       |      icmp|   0|  0|   20|          32|           1|
    |lshr_ln950_3_fu_822_p2     |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln950_fu_485_p2       |      lshr|   0|  0|   96|           2|          32|
    |lshr_ln961_3_fu_952_p2     |      lshr|   0|  0|  179|          64|          64|
    |lshr_ln961_fu_615_p2       |      lshr|   0|  0|  179|          64|          64|
    |or_ln952_4_fu_517_p2       |        or|   0|  0|   23|          23|          23|
    |or_ln952_fu_854_p2         |        or|   0|  0|   23|          23|          23|
    |m_24_fu_629_p3             |    select|   0|  0|   64|           1|          64|
    |m_fu_966_p3                |    select|   0|  0|   64|           1|          64|
    |output_o1_fu_717_p3        |    select|   0|  0|   64|           1|           1|
    |output_o2_fu_1054_p3       |    select|   0|  0|   64|           1|           1|
    |select_ln1548_fu_208_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln946_2_fu_1006_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln946_fu_669_p3     |    select|   0|  0|   10|           1|          10|
    |select_ln949_2_fu_934_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln949_fu_597_p3     |    select|   0|  0|    2|           1|           1|
    |select_ln961_6_fu_958_p3   |    select|   0|  0|    2|           1|           1|
    |select_ln961_fu_621_p3     |    select|   0|  0|    2|           1|           1|
    |tmp_V_13_fu_409_p3         |    select|   0|  0|   22|           1|          23|
    |tmp_V_14_fu_746_p3         |    select|   0|  0|   22|           1|          23|
    |x_V_10_fu_364_p3           |    select|   0|  0|   16|           1|          16|
    |x_V_7_fu_236_p3            |    select|   0|  0|   16|           1|          16|
    |y_V_14_fu_228_p3           |    select|   0|  0|   16|           1|          16|
    |y_V_17_fu_371_p3           |    select|   0|  0|   16|           1|          16|
    |z_V_8_fu_325_p3            |    select|   0|  0|   16|           1|          16|
    |shl_ln952_2_fu_834_p2      |       shl|   0|  0|   96|           1|          32|
    |shl_ln952_fu_497_p2        |       shl|   0|  0|   96|           1|          32|
    |shl_ln962_3_fu_928_p2      |       shl|   0|  0|  179|          64|          64|
    |shl_ln962_fu_591_p2        |       shl|   0|  0|  179|          64|          64|
    |xor_ln952_3_fu_892_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_555_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2679|        1142|        1389|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  43|          8|    1|          8|
    |ap_return_0    |   9|          2|   64|        128|
    |ap_return_1    |   9|          2|   64|        128|
    |k_fu_120       |   9|          2|    4|          8|
    |r_V_18_fu_108  |   9|          2|   16|         32|
    |r_V_19_fu_112  |   9|          2|   16|         32|
    |z_V_5_fu_116   |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  97|         20|  181|        368|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |   7|   0|    7|          0|
    |ap_return_0_preg                                           |  64|   0|   64|          0|
    |ap_return_1_preg                                           |  64|   0|   64|          0|
    |grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |k_4_reg_1132                                               |   4|   0|    4|          0|
    |k_fu_120                                                   |   4|   0|    4|          0|
    |r_V_18_fu_108                                              |  16|   0|   16|          0|
    |r_V_18_load_1_reg_1140                                     |  16|   0|   16|          0|
    |r_V_19_fu_112                                              |  16|   0|   16|          0|
    |r_V_19_load_1_reg_1147                                     |  16|   0|   16|          0|
    |tmp_438_reg_1169                                           |   1|   0|    1|          0|
    |z_V_5_fu_116                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 225|   0|  225|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_return_0  |  out|   64|  ap_ctrl_hs|      CORDIC_R|  return value|
|ap_return_1  |  out|   64|  ap_ctrl_hs|      CORDIC_R|  return value|
|x_in         |   in|   16|     ap_none|          x_in|        scalar|
|y_in         |   in|   16|     ap_none|          y_in|        scalar|
|z_in         |   in|   16|     ap_none|          z_in|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

