

LES - Laboratorio de Engenharia de Software
   Talisman unit test, version 0001.00-00, build 00001 (c) 2007

!!! Base folder name: ..\test
!!! Script file name: tst-avl-01
!!! Event log to be directed to console.
!!! Statistics will not be accumulated.
!!! Do not count passages.
!!! No mutation test
!!! ------------------------------

2018/06/17-19:50:32 : Log start: EVENT

!!! **************************************************
2018/06/17-19:50:32 : !!! Start test, script file: tst-avl-01.script

// Script:    Tst-avl-01.script
// Author:    Arndt von Staa
// Date:      05/jun/2018
// Purpose:   Test avl trees
      6 == Declare constants
     26 == Save the number of allocated data spaces
// �rvore que n�o d� erro
//
     33 == Test create an empty tree
--- 0    Line 35  Display start

           


Empty AVL tree
 
--- 0    Line 35  Display end 
--- 0    Line 36  Verify start 
--- 0    Line 36  Verify end
 
     38 == Test insert root
--- 0    Line 40  Display start

           1/xxx:020 
 
--- 0    Line 40  Display end 
--- 0    Line 41  Verify start 
--- 0    Line 41  Verify end
 
     43 == Test insert left of root
--- 0    Line 45  Display start

           1/020:010 2/xxx:020 
 
--- 0    Line 45  Display end 
--- 0    Line 46  Verify start 
--- 0    Line 46  Verify end
 
     48 == Test insert right  of root
--- 0    Line 50  Display start

           1/020:010 2/xxx:020 1/020:030 
 
--- 0    Line 50  Display end 
--- 0    Line 51  Verify start 
--- 0    Line 51  Verify end
 
     53 == Test insert left of left
--- 0    Line 55  Display start

           1/010:005 2/020:010 3/xxx:020 1/020:030 
 
--- 0    Line 55  Display end 
--- 0    Line 56  Verify start 
--- 0    Line 56  Verify end
 
     58 == Test insert right of left
--- 0    Line 60  Display start

           1/010:005 2/020:010 1/010:015 3/xxx:020 1/020:030 
 
--- 0    Line 60  Display end 
--- 0    Line 61  Verify start 
--- 0    Line 61  Verify end
 
     63 == Test insert left of right
--- 0    Line 65  Display start

           1/010:005 2/020:010 1/010:015 3/xxx:020 1/030:025 2/020:030 
 
--- 0    Line 65  Display end 
--- 0    Line 66  Verify start 
--- 0    Line 66  Verify end
 
     68 == Test insert right of right
--- 0    Line 70  Display start

           1/010:005 2/020:010 1/010:015 3/xxx:020 1/030:025 2/020:030 1/030:035 
 
--- 0    Line 70  Display end 
--- 0    Line 71  Verify start 
--- 0    Line 71  Verify end
 
// ==========================================================
//
     75 == Test left left
--- 0    Line 79  Display start

           1/xxx:020 
 
--- 0    Line 79  Display end 
--- 0    Line 80  Verify start 
--- 0    Line 80  Verify end
 
--- 0    Line 82  Display start

           1/020:010 2/xxx:020 
 
--- 0    Line 82  Display end 
--- 0    Line 83  Verify start 
--- 0    Line 83  Verify end
 
-- rotate right 3/xxx:020 2/020:010 ------ ------ 
-- first 2/xxx:010 1/010:005 3/010:020 
-- second 3/010:020 ------ ------ 
--- 0    Line 85  Display start

           1/010:005 2/xxx:010 1/010:020 
 
--- 0    Line 85  Display end 
--- 0    Line 86  Verify start 
--- 0    Line 86  Verify end
 
// ==========================================================
//
     90 == Test left right
--- 0    Line 93  Display start

           1/xxx:020 
 
--- 0    Line 93  Display end 
--- 0    Line 94  Verify start 
--- 0    Line 94  Verify end
 
--- 0    Line 96  Display start

           1/020:010 2/xxx:020 
 
--- 0    Line 96  Display end 
--- 0    Line 97  Verify start 
--- 0    Line 97  Verify end
 
-- left right case 3/xxx:020 
-- rotate left 2/020:010 1/010:015 ------ 3/xxx:020 
-- first 1/020:015 2/015:010 ------ 
-- second 2/015:010 ------ ------  -- after 3/xxx:020 2/020:015 
-- rotate right 3/xxx:020 2/020:015 ------ ------ 
-- first 2/xxx:015 1/015:010 3/015:020 
-- second 3/015:020 ------ ------ 
--- 0    Line 99  Display start

           1/015:010 2/xxx:015 1/015:020 
 
--- 0    Line 99  Display end 
--- 0    Line 100  Verify start 
--- 0    Line 100  Verify end
 
// ==========================================================
//
    104 == Test right left
--- 0    Line 108  Display start

           1/xxx:020 
 
--- 0    Line 108  Display end 
--- 0    Line 109  Verify start 
--- 0    Line 109  Verify end
 
--- 0    Line 111  Display start

           2/xxx:020 1/020:030 
 
--- 0    Line 111  Display end 
--- 0    Line 112  Verify start 
--- 0    Line 112  Verify end
 
-- right left case 3/xxx:020 
-- rotate right 2/020:030 1/030:025 ------ 3/xxx:020 
-- first 1/020:025 ------ 2/025:030 
-- second 2/025:030 ------ ------ -- after 3/xxx:020 2/020:025 
-- rotate left 3/xxx:020 2/020:025 ------ ------ 
-- first 2/xxx:025 3/025:020 1/025:030 
-- second 3/025:020 ------ ------ 
--- 0    Line 114  Display start

           1/025:020 2/xxx:025 1/025:030 
 
--- 0    Line 114  Display end 
--- 0    Line 115  Verify start 
--- 0    Line 115  Verify end
 
// ==========================================================
//
    119 == Test right right
--- 0    Line 123  Display start

           1/xxx:010 
 
--- 0    Line 123  Display end 
--- 0    Line 124  Verify start 
--- 0    Line 124  Verify end
 
--- 0    Line 126  Display start

           2/xxx:010 1/010:015 
 
--- 0    Line 126  Display end 
--- 0    Line 127  Verify start 
--- 0    Line 127  Verify end
 
-- rotate left 3/xxx:010 2/010:015 ------ ------ 
-- first 2/xxx:015 3/015:010 1/015:020 
-- second 3/015:010 ------ ------ 
--- 0    Line 129  Display start

           1/015:010 2/xxx:015 1/015:020 
 
--- 0    Line 129  Display end 
--- 0    Line 130  Verify start 
--- 0    Line 130  Verify end
 
// ==========================================================
//
    134 == Test root left left
--- 0    Line 138  Display start

           1/xxx:020 
 
--- 0    Line 138  Display end 
--- 0    Line 139  Verify start 
--- 0    Line 139  Verify end
 
--- 0    Line 141  Display start

           2/xxx:020 1/020:025 
 
--- 0    Line 141  Display end 
--- 0    Line 142  Verify start 
--- 0    Line 142  Verify end
 
--- 0    Line 144  Display start

           1/020:015 2/xxx:020 1/020:025 
 
--- 0    Line 144  Display end 
--- 0    Line 145  Verify start 
--- 0    Line 145  Verify end
 
--- 0    Line 147  Display start

           1/015:010 2/020:015 3/xxx:020 1/020:025 
 
--- 0    Line 147  Display end 
--- 0    Line 148  Verify start 
--- 0    Line 148  Verify end
 
-- rotate right 3/020:015 2/015:010 ------ 3/xxx:020 
-- first 2/020:010 1/010:005 3/010:015 
-- second 3/010:015 ------ ------ 
--- 0    Line 150  Display start

           1/010:005 2/020:010 1/010:015 3/xxx:020 1/020:025 
 
--- 0    Line 150  Display end 
--- 0    Line 151  Verify start 
--- 0    Line 151  Verify end
 
// ==========================================================
//
    155 == Test root left right
--- 0    Line 159  Display start

           1/xxx:020 
 
--- 0    Line 159  Display end 
--- 0    Line 160  Verify start 
--- 0    Line 160  Verify end
 
--- 0    Line 162  Display start

           2/xxx:020 1/020:025 
 
--- 0    Line 162  Display end 
--- 0    Line 163  Verify start 
--- 0    Line 163  Verify end
 
--- 0    Line 165  Display start

           1/020:015 2/xxx:020 1/020:025 
 
--- 0    Line 165  Display end 
--- 0    Line 166  Verify start 
--- 0    Line 166  Verify end
 
--- 0    Line 168  Display start

           1/015:010 2/020:015 3/xxx:020 1/020:025 
 
--- 0    Line 168  Display end 
--- 0    Line 169  Verify start 
--- 0    Line 169  Verify end
 
-- left right case 3/020:015 
-- rotate left 2/015:010 1/010:012 ------ 3/020:015 
-- first 1/015:012 2/012:010 ------ 
-- second 2/012:010 ------ ------  -- after 3/020:015 2/015:012 
-- rotate right 3/020:015 2/015:012 ------ 3/xxx:020 
-- first 2/020:012 1/012:010 3/012:015 
-- second 3/012:015 ------ ------ 
--- 0    Line 171  Display start

           1/012:010 2/020:012 1/012:015 3/xxx:020 1/020:025 
 
--- 0    Line 171  Display end 
--- 0    Line 172  Verify start 
--- 0    Line 172  Verify end
 
// ==========================================================
//
    176 == Test root right left
--- 0    Line 179  Display start

           1/xxx:020 
 
--- 0    Line 179  Display end 
--- 0    Line 180  Verify start 
--- 0    Line 180  Verify end
 
--- 0    Line 182  Display start

           1/020:015 2/xxx:020 
 
--- 0    Line 182  Display end 
--- 0    Line 183  Verify start 
--- 0    Line 183  Verify end
 
--- 0    Line 185  Display start

           1/020:015 2/xxx:020 1/020:030 
 
--- 0    Line 185  Display end 
--- 0    Line 186  Verify start 
--- 0    Line 186  Verify end
 
--- 0    Line 188  Display start

           1/020:015 3/xxx:020 2/020:030 1/030:035 
 
--- 0    Line 188  Display end 
--- 0    Line 189  Verify start 
--- 0    Line 189  Verify end
 
-- right left case 3/020:030 
-- rotate right 2/030:035 1/035:032 ------ 3/020:030 
-- first 1/030:032 ------ 2/032:035 
-- second 2/032:035 ------ ------ -- after 3/020:030 2/030:032 
-- rotate left 3/020:030 2/030:032 ------ 3/xxx:020 
-- first 2/020:032 3/032:030 1/032:035 
-- second 3/032:030 ------ ------ 
--- 0    Line 191  Display start

           1/020:015 3/xxx:020 1/032:030 2/020:032 1/032:035 
 
--- 0    Line 191  Display end 
--- 0    Line 192  Verify start 
--- 0    Line 192  Verify end
 
// ==========================================================
//
    196 == Test root right right
--- 0    Line 199  Display start

           1/xxx:020 
 
--- 0    Line 199  Display end 
--- 0    Line 200  Verify start 
--- 0    Line 200  Verify end
 
--- 0    Line 202  Display start

           1/020:015 2/xxx:020 
 
--- 0    Line 202  Display end 
--- 0    Line 203  Verify start 
--- 0    Line 203  Verify end
 
--- 0    Line 205  Display start

           1/020:015 2/xxx:020 1/020:030 
 
--- 0    Line 205  Display end 
--- 0    Line 206  Verify start 
--- 0    Line 206  Verify end
 
--- 0    Line 208  Display start

           1/020:015 3/xxx:020 2/020:030 1/030:032 
 
--- 0    Line 208  Display end 
--- 0    Line 209  Verify start 
--- 0    Line 209  Verify end
 
-- rotate left 3/020:030 2/030:032 ------ 3/xxx:020 
-- first 2/020:032 3/032:030 1/032:035 
-- second 3/032:030 ------ ------ 
//=ExceptionProgram   AssertionExc  AssertionExcId   'c'
--- 0    Line 212  Display start

           1/020:015 3/xxx:020 1/032:030 2/020:032 1/032:035 
 
--- 0    Line 212  Display end 
--- 0    Line 213  Verify start 
--- 0    Line 213  Verify end
 
// ==========================================================
//
    218 == Verify memory leak

2018/06/17-19:50:32 : !!! End of test, script file: tst-avl-01.script
!!! **************************************************

!!! --------------------
!!!  Test ended
     Test statistics:   Test files 1  Test cases 19  Test commands 155  Test lines 221
     Test ending condition: No failures found.

2018/06/17-19:50:32 : Log end: EVENT


!!! ------------------------------

!!! TEST OK.

!!! ------------------------------

