Analysis & Synthesis report for Lab7
Fri Jan 21 14:18:27 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize
 11. State Machine - |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 21. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 22. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 24. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 25. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 26. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 27. Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 28. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 29. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 30. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 32. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 36. Source assignments for Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated
 37. Source assignments for Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated
 38. Source assignments for Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram|altsyncram_hom1:auto_generated
 39. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux:cmd_demux
 40. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 41. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 42. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 43. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux
 44. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 45. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 46. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_003
 47. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_004
 48. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 49. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_006
 50. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_007
 51. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 52. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_009
 53. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_010
 54. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_011
 55. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_012
 56. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_013
 57. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_014
 58. Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_015
 59. Source assignments for altera_reset_controller:rst_controller
 60. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for altera_reset_controller:rst_controller_001
 63. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for altera_reset_controller:rst_controller_002
 66. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 67. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 68. Source assignments for altera_reset_controller:rst_controller_003
 69. Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Parameter Settings for User Entity Instance: Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo
 72. Parameter Settings for User Entity Instance: Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo
 73. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a
 74. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b
 76. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 78. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram
 79. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 80. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 81. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 82. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 83. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 84. Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy
 85. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a
 86. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b
 88. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 90. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram
 91. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 93. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 94. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 95. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 96. Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy
 97. Parameter Settings for User Entity Instance: Lab7_RAM1:ram1
 98. Parameter Settings for User Entity Instance: Lab7_RAM1:ram1|altsyncram:the_altsyncram
 99. Parameter Settings for User Entity Instance: Lab7_RAM2:ram2
100. Parameter Settings for User Entity Instance: Lab7_RAM2:ram2|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: Lab7_SHARED_MEMORY:shared_memory
102. Parameter Settings for User Entity Instance: Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram
103. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator
104. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator
105. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator
106. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator
107. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
108. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator
109. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator
110. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator
111. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator
112. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator
113. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator
114. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator
115. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator
116. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator
117. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator
118. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator
119. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator
120. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator
121. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
122. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator
123. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent
124. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent
125. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent
126. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent
127. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
128. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent
131. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent
134. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent
137. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent
140. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent
143. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent
146. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent
149. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent
152. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent
155. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent
158. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent
161. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent
164. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent
167. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
170. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent
173. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|Lab7_mm_interconnect_0_router_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_006|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_007|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_008|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_010|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_011|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_013|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_014|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_015|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_016|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_017|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_018|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter
196. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
197. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter
230. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter
232. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
233. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
234. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
235. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
236. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
237. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
238. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
239. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
240. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
241. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
242. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
243. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
244. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
245. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
246. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
247. Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015
248. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
249. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
250. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
251. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
252. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
253. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
254. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
255. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
256. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
257. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003
258. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
259. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
260. scfifo Parameter Settings by Entity Instance
261. altsyncram Parameter Settings by Entity Instance
262. Port Connectivity Checks: "altera_reset_controller:rst_controller_003"
263. Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
264. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
265. Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
266. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
267. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
268. Port Connectivity Checks: "altera_reset_controller:rst_controller"
269. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter"
270. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
271. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter"
272. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
273. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
274. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
275. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
276. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
277. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
278. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode"
279. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode"
280. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode"
281. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode"
282. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode"
283. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode"
284. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode"
285. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode"
286. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|Lab7_mm_interconnect_0_router_default_decode:the_default_decode"
287. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo"
288. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent"
289. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
290. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
291. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo"
292. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent"
293. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo"
294. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent"
295. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo"
296. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent"
297. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo"
298. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent"
299. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent"
301. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo"
302. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent"
303. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent"
305. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent"
307. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo"
308. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent"
309. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo"
310. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent"
311. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo"
312. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent"
313. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo"
314. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent"
315. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo"
316. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent"
317. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
318. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
319. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent"
320. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent"
321. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent"
322. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent"
323. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator"
324. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
325. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator"
326. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator"
327. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator"
328. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator"
329. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator"
330. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator"
331. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator"
332. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator"
333. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator"
334. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator"
335. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator"
336. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator"
337. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator"
338. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
339. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator"
340. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator"
341. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator"
342. Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator"
343. Port Connectivity Checks: "Lab7_SHARED_MEMORY:shared_memory"
344. Port Connectivity Checks: "Lab7_RAM2:ram2"
345. Port Connectivity Checks: "Lab7_RAM1:ram1"
346. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy"
347. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
348. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
349. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_pib:the_Lab7_Processor2_cpu_nios2_oci_pib"
350. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo|Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc"
351. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace|Lab7_Processor2_cpu_nios2_oci_td_mode:Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode"
352. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_itrace:the_Lab7_Processor2_cpu_nios2_oci_itrace"
353. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk"
354. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk"
355. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug"
356. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci"
357. Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_test_bench:the_Lab7_Processor2_cpu_test_bench"
358. Port Connectivity Checks: "Lab7_Processor2:processor2"
359. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy"
360. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
361. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
362. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_pib:the_Lab7_Processor1_cpu_nios2_oci_pib"
363. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo|Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc"
364. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace|Lab7_Processor1_cpu_nios2_oci_td_mode:Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode"
365. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_itrace:the_Lab7_Processor1_cpu_nios2_oci_itrace"
366. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk"
367. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk"
368. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug"
369. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci"
370. Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_test_bench:the_Lab7_Processor1_cpu_test_bench"
371. Port Connectivity Checks: "Lab7_Processor1:processor1"
372. Port Connectivity Checks: "Lab7_JTAG_UART:jtag_uart"
373. Post-Synthesis Netlist Statistics for Top Partition
374. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
375. Elapsed Time Per Partition
376. Analysis & Synthesis Messages
377. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 21 14:18:27 2022       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Lab7                                        ;
; Top-level Entity Name           ; Lab7                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2369                                        ;
; Total pins                      ; 89                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,854,272                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Lab7               ; Lab7               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/lab7.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/lab7.v                                                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7.vhd                                                        ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_hex_1_2.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_hex_1_2.v                                                  ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_jtag_uart.v                                                ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mutex.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mutex.v                                                    ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1.v                                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v                                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v                        ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v                       ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v                                ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2.v                                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v                                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v                        ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v                       ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v                                ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram1.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram1.hex                                                   ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram1.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram1.v                                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram2.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram2.hex                                                   ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram2.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_ram2.v                                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_shared_memory.hex                                          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_shared_memory.hex                                          ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_shared_memory.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_shared_memory.v                                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_timer1.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_timer1.v                                                   ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_irq_mapper.sv                                              ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_irq_mapper_001.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_irq_mapper_001.sv                                          ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_leds.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_leds.v                                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v                                        ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v                      ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v                  ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv                             ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv                                ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv                            ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv                             ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_pushbutton.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_pushbutton.v                                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_sw_sliders.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/lab7_sw_sliders.v                                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_avalon_sc_fifo.v                                         ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv                                  ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv                             ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_master_agent.sv                                   ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_master_translator.sv                              ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv                                    ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_slave_translator.sv                               ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv                                  ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_reset_controller.v                                       ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_reset_synchronizer.v                                     ; Lab7        ;
; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/intelfpga_lite/17.0/lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv                                  ; Lab7        ;
; scfifo.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                 ;             ;
; a_regfifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                              ;             ;
; a_dpfifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                               ;             ;
; a_i2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                               ;             ;
; a_fffifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                               ;             ;
; a_f2fifo.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                               ;             ;
; aglobal170.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                             ;             ;
; db/scfifo_3291.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                        ;             ;
; altera_sld_agent_endpoint.vhd                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                              ;             ;
; altera_fabric_endpoint.vhd                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                 ;             ;
; altsyncram.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; a_rdenreg.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_msi1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_msi1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;             ;
; db/altsyncram_qid1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; db/altsyncram_5sl1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf                                                                ;             ;
; db/decode_dla.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/decode_dla.tdf                                                                     ;             ;
; db/mux_ahb.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/mux_ahb.tdf                                                                        ;             ;
; db/altsyncram_prl1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf                                                                ;             ;
; db/decode_8la.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/decode_8la.tdf                                                                     ;             ;
; db/mux_5hb.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/mux_5hb.tdf                                                                        ;             ;
; db/altsyncram_hom1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_hom1.tdf                                                                ;             ;
; sld_hub.vhd                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; sld_rom_sr.vhd                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2169          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3313          ;
;     -- 7 input functions                    ; 47            ;
;     -- 6 input functions                    ; 706           ;
;     -- 5 input functions                    ; 595           ;
;     -- 4 input functions                    ; 674           ;
;     -- <=3 input functions                  ; 1291          ;
;                                             ;               ;
; Dedicated logic registers                   ; 2369          ;
;                                             ;               ;
; I/O pins                                    ; 89            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 2854272       ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2769          ;
; Total fan-out                               ; 32589         ;
; Average fan-out                             ; 5.02          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
; |Lab7                                                                                                                                   ; 3313 (1)            ; 2369 (0)                  ; 2854272           ; 0          ; 89   ; 0            ; |Lab7                                                                                                                                                                                                                                                                                                                                               ; Lab7                                       ; Lab7         ;
;    |Lab6:rooms_manager_0|                                                                                                               ; 68 (68)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab6:rooms_manager_0                                                                                                                                                                                                                                                                                                                          ; Lab6                                       ; lab7         ;
;    |Lab7_Hex_1_2:hex_1_2|                                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Hex_1_2:hex_1_2                                                                                                                                                                                                                                                                                                                          ; Lab7_Hex_1_2                               ; Lab7         ;
;    |Lab7_Hex_1_2:hex_3_4|                                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Hex_1_2:hex_3_4                                                                                                                                                                                                                                                                                                                          ; Lab7_Hex_1_2                               ; Lab7         ;
;    |Lab7_Hex_1_2:hex_5_6|                                                                                                               ; 18 (18)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Hex_1_2:hex_5_6                                                                                                                                                                                                                                                                                                                          ; Lab7_Hex_1_2                               ; Lab7         ;
;    |Lab7_JTAG_UART:jtag_uart|                                                                                                           ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                      ; Lab7_JTAG_UART                             ; Lab7         ;
;       |Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                  ; Lab7_JTAG_UART_scfifo_r                    ; Lab7         ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                              ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                   ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                            ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                   ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                   ; work         ;
;       |Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                  ; Lab7_JTAG_UART_scfifo_w                    ; Lab7         ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; scfifo                                     ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                          ; scfifo_3291                                ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                     ; a_dpfifo_5771                              ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; a_fefifo_7cf                               ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                        ; cntr_vg7                                   ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                             ; altsyncram_7pu1                            ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                               ; cntr_jgb                                   ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                     ; cntr_jgb                                   ; work         ;
;       |alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|                                                                              ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                          ; work         ;
;    |Lab7_MUTEX:mutex|                                                                                                                   ; 25 (25)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_MUTEX:mutex                                                                                                                                                                                                                                                                                                                              ; Lab7_MUTEX                                 ; Lab7         ;
;    |Lab7_Processor1:processor1|                                                                                                         ; 730 (0)             ; 589 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1                                                                                                                                                                                                                                                                                                                    ; Lab7_Processor1                            ; Lab7         ;
;       |Lab7_Processor1_cpu:cpu|                                                                                                         ; 730 (566)           ; 589 (317)                 ; 10240             ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu                                                                                                                                                                                                                                                                                            ; Lab7_Processor1_cpu                        ; Lab7         ;
;          |Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|                                                              ; 164 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci                                                                                                                                                                                                                            ; Lab7_Processor1_cpu_nios2_oci              ; Lab7         ;
;             |Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|                                       ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper                                                                                                                                        ; Lab7_Processor1_cpu_debug_slave_wrapper    ; Lab7         ;
;                |Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|                                      ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk                                                      ; Lab7_Processor1_cpu_debug_slave_sysclk     ; Lab7         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                |Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|                                            ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck                                                            ; Lab7_Processor1_cpu_debug_slave_tck        ; Lab7         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                |sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy|                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;             |Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|                                             ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg                                                                                                                                              ; Lab7_Processor1_cpu_nios2_avalon_reg       ; Lab7         ;
;             |Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break|                                               ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break                                                                                                                                                ; Lab7_Processor1_cpu_nios2_oci_break        ; Lab7         ;
;             |Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|                                               ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug                                                                                                                                                ; Lab7_Processor1_cpu_nios2_oci_debug        ; Lab7         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;             |Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|                                                     ; 74 (74)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem                                                                                                                                                      ; Lab7_Processor1_cpu_nios2_ocimem           ; Lab7         ;
;                |Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram                                                                           ; Lab7_Processor1_cpu_ociram_sp_ram_module   ; Lab7         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                            ; work         ;
;          |Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a                                                                                                                                                                                                             ; Lab7_Processor1_cpu_register_bank_a_module ; Lab7         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                    ; altsyncram_msi1                            ; work         ;
;          |Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b                                                                                                                                                                                                             ; Lab7_Processor1_cpu_register_bank_b_module ; Lab7         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                    ; altsyncram_msi1                            ; work         ;
;    |Lab7_Processor2:processor2|                                                                                                         ; 727 (0)             ; 589 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2                                                                                                                                                                                                                                                                                                                    ; Lab7_Processor2                            ; Lab7         ;
;       |Lab7_Processor2_cpu:cpu|                                                                                                         ; 727 (562)           ; 589 (317)                 ; 10240             ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu                                                                                                                                                                                                                                                                                            ; Lab7_Processor2_cpu                        ; Lab7         ;
;          |Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|                                                              ; 165 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci                                                                                                                                                                                                                            ; Lab7_Processor2_cpu_nios2_oci              ; Lab7         ;
;             |Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|                                       ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper                                                                                                                                        ; Lab7_Processor2_cpu_debug_slave_wrapper    ; Lab7         ;
;                |Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|                                      ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk                                                      ; Lab7_Processor2_cpu_debug_slave_sysclk     ; Lab7         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                    ; work         ;
;                |Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|                                            ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck                                                            ; Lab7_Processor2_cpu_debug_slave_tck        ; Lab7         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                    ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                    ; work         ;
;                |sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy|                                                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy                                                                             ; sld_virtual_jtag_basic                     ; work         ;
;             |Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|                                             ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg                                                                                                                                              ; Lab7_Processor2_cpu_nios2_avalon_reg       ; Lab7         ;
;             |Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|                                               ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break                                                                                                                                                ; Lab7_Processor2_cpu_nios2_oci_break        ; Lab7         ;
;             |Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|                                               ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug                                                                                                                                                ; Lab7_Processor2_cpu_nios2_oci_debug        ; Lab7         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                            ; altera_std_synchronizer                    ; work         ;
;             |Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|                                                     ; 75 (75)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem                                                                                                                                                      ; Lab7_Processor2_cpu_nios2_ocimem           ; Lab7         ;
;                |Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram                                                                           ; Lab7_Processor2_cpu_ociram_sp_ram_module   ; Lab7         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                 ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                            ; work         ;
;          |Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a                                                                                                                                                                                                             ; Lab7_Processor2_cpu_register_bank_a_module ; Lab7         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                    ; altsyncram_msi1                            ; work         ;
;          |Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b                                                                                                                                                                                                             ; Lab7_Processor2_cpu_register_bank_b_module ; Lab7         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                   ; altsyncram                                 ; work         ;
;                |altsyncram_msi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                    ; altsyncram_msi1                            ; work         ;
;    |Lab7_RAM1:ram1|                                                                                                                     ; 99 (2)              ; 3 (0)                     ; 2000000           ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM1:ram1                                                                                                                                                                                                                                                                                                                                ; Lab7_RAM1                                  ; Lab7         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 97 (0)              ; 3 (0)                     ; 2000000           ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM1:ram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; altsyncram                                 ; work         ;
;          |altsyncram_5sl1:auto_generated|                                                                                               ; 97 (0)              ; 3 (3)                     ; 2000000           ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_5sl1                            ; work         ;
;             |decode_dla:decode3|                                                                                                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                    ; decode_dla                                 ; work         ;
;             |mux_ahb:mux2|                                                                                                              ; 89 (89)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                          ; mux_ahb                                    ; work         ;
;    |Lab7_RAM2:ram2|                                                                                                                     ; 38 (2)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM2:ram2                                                                                                                                                                                                                                                                                                                                ; Lab7_RAM2                                  ; Lab7         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 36 (0)              ; 2 (0)                     ; 800000            ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM2:ram2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; altsyncram                                 ; work         ;
;          |altsyncram_prl1:auto_generated|                                                                                               ; 36 (0)              ; 2 (2)                     ; 800000            ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated                                                                                                                                                                                                                                                                       ; altsyncram_prl1                            ; work         ;
;             |decode_8la:decode3|                                                                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                    ; decode_8la                                 ; work         ;
;             |mux_5hb:mux2|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                          ; mux_5hb                                    ; work         ;
;    |Lab7_SHARED_MEMORY:shared_memory|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab7|Lab7_SHARED_MEMORY:shared_memory                                                                                                                                                                                                                                                                                                              ; Lab7_SHARED_MEMORY                         ; Lab7         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab7|Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                    ; altsyncram                                 ; work         ;
;          |altsyncram_hom1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Lab7|Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram|altsyncram_hom1:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_hom1                            ; work         ;
;    |Lab7_Timer1:timer1|                                                                                                                 ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Timer1:timer1                                                                                                                                                                                                                                                                                                                            ; Lab7_Timer1                                ; Lab7         ;
;    |Lab7_Timer1:timer2|                                                                                                                 ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_Timer1:timer2                                                                                                                                                                                                                                                                                                                            ; Lab7_Timer1                                ; Lab7         ;
;    |Lab7_leds:leds|                                                                                                                     ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_leds:leds                                                                                                                                                                                                                                                                                                                                ; Lab7_leds                                  ; Lab7         ;
;    |Lab7_mm_interconnect_0:mm_interconnect_0|                                                                                           ; 1028 (0)            ; 480 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                      ; Lab7_mm_interconnect_0                     ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                      ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                           ; Lab7_mm_interconnect_0_cmd_demux           ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                              ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_cmd_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                              ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_cmd_demux_002       ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_cmd_demux_003       ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                  ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                                  ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|                                                                                  ; 29 (25)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|                                                                                  ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|                                                                                  ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|                                                                                  ; 31 (27)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|                                                                                  ; 12 (8)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|                                                                                  ; 11 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|                                                                                  ; 14 (9)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|                                                                                  ; 11 (7)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_001         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                                  ; 75 (65)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_005         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 10 (7)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                            ; altera_merlin_arb_adder                    ; Lab7         ;
;       |Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|                                                                                  ; 55 (45)             ; 9 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_cmd_mux_005         ; Lab7         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 10 (7)              ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; altera_merlin_arbitrator                   ; Lab7         ;
;             |altera_merlin_arb_adder:adder|                                                                                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                            ; altera_merlin_arb_adder                    ; Lab7         ;
;       |Lab7_mm_interconnect_0_router:router|                                                                                            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                 ; Lab7_mm_interconnect_0_router              ; Lab7         ;
;       |Lab7_mm_interconnect_0_router_001:router_001|                                                                                    ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                         ; Lab7_mm_interconnect_0_router_001          ; Lab7         ;
;       |Lab7_mm_interconnect_0_router_002:router_002|                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                         ; Lab7_mm_interconnect_0_router_002          ; Lab7         ;
;       |Lab7_mm_interconnect_0_router_003:router_003|                                                                                    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                         ; Lab7_mm_interconnect_0_router_003          ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_004|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_008|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_009|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_010|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_011|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_012|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_013|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_014|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_014                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_001       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_005       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_006|                                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                                                                                                   ; Lab7_mm_interconnect_0_rsp_demux_005       ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                          ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                               ; Lab7_mm_interconnect_0_rsp_mux             ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                  ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_rsp_mux_001         ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                                  ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_rsp_mux_002         ; Lab7         ;
;       |Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                                       ; Lab7_mm_interconnect_0_rsp_mux_003         ; Lab7         ;
;       |altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|                                                                                 ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|                                                                                 ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|                                                                                   ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|                                                                 ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|                                                                 ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|                                                                                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 10 (10)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|                                                                           ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|                                                                                  ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                      ; Lab7         ;
;       |altera_merlin_master_agent:processor1_instruction_master_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                 ; Lab7         ;
;       |altera_merlin_master_agent:processor2_data_master_agent|                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                 ; Lab7         ;
;       |altera_merlin_master_agent:processor2_instruction_master_agent|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent                                                                                                                                                                                                                                       ; altera_merlin_master_agent                 ; Lab7         ;
;       |altera_merlin_master_translator:processor1_data_master_translator|                                                               ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator                                                                                                                                                                                                                                    ; altera_merlin_master_translator            ; Lab7         ;
;       |altera_merlin_master_translator:processor1_instruction_master_translator|                                                        ; 7 (7)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator                                                                                                                                                                                                                             ; altera_merlin_master_translator            ; Lab7         ;
;       |altera_merlin_master_translator:processor2_data_master_translator|                                                               ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator                                                                                                                                                                                                                                    ; altera_merlin_master_translator            ; Lab7         ;
;       |altera_merlin_master_translator:processor2_instruction_master_translator|                                                        ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator                                                                                                                                                                                                                             ; altera_merlin_master_translator            ; Lab7         ;
;       |altera_merlin_slave_agent:hex_3_4_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:hex_5_6_s1_agent|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:leds_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:mutex_s1_agent|                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:processor1_debug_mem_slave_agent|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:ram1_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|                                                                  ; 9 (5)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                  ; Lab7         ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; altera_merlin_burst_uncompressor           ; Lab7         ;
;       |altera_merlin_slave_agent:timer1_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_agent:timer2_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                  ; Lab7         ;
;       |altera_merlin_slave_translator:hex_1_2_s1_translator|                                                                            ; 8 (8)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:hex_3_4_s1_translator|                                                                            ; 8 (8)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:hex_5_6_s1_translator|                                                                            ; 7 (7)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:leds_s1_translator|                                                                               ; 8 (8)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:mutex_s1_translator|                                                                              ; 6 (6)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:processor1_debug_mem_slave_translator|                                                            ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:processor2_debug_mem_slave_translator|                                                            ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:pushbutton_s1_translator|                                                                         ; 4 (4)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:ram1_s1_translator|                                                                               ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:ram2_s1_translator|                                                                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:shared_memory_s1_translator|                                                                      ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:sw_sliders_s1_translator|                                                                         ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator                                                                                                                                                                                                                                              ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:timer1_s1_translator|                                                                             ; 7 (7)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_slave_translator:timer2_s1_translator|                                                                             ; 8 (8)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator             ; Lab7         ;
;       |altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|                                                    ; 11 (11)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                ; Lab7         ;
;       |altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|                                                    ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                                         ; altera_merlin_width_adapter                ; Lab7         ;
;    |Lab7_pushbutton:pushbutton|                                                                                                         ; 12 (12)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_pushbutton:pushbutton                                                                                                                                                                                                                                                                                                                    ; Lab7_pushbutton                            ; Lab7         ;
;    |Lab7_sw_sliders:sw_sliders|                                                                                                         ; 27 (27)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|Lab7_sw_sliders:sw_sliders                                                                                                                                                                                                                                                                                                                    ; Lab7_sw_sliders                            ; Lab7         ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Lab7         ;
;    |altera_reset_controller:rst_controller_002|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Lab7         ;
;    |altera_reset_controller:rst_controller_003|                                                                                         ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                    ; altera_reset_controller                    ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                  ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Lab7         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                    ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                         ; altera_reset_synchronizer                  ; Lab7         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab7|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                  ; Lab7         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                              ; sld_hub                                    ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                           ; alt_sld_fab                                ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                       ; alt_sld_fab_alt_sld_fab                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 135 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric          ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 135 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                              ; sld_jtag_hub                               ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg      ; sld_rom_sr                                 ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm    ; sld_shadow_jsm                             ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------+
; Name                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------+
; Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                   ;
; Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                   ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                   ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                   ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                   ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                   ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                   ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                   ;
; Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 62500        ; 32           ; --           ; --           ; 2000000 ; Lab7_RAM1.hex          ;
; Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 25000        ; 32           ; --           ; --           ; 800000  ; Lab7_RAM2.hex          ;
; Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram|altsyncram_hom1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768   ; Lab7_SHARED_MEMORY.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File                       ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+
; N/A    ; Qsys                            ; 17.0    ; N/A          ; N/A          ; |Lab7                                                                                                                                                                                                                                                                     ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                       ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Hex_1_2:hex_1_2                                                                                                                                                                                                                                                ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Hex_1_2:hex_3_4                                                                                                                                                                                                                                                ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Hex_1_2:hex_5_6                                                                                                                                                                                                                                                ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_irq_mapper               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_irq_mapper               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_JTAG_UART:jtag_uart                                                                                                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_leds:leds                                                                                                                                                                                                                                                      ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_mm_interconnect          ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                        ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015|Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                     ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo                                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator                                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo                                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator                                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo                                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator                                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                           ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                      ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent                                                                                                                                                                                   ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo                                                                                                                                                                              ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator                                                                                                                                                   ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                            ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator                                                                                                                                                   ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent                                                                                                                                                                              ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent                                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent                                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                        ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter                                                                                                                                                   ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator                                                                                                                                                   ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router                                                                                                                                                                                       ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_006                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_007                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_008                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_010                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_011                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_013                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_014                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_015                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_016                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_017                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_018                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019                                                                                                                                                                               ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_004                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_006                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_009                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_010                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_011                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_012                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_013                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_014                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                     ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent                                                                                                                                                                           ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo                                                                                                                                                                      ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator                                                                                                                                                                 ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent                                                                                                                                                                              ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo                                                                                                                                                                         ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator                                                                                                                                                                        ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo                                                                                                                                                                             ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator                                                                                                                                                                        ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_mutex             ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_MUTEX:mutex                                                                                                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_nios2_gen2               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Processor1:processor1                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_nios2_gen2               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Processor2:processor2                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_pushbutton:pushbutton                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_RAM1:ram1                                                                                                                                                                                                                                                      ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_RAM2:ram2                                                                                                                                                                                                                                                      ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |Lab7|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |Lab7|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |Lab7|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |Lab7|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_SHARED_MEMORY:shared_memory                                                                                                                                                                                                                                    ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_pio               ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_sw_sliders:sw_sliders                                                                                                                                                                                                                                          ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_timer             ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Timer1:timer1                                                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
; Altera ; altera_avalon_timer             ; 17.0    ; N/A          ; N/A          ; |Lab7|Lab7_Timer1:timer2                                                                                                                                                                                                                                                  ; C:/intelFPGA_lite/17.0/Lab7/Lab7.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 81                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|locked[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|av_readdata_pre[1,4,6]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator|av_chipselect_pre                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|av_chipselect_pre                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator|av_chipselect_pre                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|av_chipselect_pre                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator|av_chipselect_pre                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_sw_sliders:sw_sliders|readdata[10..31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_pushbutton:pushbutton|readdata[4..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_im:the_Lab7_Processor2_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_im:the_Lab7_Processor2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_im:the_Lab7_Processor1_cpu_nios2_oci_im|trc_wrap                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_im:the_Lab7_Processor1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk|xbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                               ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                              ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                          ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                                                          ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break|trigger_state                                                                                  ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|trigger_state                                                                                  ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent|hold_waitrequest                                                                                                                                                                      ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent|hold_waitrequest                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent|hold_waitrequest                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator|waitrequest_reset_override                                                                                                                                                                ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|waitrequest_reset_override                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator|waitrequest_reset_override                                                                                                                                                                         ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                     ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|av_readdata_pre[2,3,5,7]                                                                                                                                                    ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                          ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                          ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                        ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent|hold_waitrequest                                                                                                                                                                             ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent|hold_waitrequest                                                                                                                                                                      ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                     ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                      ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator|waitrequest_reset_override                                                                                                                                                                         ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|waitrequest_reset_override                                                                                                                                                                       ; Merged with Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                         ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                      ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                      ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                             ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                         ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                         ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                               ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                            ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                           ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|trigger_state                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_break                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break|trigbrktype                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[1,4,6,9,12,14,17,20,22]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[2,3,5,7]                                                                                                                                                       ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[10,11,13,15]                                                                                                                                                   ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[18,19,21,23]                                                                                                                                                   ; Merged with Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                                                                                                                                                            ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize.011 ; Merged with Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize.001 ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize.011 ; Merged with Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize.001 ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][15]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][14]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][13]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][12]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][11]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[15]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[14]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[13]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[10]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][17]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][16]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][15]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[6]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][14]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][13]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][12]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][11]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..19]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 1078                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][19],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][17],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][16],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][15],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][14],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][13],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][12],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][11],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[19],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[18],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[17],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[16],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[15],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[14],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[13],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[12],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[11],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][19],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[10],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[9],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][17],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[8],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][16],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[7],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][15],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[6],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][14],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][13],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][12],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][11],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|address_reg[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                      ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_use_reg                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][51],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_address_field[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][51],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[22]                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                   ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                           ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                             ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                   ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                     ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                          ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                            ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                           ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                          ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk|dbrk_break,                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break|trigbrktype                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                        ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                             ;                                ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                      ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ;
; Lab7_sw_sliders:sw_sliders|readdata[15]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[15]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[14]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[14]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[13]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[13]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[11]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[11]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[10]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[10]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[31]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[31]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[30]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[30]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[29]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[29]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[28]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[28]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[27]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[27]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[26]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[26]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[25]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[25]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[24]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[24]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[23]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[23]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[22]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[22]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[21]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[21]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[20]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[20]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[19]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[19]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[18]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[18]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[17]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[17]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[16]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[16]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[15]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[15]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[14]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[14]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[13]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[13]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[12]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[12]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[11]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[11]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[10]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[10]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[9]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[9]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[8]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[8]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[7]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[7]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[6]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[6]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[5]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[5]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_pushbutton:pushbutton|readdata[4]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|av_readdata_pre[4]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                              ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|trigger_state                                                                                  ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                              ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[12]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[12]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                        ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|data_reg[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                     ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                                     ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                                       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                                     ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                                       ;
; Lab7_sw_sliders:sw_sliders|readdata[31]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[31]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ;
; Lab7_sw_sliders:sw_sliders|readdata[30]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[30]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ;
; Lab7_sw_sliders:sw_sliders|readdata[29]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[29]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                        ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                        ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                        ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                          ;
; Lab7_sw_sliders:sw_sliders|readdata[28]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[28]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[27]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[27]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[26]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[26]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[25]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[25]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[24]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[24]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[23]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[23]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[22]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[22]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[21]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[21]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[20]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[20]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[19]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[19]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[18]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[18]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[17]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[17]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                        ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_sw_sliders:sw_sliders|readdata[16]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|av_readdata_pre[16]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                      ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                        ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                        ; Lost Fanouts                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                          ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                   ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                           ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                          ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                        ; Stuck at GND                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                        ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                      ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                            ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                          ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count_zero_flag                                                                                                                                                                               ; Stuck at VCC                   ; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|DRsize.101 ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|DRsize.101 ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                         ; Stuck at GND                   ; Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2369  ;
; Number of registers using Synchronous Clear  ; 460   ;
; Number of registers using Synchronous Load   ; 392   ;
; Number of registers using Asynchronous Clear ; 1683  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1096  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|i_read                                                                                                                                                       ; 5       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent|hold_waitrequest                                                                                               ; 9       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|F_pc[15]                                                                                                                                                     ; 5       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                      ; 1       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                ; 59      ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|waitrequest_reset_override                                                                                          ; 16      ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|F_pc[16]                                                                                                                                                     ; 2       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|i_read                                                                                                                                                       ; 9       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator|waitrequest_reset_override                                                                                           ; 7       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                            ; 11      ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                      ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 3       ;
; Lab7_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                         ; 6       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 3       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|hbreak_enabled                                                                                                                                               ; 6       ;
; Lab7_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                  ; 3       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|hbreak_enabled                                                                                                                                               ; 6       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                      ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller_003|r_sync_rst_chain[1]                                                                                                                                                  ; 1       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                        ; 2       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; Lab7_MUTEX:mutex|reset_reg                                                                                                                                                                                      ; 2       ;
; Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                ; 3       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[3]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[2]                                                                                                                               ; 4       ;
; altera_reset_controller:rst_controller_003|r_sync_rst_chain[2]                                                                                                                                                  ; 2       ;
; Lab7_Timer1:timer2|internal_counter[15]                                                                                                                                                                         ; 3       ;
; Lab7_Timer1:timer2|internal_counter[14]                                                                                                                                                                         ; 3       ;
; Lab7_Timer1:timer2|internal_counter[9]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[8]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[6]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[3]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[2]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[1]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|internal_counter[0]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer2|period_l_register[0]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer2|period_l_register[1]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer2|period_l_register[2]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer2|period_l_register[3]                                                                                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[1]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_003|r_sync_rst_chain[3]                                                                                                                                                  ; 1       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; Lab7_Timer1:timer2|period_l_register[14]                                                                                                                                                                        ; 2       ;
; Lab7_Timer1:timer2|period_l_register[15]                                                                                                                                                                        ; 2       ;
; Lab7_Timer1:timer2|period_l_register[9]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer2|period_l_register[8]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer2|period_l_register[6]                                                                                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; altera_reset_controller:rst_controller_003|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; 1       ;
; Lab7_Timer1:timer1|internal_counter[15]                                                                                                                                                                         ; 3       ;
; Lab7_Timer1:timer1|internal_counter[14]                                                                                                                                                                         ; 3       ;
; Lab7_Timer1:timer1|internal_counter[9]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[8]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[6]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[3]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[2]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[1]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|internal_counter[0]                                                                                                                                                                          ; 3       ;
; Lab7_Timer1:timer1|period_l_register[0]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer1|period_l_register[1]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer1|period_l_register[3]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer1|period_l_register[2]                                                                                                                                                                         ; 2       ;
; Lab7_Timer1:timer1|period_l_register[14]                                                                                                                                                                        ; 2       ;
; Lab7_Timer1:timer1|period_l_register[15]                                                                                                                                                                        ; 2       ;
; Lab7_Timer1:timer1|period_l_register[9]                                                                                                                                                                         ; 2       ;
; Total number of inverted registers = 113*                                                                                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                                                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|data_reg[22]                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter|data_reg[9]                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Lab7|Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_alu_result[19]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|F_pc[0]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                          ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|sr[36]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|sr[34]                                                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|sr[5]                                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|sr[19]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|sr[36]                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|sr[33]                                                                ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|sr[14]                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|sr[24]                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Lab7|Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Lab7|Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                                                                                       ;
; 17:1               ; 5 bits    ; 55 LEs        ; 35 LEs               ; 20 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexThree_out[6]                                                                                                                                                                                                                                                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexThree_out[2]                                                                                                                                                                                                                                                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexOne_out[2]                                                                                                                                                                                                                                                                                                                       ;
; 17:1               ; 5 bits    ; 55 LEs        ; 35 LEs               ; 20 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexOne_out[5]                                                                                                                                                                                                                                                                                                                       ;
; 17:1               ; 5 bits    ; 55 LEs        ; 35 LEs               ; 20 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexTwo_out[5]                                                                                                                                                                                                                                                                                                                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |Lab7|Lab6:rooms_manager_0|hexTwo_out[2]                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                                  ;
; 68:1               ; 4 bits    ; 180 LEs       ; 0 LEs                ; 180 LEs                ; Yes        ; |Lab7|Lab6:rooms_manager_0|thridRoomCounter[3]                                                                                                                                                                                                                                                                                                                 ;
; 70:1               ; 4 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |Lab7|Lab6:rooms_manager_0|firstRoomCounter[2]                                                                                                                                                                                                                                                                                                                 ;
; 69:1               ; 4 bits    ; 184 LEs       ; 0 LEs                ; 184 LEs                ; Yes        ; |Lab7|Lab6:rooms_manager_0|secondRoomCounter[0]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|src_channel[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_010|src_channel[0]                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|mux_5hb:mux2|l2_w4_n0_mux_dataout                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|E_logic_result[23]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|src_channel[3]                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|E_logic_result[13]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_rf_wr_data[27]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Lab7|Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|mux_ahb:mux2|l3_w25_n0_mux_dataout                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|src_channel[3]                                                                                                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Lab7|Lab6:rooms_manager_0|Add4                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Lab7|Lab6:rooms_manager_0|Add2                                                                                                                                                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Lab7|Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; No         ; |Lab7|Lab6:rooms_manager_0|Add4                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; No         ; |Lab7|Lab6:rooms_manager_0|Add2                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |Lab7|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram|altsyncram_hom1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_009 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_010 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_011 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_012 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_013 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_014 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003         ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_RAM1:ram1 ;
+----------------+---------------+----------------------------+
; Parameter Name ; Value         ; Type                       ;
+----------------+---------------+----------------------------+
; INIT_FILE      ; Lab7_RAM1.hex ; String                     ;
+----------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_RAM1:ram1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 16                   ; Signed Integer            ;
; NUMWORDS_A                         ; 62500                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; Lab7_RAM1.hex        ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 62500                ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_5sl1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_RAM2:ram2 ;
+----------------+---------------+----------------------------+
; Parameter Name ; Value         ; Type                       ;
+----------------+---------------+----------------------------+
; INIT_FILE      ; Lab7_RAM2.hex ; String                     ;
+----------------+---------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_RAM2:ram2|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer            ;
; NUMWORDS_A                         ; 25000                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; Lab7_RAM2.hex        ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 25000                ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_prl1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_SHARED_MEMORY:shared_memory ;
+----------------+------------------------+-------------------------------------+
; Parameter Name ; Value                  ; Type                                ;
+----------------+------------------------+-------------------------------------+
; INIT_FILE      ; Lab7_SHARED_MEMORY.hex ; String                              ;
+----------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram ;
+------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                      ;
+------------------------------------+------------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                     ; Signed Integer                            ;
; WIDTHAD_A                          ; 10                     ; Signed Integer                            ;
; NUMWORDS_A                         ; 1024                   ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                   ;
; WIDTH_B                            ; 1                      ; Untyped                                   ;
; WIDTHAD_B                          ; 1                      ; Untyped                                   ;
; NUMWORDS_B                         ; 1                      ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE              ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                   ;
; INIT_FILE                          ; Lab7_SHARED_MEMORY.hex ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 1024                   ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                 ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                 ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_hom1        ; Untyped                                   ;
+------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                    ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 2     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 3     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                   ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                   ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                   ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                   ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                   ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                   ;
; ID                        ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                   ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                   ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                   ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                   ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                             ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                             ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                        ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                        ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                              ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                              ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                              ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                              ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                              ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                              ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                              ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                              ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                              ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                              ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                              ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                              ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                              ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                              ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                              ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                              ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                              ;
; ADDR_W                    ; 20    ; Signed Integer                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                              ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                         ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                         ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                               ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 48    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 28    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 33    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 29    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 30    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 31    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 32    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 53    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 50    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 57    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 54    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 40    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 38    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 37    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 35    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 61    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 59    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 67    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 66    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 43    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 41    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 68    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 70    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 71    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 72    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 72    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 72    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|Lab7_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 8     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_006|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_007|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_008|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_010|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_011|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_013|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_014|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_015|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_016|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_017|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_018|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 48    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 28    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 37    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 35    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 40    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 38    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 29    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 31    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 45    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 44    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 43    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 41    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 71    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 16    ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 35    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 40    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 37    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 35    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 71    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 10     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 20    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 28    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 29    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 37    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 38    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 40    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 41    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 43    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 66    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 67    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 34    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 44    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 45    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 68    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 70    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 31    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 71    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 95    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 97    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 98    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 55    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 56    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 93    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 94    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 95    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 97    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 58    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 98    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 28    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 29    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 37    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 41    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 43    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 66    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 67    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 34    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 44    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 45    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 68    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 70    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 71    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 16    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                         ;
; Entity Instance            ; Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                              ;
;     -- lpm_width           ; 8                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_RAM1:ram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 62500                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_RAM2:ram2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 25000                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_003" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_in1      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                            ;
+----------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9      ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15     ; Input ; Info     ; Stuck at GND                       ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[19..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|Lab7_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_1_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_1_2_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_3_4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_3_4_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_5_6_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_5_6_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pushbutton_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pushbutton_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mutex_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                    ;
+-------------------+--------+----------+----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mutex_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                            ;
+-----------------------+-------+----------+--------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                       ;
+-----------------------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:shared_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:shared_memory_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_sliders_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_sliders_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:processor1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:processor1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_1_2_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_3_4_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_5_6_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor2_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pushbutton_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_SHARED_MEMORY:shared_memory" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Lab7_RAM2:ram2" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; freeze ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+--------------------------------------------+
; Port Connectivity Checks: "Lab7_RAM1:ram1" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; freeze ; Input ; Info     ; Stuck at GND   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_pib:the_Lab7_Processor2_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo|Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace|Lab7_Processor2_cpu_nios2_oci_td_mode:Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_itrace:the_Lab7_Processor2_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_test_bench:the_Lab7_Processor2_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor2:processor2"     ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_pib:the_Lab7_Processor1_cpu_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo|Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace|Lab7_Processor1_cpu_nios2_oci_td_mode:Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_itrace:the_Lab7_Processor1_cpu_nios2_oci_itrace" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_test_bench:the_Lab7_Processor1_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                    ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_Processor1:processor1"     ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab7_JTAG_UART:jtag_uart"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2278                        ;
;     CLR               ; 665                         ;
;     CLR SCLR          ; 156                         ;
;     CLR SCLR SLD      ; 22                          ;
;     CLR SLD           ; 122                         ;
;     ENA               ; 137                         ;
;     ENA CLR           ; 479                         ;
;     ENA CLR SCLR      ; 97                          ;
;     ENA CLR SLD       ; 105                         ;
;     ENA SCLR          ; 131                         ;
;     ENA SCLR SLD      ; 47                          ;
;     ENA SLD           ; 38                          ;
;     SLD               ; 56                          ;
;     plain             ; 223                         ;
; arriav_lcell_comb     ; 3176                        ;
;     arith             ; 238                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 160                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 4                           ;
;     extend            ; 47                          ;
;         7 data inputs ; 47                          ;
;     normal            ; 2891                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 83                          ;
;         2 data inputs ; 472                         ;
;         3 data inputs ; 431                         ;
;         4 data inputs ; 652                         ;
;         5 data inputs ; 571                         ;
;         6 data inputs ; 677                         ;
; boundary_port         ; 170                         ;
; stratixv_ram_block    ; 624                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 31                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 137                                      ;
;     normal            ; 137                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 31                                       ;
;         3 data inputs ; 30                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 29                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.63                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jan 21 14:17:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12248): Elaborating Qsys system entity "Lab7.qsys"
Info (12250): 2022.01.21.14:17:21 Progress: Loading Lab7/Lab7.qsys
Info (12250): 2022.01.21.14:17:21 Progress: Reading input file
Info (12250): 2022.01.21.14:17:21 Progress: Adding Hex_1_2 [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Hex_1_2
Info (12250): 2022.01.21.14:17:22 Progress: Adding Hex_3_4 [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Hex_3_4
Info (12250): 2022.01.21.14:17:22 Progress: Adding Hex_5_6 [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Hex_5_6
Info (12250): 2022.01.21.14:17:22 Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module JTAG_UART
Info (12250): 2022.01.21.14:17:22 Progress: Adding MUTEX [altera_avalon_mutex 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module MUTEX
Info (12250): 2022.01.21.14:17:22 Progress: Adding Processor1 [altera_nios2_gen2 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Processor1
Info (12250): 2022.01.21.14:17:22 Progress: Adding Processor2 [altera_nios2_gen2 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Processor2
Info (12250): 2022.01.21.14:17:22 Progress: Adding RAM1 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module RAM1
Info (12250): 2022.01.21.14:17:22 Progress: Adding RAM2 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module RAM2
Info (12250): 2022.01.21.14:17:22 Progress: Adding SHARED_MEMORY [altera_avalon_onchip_memory2 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module SHARED_MEMORY
Info (12250): 2022.01.21.14:17:22 Progress: Adding Timer1 [altera_avalon_timer 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Timer1
Info (12250): 2022.01.21.14:17:22 Progress: Adding Timer2 [altera_avalon_timer 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module Timer2
Info (12250): 2022.01.21.14:17:22 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module clk_0
Info (12250): 2022.01.21.14:17:22 Progress: Adding leds [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module leds
Info (12250): 2022.01.21.14:17:22 Progress: Adding pushbutton [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:22 Progress: Parameterizing module pushbutton
Info (12250): 2022.01.21.14:17:22 Progress: Adding rooms_manager_0 [rooms_manager 1.0]
Info (12250): 2022.01.21.14:17:23 Progress: Parameterizing module rooms_manager_0
Info (12250): 2022.01.21.14:17:23 Progress: Adding sw_sliders [altera_avalon_pio 17.0]
Info (12250): 2022.01.21.14:17:23 Progress: Parameterizing module sw_sliders
Info (12250): 2022.01.21.14:17:23 Progress: Building connections
Info (12250): 2022.01.21.14:17:23 Progress: Parameterizing connections
Info (12250): 2022.01.21.14:17:23 Progress: Validating
Info (12250): 2022.01.21.14:17:24 Progress: Done reading input file
Info (12250): Lab7.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Lab7.MUTEX: The initial owner must release the mutex before it can be acquired by another owner. Nios II processors use their cpuid register value for the owner field. SOPC Builder assigns cpuid values to each Nios II core, starting from 0x0000, and incrementing in the order that the Nios II components appear on the System Contents tab.
Info (12250): Lab7.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab7.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Lab7: Generating Lab7 "Lab7" for QUARTUS_SYNTH
Info (12250): Hex_1_2: Starting RTL generation for module 'Lab7_Hex_1_2'
Info (12250): Hex_1_2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_Hex_1_2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0001_Hex_1_2_gen//Lab7_Hex_1_2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Hex_1_2: Done RTL generation for module 'Lab7_Hex_1_2'
Info (12250): Hex_1_2: "Lab7" instantiated altera_avalon_pio "Hex_1_2"
Info (12250): JTAG_UART: Starting RTL generation for module 'Lab7_JTAG_UART'
Info (12250): JTAG_UART:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Lab7_JTAG_UART --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0002_JTAG_UART_gen//Lab7_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG_UART: Done RTL generation for module 'Lab7_JTAG_UART'
Info (12250): JTAG_UART: "Lab7" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info (12250): MUTEX: Starting RTL generation for module 'Lab7_MUTEX'
Info (12250): MUTEX:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_mutex/generate_rtl.pl --name=Lab7_MUTEX --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0003_MUTEX_gen//Lab7_MUTEX_component_configuration.pl  --do_build_sim=0  ]
Info (12250): MUTEX: Done RTL generation for module 'Lab7_MUTEX'
Info (12250): MUTEX: "Lab7" instantiated altera_avalon_mutex "MUTEX"
Info (12250): Processor1: "Lab7" instantiated altera_nios2_gen2 "Processor1"
Info (12250): Processor2: "Lab7" instantiated altera_nios2_gen2 "Processor2"
Info (12250): RAM1: Starting RTL generation for module 'Lab7_RAM1'
Info (12250): RAM1:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0004_RAM1_gen//Lab7_RAM1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM1: Done RTL generation for module 'Lab7_RAM1'
Info (12250): RAM1: "Lab7" instantiated altera_avalon_onchip_memory2 "RAM1"
Info (12250): RAM2: Starting RTL generation for module 'Lab7_RAM2'
Info (12250): RAM2:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_RAM2 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0005_RAM2_gen//Lab7_RAM2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM2: Done RTL generation for module 'Lab7_RAM2'
Info (12250): RAM2: "Lab7" instantiated altera_avalon_onchip_memory2 "RAM2"
Info (12250): SHARED_MEMORY: Starting RTL generation for module 'Lab7_SHARED_MEMORY'
Info (12250): SHARED_MEMORY:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Lab7_SHARED_MEMORY --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0006_SHARED_MEMORY_gen//Lab7_SHARED_MEMORY_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SHARED_MEMORY: Done RTL generation for module 'Lab7_SHARED_MEMORY'
Info (12250): SHARED_MEMORY: "Lab7" instantiated altera_avalon_onchip_memory2 "SHARED_MEMORY"
Info (12250): Timer1: Starting RTL generation for module 'Lab7_Timer1'
Info (12250): Timer1:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Lab7_Timer1 --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0007_Timer1_gen//Lab7_Timer1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer1: Done RTL generation for module 'Lab7_Timer1'
Info (12250): Timer1: "Lab7" instantiated altera_avalon_timer "Timer1"
Info (12250): Leds: Starting RTL generation for module 'Lab7_leds'
Info (12250): Leds:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_leds --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0008_leds_gen//Lab7_leds_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Leds: Done RTL generation for module 'Lab7_leds'
Info (12250): Leds: "Lab7" instantiated altera_avalon_pio "leds"
Info (12250): Pushbutton: Starting RTL generation for module 'Lab7_pushbutton'
Info (12250): Pushbutton:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_pushbutton --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0009_pushbutton_gen//Lab7_pushbutton_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pushbutton: Done RTL generation for module 'Lab7_pushbutton'
Info (12250): Pushbutton: "Lab7" instantiated altera_avalon_pio "pushbutton"
Info (12250): Rooms_manager_0: "Lab7" instantiated rooms_manager "rooms_manager_0"
Info (12250): Sw_sliders: Starting RTL generation for module 'Lab7_sw_sliders'
Info (12250): Sw_sliders:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Lab7_sw_sliders --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0011_sw_sliders_gen//Lab7_sw_sliders_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw_sliders: Done RTL generation for module 'Lab7_sw_sliders'
Info (12250): Sw_sliders: "Lab7" instantiated altera_avalon_pio "sw_sliders"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Lab7" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "Lab7" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "Lab7" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "Lab7" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'Lab7_Processor1_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor1_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0015_cpu_gen//Lab7_Processor1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.01.21 14:17:47 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.01.21 14:17:47 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.01.21 14:17:48 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.01.21 14:17:49 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Lab7_Processor1_cpu'
Info (12250): Cpu: "Processor1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'Lab7_Processor2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Lab7_Processor2_cpu --dir=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/WOJCIE~1/AppData/Local/Temp/alt9013_1943823989849351849.dir/0016_cpu_gen//Lab7_Processor2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.01.21 14:17:50 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.01.21 14:17:50 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.01.21 14:17:51 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.01.21 14:17:51 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.01.21 14:17:51 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Lab7_Processor2_cpu'
Info (12250): Cpu: "Processor2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Processor1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Processor1_data_master_translator"
Info (12250): JTAG_UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_UART_avalon_jtag_slave_translator"
Info (12250): Processor1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Processor1_data_master_agent"
Info (12250): JTAG_UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_UART_avalon_jtag_slave_agent"
Info (12250): JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info (12250): Router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info (12250): Rooms_manager_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "rooms_manager_0_avalon_slave_0_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_arbitrator.sv
Info (12250): Rooms_manager_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "rooms_manager_0_avalon_slave_0_rsp_width_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/17.0/Lab7/db/ip/Lab7/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_015: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_015"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_015" instantiated error_adapter "error_adapter_0"
Info (12250): Lab7: Done "Lab7" with 54 modules, 86 files
Info (12249): Finished elaborating Qsys system entity "Lab7.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file lab7.vhd
    Info (12022): Found design unit 1: Lab6-rtl File: C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd Line: 30
    Info (12023): Found entity 1: Lab6 File: C:/intelFPGA_lite/17.0/Lab7/Lab7.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/lab7.v
    Info (12023): Found entity 1: Lab7 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7.vhd
    Info (12022): Found design unit 1: Lab6-rtl File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd Line: 30
    Info (12023): Found entity 1: Lab6 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_hex_1_2.v
    Info (12023): Found entity 1: Lab7_Hex_1_2 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_hex_1_2.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/lab7_jtag_uart.v
    Info (12023): Found entity 1: Lab7_JTAG_UART_sim_scfifo_w File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Lab7_JTAG_UART_scfifo_w File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Lab7_JTAG_UART_sim_scfifo_r File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Lab7_JTAG_UART_scfifo_r File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Lab7_JTAG_UART File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mutex.v
    Info (12023): Found entity 1: Lab7_MUTEX File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mutex.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1.v
    Info (12023): Found entity 1: Lab7_Processor1 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu.v
    Info (12023): Found entity 1: Lab7_Processor1_cpu_register_bank_a_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 21
    Info (12023): Found entity 2: Lab7_Processor1_cpu_register_bank_b_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 87
    Info (12023): Found entity 3: Lab7_Processor1_cpu_nios2_oci_debug File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 153
    Info (12023): Found entity 4: Lab7_Processor1_cpu_nios2_oci_break File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 295
    Info (12023): Found entity 5: Lab7_Processor1_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 588
    Info (12023): Found entity 6: Lab7_Processor1_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 795
    Info (12023): Found entity 7: Lab7_Processor1_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 982
    Info (12023): Found entity 8: Lab7_Processor1_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1115
    Info (12023): Found entity 9: Lab7_Processor1_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1183
    Info (12023): Found entity 10: Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1265
    Info (12023): Found entity 11: Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1337
    Info (12023): Found entity 12: Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1380
    Info (12023): Found entity 13: Lab7_Processor1_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1427
    Info (12023): Found entity 14: Lab7_Processor1_cpu_nios2_oci_pib File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1913
    Info (12023): Found entity 15: Lab7_Processor1_cpu_nios2_oci_im File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1936
    Info (12023): Found entity 16: Lab7_Processor1_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2006
    Info (12023): Found entity 17: Lab7_Processor1_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2023
    Info (12023): Found entity 18: Lab7_Processor1_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2116
    Info (12023): Found entity 19: Lab7_Processor1_cpu_nios2_ocimem File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2181
    Info (12023): Found entity 20: Lab7_Processor1_cpu_nios2_oci File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2362
    Info (12023): Found entity 21: Lab7_Processor1_cpu File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Lab7_Processor1_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Lab7_Processor1_cpu_debug_slave_tck File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Lab7_Processor1_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v
    Info (12023): Found entity 1: Lab7_Processor1_cpu_test_bench File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2.v
    Info (12023): Found entity 1: Lab7_Processor2 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu.v
    Info (12023): Found entity 1: Lab7_Processor2_cpu_register_bank_a_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 21
    Info (12023): Found entity 2: Lab7_Processor2_cpu_register_bank_b_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 87
    Info (12023): Found entity 3: Lab7_Processor2_cpu_nios2_oci_debug File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 153
    Info (12023): Found entity 4: Lab7_Processor2_cpu_nios2_oci_break File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 295
    Info (12023): Found entity 5: Lab7_Processor2_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 588
    Info (12023): Found entity 6: Lab7_Processor2_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 795
    Info (12023): Found entity 7: Lab7_Processor2_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 982
    Info (12023): Found entity 8: Lab7_Processor2_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1115
    Info (12023): Found entity 9: Lab7_Processor2_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1183
    Info (12023): Found entity 10: Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1265
    Info (12023): Found entity 11: Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1337
    Info (12023): Found entity 12: Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1380
    Info (12023): Found entity 13: Lab7_Processor2_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1427
    Info (12023): Found entity 14: Lab7_Processor2_cpu_nios2_oci_pib File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1913
    Info (12023): Found entity 15: Lab7_Processor2_cpu_nios2_oci_im File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1936
    Info (12023): Found entity 16: Lab7_Processor2_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2006
    Info (12023): Found entity 17: Lab7_Processor2_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2023
    Info (12023): Found entity 18: Lab7_Processor2_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2116
    Info (12023): Found entity 19: Lab7_Processor2_cpu_nios2_ocimem File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2181
    Info (12023): Found entity 20: Lab7_Processor2_cpu_nios2_oci File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2362
    Info (12023): Found entity 21: Lab7_Processor2_cpu File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Lab7_Processor2_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Lab7_Processor2_cpu_debug_slave_tck File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Lab7_Processor2_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v
    Info (12023): Found entity 1: Lab7_Processor2_cpu_test_bench File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_ram1.v
    Info (12023): Found entity 1: Lab7_RAM1 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_ram2.v
    Info (12023): Found entity 1: Lab7_RAM2 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_shared_memory.v
    Info (12023): Found entity 1: Lab7_SHARED_MEMORY File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_timer1.v
    Info (12023): Found entity 1: Lab7_Timer1 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_timer1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_irq_mapper.sv
    Info (12023): Found entity 1: Lab7_irq_mapper File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_irq_mapper_001.sv
    Info (12023): Found entity 1: Lab7_irq_mapper_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_leds.v
    Info (12023): Found entity 1: Lab7_leds File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0.v
    Info (12023): Found entity 1: Lab7_mm_interconnect_0 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_015 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_demux_002 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_demux_003 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_mux_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_cmd_mux_005 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_003_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_003 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_009_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_009 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_012_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_012 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_router_019_default_decode File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv Line: 45
    Info (12023): Found entity 2: Lab7_mm_interconnect_0_router_019 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_demux_005 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_mux_002 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: Lab7_mm_interconnect_0_rsp_mux_003 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_pushbutton.v
    Info (12023): Found entity 1: Lab7_pushbutton File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_pushbutton.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/lab7_sw_sliders.v
    Info (12023): Found entity 1: Lab7_sw_sliders File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_sw_sliders.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/lab7/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/lab7/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12127): Elaborating entity "Lab7" for the top level hierarchy
Info (12128): Elaborating entity "Lab7_Hex_1_2" for hierarchy "Lab7_Hex_1_2:hex_1_2" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 164
Info (12128): Elaborating entity "Lab7_JTAG_UART" for hierarchy "Lab7_JTAG_UART:jtag_uart" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 199
Info (12128): Elaborating entity "Lab7_JTAG_UART_scfifo_w" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/intelFPGA_lite/17.0/Lab7/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/intelFPGA_lite/17.0/Lab7/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/intelFPGA_lite/17.0/Lab7/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/intelFPGA_lite/17.0/Lab7/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_w:the_Lab7_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/intelFPGA_lite/17.0/Lab7/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "Lab7_JTAG_UART_scfifo_r" for hierarchy "Lab7_JTAG_UART:jtag_uart|Lab7_JTAG_UART_scfifo_r:the_Lab7_JTAG_UART_scfifo_r" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "Lab7_JTAG_UART:jtag_uart|alt_jtag_atlantic:Lab7_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "Lab7_MUTEX" for hierarchy "Lab7_MUTEX:mutex" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 210
Info (12128): Elaborating entity "Lab7_Processor1" for hierarchy "Lab7_Processor1:processor1" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 239
Info (12128): Elaborating entity "Lab7_Processor1_cpu" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1.v Line: 65
Info (12128): Elaborating entity "Lab7_Processor1_cpu_test_bench" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_test_bench:the_Lab7_Processor1_cpu_test_bench" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 3545
Info (12128): Elaborating entity "Lab7_Processor1_cpu_register_bank_a_module" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 58
Info (12133): Instantiated megafunction "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_a_module:Lab7_Processor1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Lab7_Processor1_cpu_register_bank_b_module" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_register_bank_b_module:Lab7_Processor1_cpu_register_bank_b" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 4079
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 4575
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_debug" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 220
Info (12133): Instantiated megafunction "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_debug:the_Lab7_Processor1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_break" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_break:the_Lab7_Processor1_cpu_nios2_oci_break" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2561
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_xbrk" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_xbrk:the_Lab7_Processor1_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2582
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_dbrk" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dbrk:the_Lab7_Processor1_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2608
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_itrace" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_itrace:the_Lab7_Processor1_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2624
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_dtrace" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2639
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_td_mode" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_dtrace:the_Lab7_Processor1_cpu_nios2_oci_dtrace|Lab7_Processor1_cpu_nios2_oci_td_mode:Lab7_Processor1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1233
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_fifo" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2654
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo|Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1546
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo|Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1555
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_fifo:the_Lab7_Processor1_cpu_nios2_oci_fifo|Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor1_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 1564
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_pib" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_pib:the_Lab7_Processor1_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2659
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_oci_im" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_oci_im:the_Lab7_Processor1_cpu_nios2_oci_im" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2673
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_avalon_reg" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_avalon_reg:the_Lab7_Processor1_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2692
Info (12128): Elaborating entity "Lab7_Processor1_cpu_nios2_ocimem" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2712
Info (12128): Elaborating entity "Lab7_Processor1_cpu_ociram_sp_ram_module" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2156
Info (12133): Instantiated megafunction "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_nios2_ocimem:the_Lab7_Processor1_cpu_nios2_ocimem|Lab7_Processor1_cpu_ociram_sp_ram_module:Lab7_Processor1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Lab7_Processor1_cpu_debug_slave_wrapper" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu.v Line: 2814
Info (12128): Elaborating entity "Lab7_Processor1_cpu_debug_slave_tck" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_tck:the_Lab7_Processor1_cpu_debug_slave_tck" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Lab7_Processor1_cpu_debug_slave_sysclk" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|Lab7_Processor1_cpu_debug_slave_sysclk:the_Lab7_Processor1_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor1_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Lab7_Processor1:processor1|Lab7_Processor1_cpu:cpu|Lab7_Processor1_cpu_nios2_oci:the_Lab7_Processor1_cpu_nios2_oci|Lab7_Processor1_cpu_debug_slave_wrapper:the_Lab7_Processor1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Lab7_Processor1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "Lab7_Processor2" for hierarchy "Lab7_Processor2:processor2" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 268
Info (12128): Elaborating entity "Lab7_Processor2_cpu" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2.v Line: 65
Info (12128): Elaborating entity "Lab7_Processor2_cpu_test_bench" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_test_bench:the_Lab7_Processor2_cpu_test_bench" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 3545
Info (12128): Elaborating entity "Lab7_Processor2_cpu_register_bank_a_module" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_a_module:Lab7_Processor2_cpu_register_bank_a" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 4061
Info (12128): Elaborating entity "Lab7_Processor2_cpu_register_bank_b_module" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_register_bank_b_module:Lab7_Processor2_cpu_register_bank_b" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 4079
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 4575
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_debug" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_debug:the_Lab7_Processor2_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2531
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_break" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_break:the_Lab7_Processor2_cpu_nios2_oci_break" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2561
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_xbrk" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_xbrk:the_Lab7_Processor2_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2582
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_dbrk" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dbrk:the_Lab7_Processor2_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2608
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_itrace" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_itrace:the_Lab7_Processor2_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2624
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_dtrace" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2639
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_td_mode" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_dtrace:the_Lab7_Processor2_cpu_nios2_oci_dtrace|Lab7_Processor2_cpu_nios2_oci_td_mode:Lab7_Processor2_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1233
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_fifo" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2654
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo|Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt:the_Lab7_Processor2_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1546
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo|Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1555
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_fifo:the_Lab7_Processor2_cpu_nios2_oci_fifo|Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc:the_Lab7_Processor2_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 1564
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_pib" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_pib:the_Lab7_Processor2_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2659
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_oci_im" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_oci_im:the_Lab7_Processor2_cpu_nios2_oci_im" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2673
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_avalon_reg" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_avalon_reg:the_Lab7_Processor2_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2692
Info (12128): Elaborating entity "Lab7_Processor2_cpu_nios2_ocimem" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2712
Info (12128): Elaborating entity "Lab7_Processor2_cpu_ociram_sp_ram_module" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_nios2_ocimem:the_Lab7_Processor2_cpu_nios2_ocimem|Lab7_Processor2_cpu_ociram_sp_ram_module:Lab7_Processor2_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2332
Info (12128): Elaborating entity "Lab7_Processor2_cpu_debug_slave_wrapper" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu.v Line: 2814
Info (12128): Elaborating entity "Lab7_Processor2_cpu_debug_slave_tck" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_tck:the_Lab7_Processor2_cpu_debug_slave_tck" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "Lab7_Processor2_cpu_debug_slave_sysclk" for hierarchy "Lab7_Processor2:processor2|Lab7_Processor2_cpu:cpu|Lab7_Processor2_cpu_nios2_oci:the_Lab7_Processor2_cpu_nios2_oci|Lab7_Processor2_cpu_debug_slave_wrapper:the_Lab7_Processor2_cpu_debug_slave_wrapper|Lab7_Processor2_cpu_debug_slave_sysclk:the_Lab7_Processor2_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_processor2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "Lab7_RAM1" for hierarchy "Lab7_RAM1:ram1" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 282
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab7_RAM1:ram1|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v Line: 69
Info (12130): Elaborated megafunction instantiation "Lab7_RAM1:ram1|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v Line: 69
Info (12133): Instantiated megafunction "Lab7_RAM1:ram1|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram1.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab7_RAM1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "62500"
    Info (12134): Parameter "numwords_a" = "62500"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5sl1.tdf
    Info (12023): Found entity 1: altsyncram_5sl1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5sl1" for hierarchy "Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/intelFPGA_lite/17.0/Lab7/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|decode_dla:decode3" File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/intelFPGA_lite/17.0/Lab7/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "Lab7_RAM1:ram1|altsyncram:the_altsyncram|altsyncram_5sl1:auto_generated|mux_ahb:mux2" File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_5sl1.tdf Line: 45
Info (12128): Elaborating entity "Lab7_RAM2" for hierarchy "Lab7_RAM2:ram2" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 296
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab7_RAM2:ram2|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v Line: 69
Info (12130): Elaborated megafunction instantiation "Lab7_RAM2:ram2|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v Line: 69
Info (12133): Instantiated megafunction "Lab7_RAM2:ram2|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_ram2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab7_RAM2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "25000"
    Info (12134): Parameter "numwords_a" = "25000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prl1.tdf
    Info (12023): Found entity 1: altsyncram_prl1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_prl1" for hierarchy "Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/intelFPGA_lite/17.0/Lab7/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|decode_8la:decode3" File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/intelFPGA_lite/17.0/Lab7/db/mux_5hb.tdf Line: 23
Info (12128): Elaborating entity "mux_5hb" for hierarchy "Lab7_RAM2:ram2|altsyncram:the_altsyncram|altsyncram_prl1:auto_generated|mux_5hb:mux2" File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_prl1.tdf Line: 45
Info (12128): Elaborating entity "Lab7_SHARED_MEMORY" for hierarchy "Lab7_SHARED_MEMORY:shared_memory" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 310
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v Line: 69
Info (12133): Instantiated megafunction "Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_shared_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Lab7_SHARED_MEMORY.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hom1.tdf
    Info (12023): Found entity 1: altsyncram_hom1 File: C:/intelFPGA_lite/17.0/Lab7/db/altsyncram_hom1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hom1" for hierarchy "Lab7_SHARED_MEMORY:shared_memory|altsyncram:the_altsyncram|altsyncram_hom1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Lab7_Timer1" for hierarchy "Lab7_Timer1:timer1" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 321
Info (12128): Elaborating entity "Lab7_leds" for hierarchy "Lab7_leds:leds" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 343
Info (12128): Elaborating entity "Lab7_pushbutton" for hierarchy "Lab7_pushbutton:pushbutton" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 355
Info (12128): Elaborating entity "Lab6" for hierarchy "Lab6:rooms_manager_0" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 367
Info (12128): Elaborating entity "Lab7_sw_sliders" for hierarchy "Lab7_sw_sliders:sw_sliders" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 379
Info (12128): Elaborating entity "Lab7_mm_interconnect_0" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 504
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor1_data_master_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1427
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:processor2_instruction_master_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1547
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1671
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:processor1_debug_mem_slave_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1735
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram1_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_sliders_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1863
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer1_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1927
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:shared_memory_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mutex_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2055
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram2_s1_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2247
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rooms_manager_0_avalon_slave_0_translator" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2631
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_data_master_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2712
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_data_master_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2793
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor2_instruction_master_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2874
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:processor1_instruction_master_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 2955
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 3039
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 3080
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 4914
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rooms_manager_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rooms_manager_0_avalon_slave_0_agent_rsp_fifo" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 4955
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 4971
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router:router|Lab7_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_001" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 4987
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_001_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_001:router_001|Lab7_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_001.sv Line: 193
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_002" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5003
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_002_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_002:router_002|Lab7_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_002.sv Line: 187
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_003" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5019
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_003_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_003:router_003|Lab7_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_003.sv Line: 183
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_004" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5035
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_004_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_004:router_004|Lab7_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_005" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5051
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_005_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_005:router_005|Lab7_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_009" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5115
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_009_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_009:router_009|Lab7_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_009.sv Line: 178
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_012" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5163
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_012_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_012:router_012|Lab7_mm_interconnect_0_router_012_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_012.sv Line: 178
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_019" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5275
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_router_019_default_decode" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_router_019:router_019|Lab7_mm_interconnect_0_router_019_default_decode:the_default_decode" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_router_019.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5325
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rooms_manager_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_demux" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5384
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_demux_001" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5455
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_demux_002" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5520
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_demux_003" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5561
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_mux" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5578
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_mux_001" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5601
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_cmd_mux_005" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5699
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_cmd_mux_005.sv Line: 315
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_demux" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5946
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_demux_001" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 5969
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_demux_005" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6067
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_mux" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6356
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_mux_001" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6427
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_001.sv Line: 438
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_mux_002" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6492
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_002.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_rsp_mux_003" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6533
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_rsp_mux_003.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_rsp_width_adapter" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6599
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:rooms_manager_0_avalon_slave_0_cmd_width_adapter" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6665
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_avalon_st_adapter" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 6694
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab7_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_avalon_st_adapter_015" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0.v Line: 7129
Info (12128): Elaborating entity "Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0" for hierarchy "Lab7_mm_interconnect_0:mm_interconnect_0|Lab7_mm_interconnect_0_avalon_st_adapter_015:avalon_st_adapter_015|Lab7_mm_interconnect_0_avalon_st_adapter_015_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/lab7_mm_interconnect_0_avalon_st_adapter_015.v Line: 200
Info (12128): Elaborating entity "Lab7_irq_mapper" for hierarchy "Lab7_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 514
Info (12128): Elaborating entity "Lab7_irq_mapper_001" for hierarchy "Lab7_irq_mapper_001:irq_mapper_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 524
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 587
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_001" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 650
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller_002" File: C:/intelFPGA_lite/17.0/Lab7/db/ip/lab7/lab7.v Line: 713
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.01.21.14:18:07 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/17.0/Lab7/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 212 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/17.0/Lab7/output_files/Lab7.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5086 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 75 output pins
    Info (21061): Implemented 4368 logic cells
    Info (21064): Implemented 624 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5137 megabytes
    Info: Processing ended: Fri Jan 21 14:18:27 2022
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:01:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/17.0/Lab7/output_files/Lab7.map.smsg.


