# RISC_V_Pipeline
Next project in learning SV testbenches, Design RISCV processor with pipeline and trying to fully design automatic testbench
