// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(tick)
wire present_state_copy;

always @(1'b10)
wire reset_copy;

wire a
wire b
wire c
wire d
wire e
wire f
wire g
wire h
wire i
wire j
wire k
wire l
wire m
wire n
wire o
wire p
wire q
wire r
wire s
wire t
wire u
wire v
wire w
wire x
wire y
wire z;

reg initial_state
bool initial
wire ev_choice, last_ev_choice
bits_to_update
wire state_update_map[64]

always @(1'b1)
action startev 1'b0
action charge 1'b1
action substate 2'b0
action charge 1'b0
action code_Math TBD
action evaluate 1'b1
actionendmodule
