

================================================================
== Vivado HLS Report for 'L2_wlo'
================================================================
* Date:           Sun Jul 31 13:35:18 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  733|  733|  733|  733|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- layer_2  |  731|  731|       528|          4|          4|    52|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 528


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 530
* Pipeline : 1
  Pipeline-0 : II = 4, D = 528, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 530 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 518 
518 --> 519 
519 --> 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 527 
527 --> 528 
528 --> 529 
529 --> 2 
530 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%y_L217978_01 = alloca half"   --->   Operation 531 'alloca' 'y_L217978_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%y_L2163_02 = alloca half"   --->   Operation 532 'alloca' 'y_L2163_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%y_L2179_03 = alloca half"   --->   Operation 533 'alloca' 'y_L2179_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%y_L217877_04 = alloca half"   --->   Operation 534 'alloca' 'y_L217877_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%y_L216362_05 = alloca half"   --->   Operation 535 'alloca' 'y_L216362_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%y_L2178_06 = alloca half"   --->   Operation 536 'alloca' 'y_L2178_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%y_L217776_07 = alloca half"   --->   Operation 537 'alloca' 'y_L217776_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%y_L2164_08 = alloca half"   --->   Operation 538 'alloca' 'y_L2164_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%y_L2177_09 = alloca half"   --->   Operation 539 'alloca' 'y_L2177_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%y_L217675_010 = alloca half"   --->   Operation 540 'alloca' 'y_L217675_010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%y_L216463_011 = alloca half"   --->   Operation 541 'alloca' 'y_L216463_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%y_L2176_012 = alloca half"   --->   Operation 542 'alloca' 'y_L2176_012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%y_L217574_013 = alloca half"   --->   Operation 543 'alloca' 'y_L217574_013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%y_L2165_014 = alloca half"   --->   Operation 544 'alloca' 'y_L2165_014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%y_L2175_015 = alloca half"   --->   Operation 545 'alloca' 'y_L2175_015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%y_L217473_016 = alloca half"   --->   Operation 546 'alloca' 'y_L217473_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%y_L216564_017 = alloca half"   --->   Operation 547 'alloca' 'y_L216564_017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%y_L2174_018 = alloca half"   --->   Operation 548 'alloca' 'y_L2174_018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%y_L217372_019 = alloca half"   --->   Operation 549 'alloca' 'y_L217372_019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%y_L2166_020 = alloca half"   --->   Operation 550 'alloca' 'y_L2166_020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%y_L2173_021 = alloca half"   --->   Operation 551 'alloca' 'y_L2173_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%y_L217271_022 = alloca half"   --->   Operation 552 'alloca' 'y_L217271_022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%y_L216665_023 = alloca half"   --->   Operation 553 'alloca' 'y_L216665_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%y_L2172_024 = alloca half"   --->   Operation 554 'alloca' 'y_L2172_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%y_L217170_025 = alloca half"   --->   Operation 555 'alloca' 'y_L217170_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%y_L2167_026 = alloca half"   --->   Operation 556 'alloca' 'y_L2167_026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%y_L2171_027 = alloca half"   --->   Operation 557 'alloca' 'y_L2171_027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%y_L217069_028 = alloca half"   --->   Operation 558 'alloca' 'y_L217069_028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%y_L216766_029 = alloca half"   --->   Operation 559 'alloca' 'y_L216766_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%y_L2170_030 = alloca half"   --->   Operation 560 'alloca' 'y_L2170_030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%y_L216968_031 = alloca half"   --->   Operation 561 'alloca' 'y_L216968_031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%y_L2168_032 = alloca half"   --->   Operation 562 'alloca' 'y_L2168_032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%y_L2169_033 = alloca half"   --->   Operation 563 'alloca' 'y_L2169_033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%y_L216867_034 = alloca half"   --->   Operation 564 'alloca' 'y_L216867_034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%y_L216261_035 = alloca half"   --->   Operation 565 'alloca' 'y_L216261_035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%y_L2162_036 = alloca half"   --->   Operation 566 'alloca' 'y_L2162_036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%y_L2_037 = alloca half"   --->   Operation 567 'alloca' 'y_L2_037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%y_L216160_038 = alloca half"   --->   Operation 568 'alloca' 'y_L216160_038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%y_L2161_039 = alloca half"   --->   Operation 569 'alloca' 'y_L2161_039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%y_L253_040 = alloca half"   --->   Operation 570 'alloca' 'y_L253_040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%y_L216059_041 = alloca half"   --->   Operation 571 'alloca' 'y_L216059_041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%y_L2160_042 = alloca half"   --->   Operation 572 'alloca' 'y_L2160_042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%y_L2155_043 = alloca half"   --->   Operation 573 'alloca' 'y_L2155_043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%y_L215958_044 = alloca half"   --->   Operation 574 'alloca' 'y_L215958_044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%y_L2159_045 = alloca half"   --->   Operation 575 'alloca' 'y_L2159_045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%y_L215554_046 = alloca half"   --->   Operation 576 'alloca' 'y_L215554_046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%y_L215857_047 = alloca half"   --->   Operation 577 'alloca' 'y_L215857_047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%y_L2158_048 = alloca half"   --->   Operation 578 'alloca' 'y_L2158_048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%y_L2156_049 = alloca half"   --->   Operation 579 'alloca' 'y_L2156_049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%y_L215756_050 = alloca half"   --->   Operation 580 'alloca' 'y_L215756_050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%y_L2157_051 = alloca half"   --->   Operation 581 'alloca' 'y_L2157_051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%y_L215655_052 = alloca half"   --->   Operation 582 'alloca' 'y_L215655_052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%p_read_52 = call half @_ssdm_op_Read.ap_auto.half(half %p_read103)" [dnn/dnn.cpp:498]   --->   Operation 583 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%p_read_53 = call half @_ssdm_op_Read.ap_auto.half(half %p_read102)" [dnn/dnn.cpp:498]   --->   Operation 584 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%p_read_54 = call half @_ssdm_op_Read.ap_auto.half(half %p_read101)" [dnn/dnn.cpp:498]   --->   Operation 585 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%p_read_55 = call half @_ssdm_op_Read.ap_auto.half(half %p_read100)" [dnn/dnn.cpp:498]   --->   Operation 586 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%p_read_56 = call half @_ssdm_op_Read.ap_auto.half(half %p_read99)" [dnn/dnn.cpp:498]   --->   Operation 587 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%p_read_57 = call half @_ssdm_op_Read.ap_auto.half(half %p_read98)" [dnn/dnn.cpp:498]   --->   Operation 588 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%p_read_58 = call half @_ssdm_op_Read.ap_auto.half(half %p_read97)" [dnn/dnn.cpp:498]   --->   Operation 589 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%p_read_59 = call half @_ssdm_op_Read.ap_auto.half(half %p_read96)" [dnn/dnn.cpp:498]   --->   Operation 590 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%p_read_60 = call half @_ssdm_op_Read.ap_auto.half(half %p_read95)" [dnn/dnn.cpp:498]   --->   Operation 591 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%p_read_61 = call half @_ssdm_op_Read.ap_auto.half(half %p_read94)" [dnn/dnn.cpp:498]   --->   Operation 592 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%p_read_62 = call half @_ssdm_op_Read.ap_auto.half(half %p_read93)" [dnn/dnn.cpp:498]   --->   Operation 593 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%p_read_63 = call half @_ssdm_op_Read.ap_auto.half(half %p_read92)" [dnn/dnn.cpp:498]   --->   Operation 594 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%p_read_64 = call half @_ssdm_op_Read.ap_auto.half(half %p_read91)" [dnn/dnn.cpp:498]   --->   Operation 595 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%p_read_65 = call half @_ssdm_op_Read.ap_auto.half(half %p_read90)" [dnn/dnn.cpp:498]   --->   Operation 596 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%p_read_66 = call half @_ssdm_op_Read.ap_auto.half(half %p_read89)" [dnn/dnn.cpp:498]   --->   Operation 597 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%p_read_67 = call half @_ssdm_op_Read.ap_auto.half(half %p_read88)" [dnn/dnn.cpp:498]   --->   Operation 598 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%p_read_68 = call half @_ssdm_op_Read.ap_auto.half(half %p_read87)" [dnn/dnn.cpp:498]   --->   Operation 599 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%p_read_69 = call half @_ssdm_op_Read.ap_auto.half(half %p_read86)" [dnn/dnn.cpp:498]   --->   Operation 600 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%p_read_70 = call half @_ssdm_op_Read.ap_auto.half(half %p_read85)" [dnn/dnn.cpp:498]   --->   Operation 601 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%p_read_71 = call half @_ssdm_op_Read.ap_auto.half(half %p_read84)" [dnn/dnn.cpp:498]   --->   Operation 602 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%p_read_72 = call half @_ssdm_op_Read.ap_auto.half(half %p_read83)" [dnn/dnn.cpp:498]   --->   Operation 603 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%p_read_73 = call half @_ssdm_op_Read.ap_auto.half(half %p_read82)" [dnn/dnn.cpp:498]   --->   Operation 604 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%p_read_74 = call half @_ssdm_op_Read.ap_auto.half(half %p_read81)" [dnn/dnn.cpp:498]   --->   Operation 605 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%p_read_75 = call half @_ssdm_op_Read.ap_auto.half(half %p_read80)" [dnn/dnn.cpp:498]   --->   Operation 606 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%p_read_76 = call half @_ssdm_op_Read.ap_auto.half(half %p_read79)" [dnn/dnn.cpp:498]   --->   Operation 607 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%p_read_77 = call half @_ssdm_op_Read.ap_auto.half(half %p_read78)" [dnn/dnn.cpp:498]   --->   Operation 608 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%p_read_78 = call half @_ssdm_op_Read.ap_auto.half(half %p_read77)" [dnn/dnn.cpp:498]   --->   Operation 609 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%p_read_79 = call half @_ssdm_op_Read.ap_auto.half(half %p_read76)" [dnn/dnn.cpp:498]   --->   Operation 610 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%p_read_80 = call half @_ssdm_op_Read.ap_auto.half(half %p_read75)" [dnn/dnn.cpp:498]   --->   Operation 611 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%p_read_81 = call half @_ssdm_op_Read.ap_auto.half(half %p_read74)" [dnn/dnn.cpp:498]   --->   Operation 612 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%p_read_82 = call half @_ssdm_op_Read.ap_auto.half(half %p_read73)" [dnn/dnn.cpp:498]   --->   Operation 613 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%p_read_83 = call half @_ssdm_op_Read.ap_auto.half(half %p_read72)" [dnn/dnn.cpp:498]   --->   Operation 614 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%p_read_84 = call half @_ssdm_op_Read.ap_auto.half(half %p_read71)" [dnn/dnn.cpp:498]   --->   Operation 615 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%p_read_85 = call half @_ssdm_op_Read.ap_auto.half(half %p_read70)" [dnn/dnn.cpp:498]   --->   Operation 616 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%p_read_86 = call half @_ssdm_op_Read.ap_auto.half(half %p_read69)" [dnn/dnn.cpp:498]   --->   Operation 617 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%p_read_87 = call half @_ssdm_op_Read.ap_auto.half(half %p_read68)" [dnn/dnn.cpp:498]   --->   Operation 618 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%p_read_88 = call half @_ssdm_op_Read.ap_auto.half(half %p_read67)" [dnn/dnn.cpp:498]   --->   Operation 619 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%p_read_89 = call half @_ssdm_op_Read.ap_auto.half(half %p_read66)" [dnn/dnn.cpp:498]   --->   Operation 620 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%p_read_90 = call half @_ssdm_op_Read.ap_auto.half(half %p_read65)" [dnn/dnn.cpp:498]   --->   Operation 621 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%p_read_91 = call half @_ssdm_op_Read.ap_auto.half(half %p_read64)" [dnn/dnn.cpp:498]   --->   Operation 622 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%p_read_92 = call half @_ssdm_op_Read.ap_auto.half(half %p_read63)" [dnn/dnn.cpp:498]   --->   Operation 623 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%p_read_93 = call half @_ssdm_op_Read.ap_auto.half(half %p_read62)" [dnn/dnn.cpp:498]   --->   Operation 624 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%p_read_94 = call half @_ssdm_op_Read.ap_auto.half(half %p_read61)" [dnn/dnn.cpp:498]   --->   Operation 625 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%p_read_95 = call half @_ssdm_op_Read.ap_auto.half(half %p_read60)" [dnn/dnn.cpp:498]   --->   Operation 626 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%p_read_96 = call half @_ssdm_op_Read.ap_auto.half(half %p_read59)" [dnn/dnn.cpp:498]   --->   Operation 627 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%p_read_97 = call half @_ssdm_op_Read.ap_auto.half(half %p_read58)" [dnn/dnn.cpp:498]   --->   Operation 628 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%p_read_98 = call half @_ssdm_op_Read.ap_auto.half(half %p_read57)" [dnn/dnn.cpp:498]   --->   Operation 629 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%p_read_99 = call half @_ssdm_op_Read.ap_auto.half(half %p_read56)" [dnn/dnn.cpp:498]   --->   Operation 630 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%p_read_100 = call half @_ssdm_op_Read.ap_auto.half(half %p_read55)" [dnn/dnn.cpp:498]   --->   Operation 631 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%p_read_101 = call half @_ssdm_op_Read.ap_auto.half(half %p_read54)" [dnn/dnn.cpp:498]   --->   Operation 632 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%p_read_102 = call half @_ssdm_op_Read.ap_auto.half(half %p_read53)" [dnn/dnn.cpp:498]   --->   Operation 633 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%p_read_103 = call half @_ssdm_op_Read.ap_auto.half(half %p_read52)" [dnn/dnn.cpp:498]   --->   Operation 634 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%p_read_104 = call half @_ssdm_op_Read.ap_auto.half(half %p_read51)" [dnn/dnn.cpp:498]   --->   Operation 635 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%p_read_105 = call half @_ssdm_op_Read.ap_auto.half(half %p_read50)" [dnn/dnn.cpp:498]   --->   Operation 636 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%p_read_106 = call half @_ssdm_op_Read.ap_auto.half(half %p_read49)" [dnn/dnn.cpp:498]   --->   Operation 637 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%p_read_107 = call half @_ssdm_op_Read.ap_auto.half(half %p_read48)" [dnn/dnn.cpp:498]   --->   Operation 638 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%p_read_108 = call half @_ssdm_op_Read.ap_auto.half(half %p_read47)" [dnn/dnn.cpp:498]   --->   Operation 639 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%p_read_109 = call half @_ssdm_op_Read.ap_auto.half(half %p_read46)" [dnn/dnn.cpp:498]   --->   Operation 640 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%p_read_110 = call half @_ssdm_op_Read.ap_auto.half(half %p_read45)" [dnn/dnn.cpp:498]   --->   Operation 641 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%p_read_111 = call half @_ssdm_op_Read.ap_auto.half(half %p_read44)" [dnn/dnn.cpp:498]   --->   Operation 642 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%p_read_112 = call half @_ssdm_op_Read.ap_auto.half(half %p_read43)" [dnn/dnn.cpp:498]   --->   Operation 643 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%p_read_113 = call half @_ssdm_op_Read.ap_auto.half(half %p_read42)" [dnn/dnn.cpp:498]   --->   Operation 644 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%p_read_114 = call half @_ssdm_op_Read.ap_auto.half(half %p_read41)" [dnn/dnn.cpp:498]   --->   Operation 645 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%p_read_115 = call half @_ssdm_op_Read.ap_auto.half(half %p_read40)" [dnn/dnn.cpp:498]   --->   Operation 646 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%p_read_116 = call half @_ssdm_op_Read.ap_auto.half(half %p_read39)" [dnn/dnn.cpp:498]   --->   Operation 647 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%p_read_117 = call half @_ssdm_op_Read.ap_auto.half(half %p_read38)" [dnn/dnn.cpp:498]   --->   Operation 648 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%p_read_118 = call half @_ssdm_op_Read.ap_auto.half(half %p_read37)" [dnn/dnn.cpp:498]   --->   Operation 649 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%p_read_119 = call half @_ssdm_op_Read.ap_auto.half(half %p_read36)" [dnn/dnn.cpp:498]   --->   Operation 650 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%p_read_120 = call half @_ssdm_op_Read.ap_auto.half(half %p_read35)" [dnn/dnn.cpp:498]   --->   Operation 651 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%p_read_121 = call half @_ssdm_op_Read.ap_auto.half(half %p_read34)" [dnn/dnn.cpp:498]   --->   Operation 652 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%p_read_122 = call half @_ssdm_op_Read.ap_auto.half(half %p_read33)" [dnn/dnn.cpp:498]   --->   Operation 653 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%p_read_123 = call half @_ssdm_op_Read.ap_auto.half(half %p_read32)" [dnn/dnn.cpp:498]   --->   Operation 654 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%p_read_124 = call half @_ssdm_op_Read.ap_auto.half(half %p_read31)" [dnn/dnn.cpp:498]   --->   Operation 655 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%p_read_125 = call half @_ssdm_op_Read.ap_auto.half(half %p_read30)" [dnn/dnn.cpp:498]   --->   Operation 656 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%p_read_126 = call half @_ssdm_op_Read.ap_auto.half(half %p_read29)" [dnn/dnn.cpp:498]   --->   Operation 657 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%p_read_127 = call half @_ssdm_op_Read.ap_auto.half(half %p_read28)" [dnn/dnn.cpp:498]   --->   Operation 658 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%p_read_128 = call half @_ssdm_op_Read.ap_auto.half(half %p_read27)" [dnn/dnn.cpp:498]   --->   Operation 659 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%p_read_129 = call half @_ssdm_op_Read.ap_auto.half(half %p_read26)" [dnn/dnn.cpp:498]   --->   Operation 660 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%p_read_130 = call half @_ssdm_op_Read.ap_auto.half(half %p_read25)" [dnn/dnn.cpp:498]   --->   Operation 661 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%p_read_131 = call half @_ssdm_op_Read.ap_auto.half(half %p_read24)" [dnn/dnn.cpp:498]   --->   Operation 662 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%p_read_132 = call half @_ssdm_op_Read.ap_auto.half(half %p_read23)" [dnn/dnn.cpp:498]   --->   Operation 663 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%p_read_133 = call half @_ssdm_op_Read.ap_auto.half(half %p_read22)" [dnn/dnn.cpp:498]   --->   Operation 664 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%p_read_134 = call half @_ssdm_op_Read.ap_auto.half(half %p_read21)" [dnn/dnn.cpp:498]   --->   Operation 665 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%p_read_135 = call half @_ssdm_op_Read.ap_auto.half(half %p_read20)" [dnn/dnn.cpp:498]   --->   Operation 666 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%p_read_136 = call half @_ssdm_op_Read.ap_auto.half(half %p_read19)" [dnn/dnn.cpp:498]   --->   Operation 667 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%p_read_137 = call half @_ssdm_op_Read.ap_auto.half(half %p_read18)" [dnn/dnn.cpp:498]   --->   Operation 668 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%p_read_138 = call half @_ssdm_op_Read.ap_auto.half(half %p_read17)" [dnn/dnn.cpp:498]   --->   Operation 669 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%p_read_139 = call half @_ssdm_op_Read.ap_auto.half(half %p_read16)" [dnn/dnn.cpp:498]   --->   Operation 670 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%p_read_140 = call half @_ssdm_op_Read.ap_auto.half(half %p_read15)" [dnn/dnn.cpp:498]   --->   Operation 671 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%p_read_141 = call half @_ssdm_op_Read.ap_auto.half(half %p_read14)" [dnn/dnn.cpp:498]   --->   Operation 672 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%p_read_142 = call half @_ssdm_op_Read.ap_auto.half(half %p_read13)" [dnn/dnn.cpp:498]   --->   Operation 673 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%p_read_143 = call half @_ssdm_op_Read.ap_auto.half(half %p_read12)" [dnn/dnn.cpp:498]   --->   Operation 674 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%p_read_144 = call half @_ssdm_op_Read.ap_auto.half(half %p_read11)" [dnn/dnn.cpp:498]   --->   Operation 675 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%p_read_145 = call half @_ssdm_op_Read.ap_auto.half(half %p_read10)" [dnn/dnn.cpp:498]   --->   Operation 676 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%p_read_146 = call half @_ssdm_op_Read.ap_auto.half(half %p_read9)" [dnn/dnn.cpp:498]   --->   Operation 677 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%p_read_147 = call half @_ssdm_op_Read.ap_auto.half(half %p_read8)" [dnn/dnn.cpp:498]   --->   Operation 678 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%p_read_148 = call half @_ssdm_op_Read.ap_auto.half(half %p_read7)" [dnn/dnn.cpp:498]   --->   Operation 679 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%p_read_149 = call half @_ssdm_op_Read.ap_auto.half(half %p_read6)" [dnn/dnn.cpp:498]   --->   Operation 680 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%p_read_150 = call half @_ssdm_op_Read.ap_auto.half(half %p_read5)" [dnn/dnn.cpp:498]   --->   Operation 681 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%p_read_151 = call half @_ssdm_op_Read.ap_auto.half(half %p_read4)" [dnn/dnn.cpp:498]   --->   Operation 682 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%p_read_152 = call half @_ssdm_op_Read.ap_auto.half(half %p_read3)" [dnn/dnn.cpp:498]   --->   Operation 683 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%p_read_153 = call half @_ssdm_op_Read.ap_auto.half(half %p_read2)" [dnn/dnn.cpp:498]   --->   Operation 684 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%p_read_154 = call half @_ssdm_op_Read.ap_auto.half(half %p_read1)" [dnn/dnn.cpp:498]   --->   Operation 685 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%p_read_155 = call half @_ssdm_op_Read.ap_auto.half(half %p_read)" [dnn/dnn.cpp:498]   --->   Operation 686 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (1.76ns)   --->   "br label %1" [dnn/dnn.cpp:498]   --->   Operation 687 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %layer_2_end ]"   --->   Operation 688 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (1.42ns)   --->   "%icmp_ln498 = icmp eq i6 %i_0, -12" [dnn/dnn.cpp:498]   --->   Operation 689 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)"   --->   Operation 690 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [dnn/dnn.cpp:498]   --->   Operation 691 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "br i1 %icmp_ln498, label %2, label %layer_2_begin" [dnn/dnn.cpp:498]   --->   Operation 692 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %i_0 to i64" [dnn/dnn.cpp:502]   --->   Operation 693 'zext' 'zext_ln502' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_0_addr = getelementptr [52 x half]* @L1_WEIGHTS_0, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 694 'getelementptr' 'L1_WEIGHTS_0_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 695 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_0_load = load half* %L1_WEIGHTS_0_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 695 'load' 'L1_WEIGHTS_0_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_1_addr = getelementptr [52 x half]* @L1_WEIGHTS_1, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 696 'getelementptr' 'L1_WEIGHTS_1_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 697 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_1_load = load half* %L1_WEIGHTS_1_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 697 'load' 'L1_WEIGHTS_1_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_2_addr = getelementptr [52 x half]* @L1_WEIGHTS_2, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 698 'getelementptr' 'L1_WEIGHTS_2_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 699 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_2_load = load half* %L1_WEIGHTS_2_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 699 'load' 'L1_WEIGHTS_2_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_3_addr = getelementptr [52 x half]* @L1_WEIGHTS_3, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 700 'getelementptr' 'L1_WEIGHTS_3_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 701 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_3_load = load half* %L1_WEIGHTS_3_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 701 'load' 'L1_WEIGHTS_3_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_4_addr = getelementptr [52 x half]* @L1_WEIGHTS_4, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 702 'getelementptr' 'L1_WEIGHTS_4_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 703 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_4_load = load half* %L1_WEIGHTS_4_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 703 'load' 'L1_WEIGHTS_4_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_5_addr = getelementptr [52 x half]* @L1_WEIGHTS_5, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 704 'getelementptr' 'L1_WEIGHTS_5_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 705 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_5_load = load half* %L1_WEIGHTS_5_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 705 'load' 'L1_WEIGHTS_5_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_6_addr = getelementptr [52 x half]* @L1_WEIGHTS_6, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 706 'getelementptr' 'L1_WEIGHTS_6_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 707 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_6_load = load half* %L1_WEIGHTS_6_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 707 'load' 'L1_WEIGHTS_6_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_7_addr = getelementptr [52 x half]* @L1_WEIGHTS_7, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 708 'getelementptr' 'L1_WEIGHTS_7_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 709 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_7_load = load half* %L1_WEIGHTS_7_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 709 'load' 'L1_WEIGHTS_7_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_8_addr = getelementptr [52 x half]* @L1_WEIGHTS_8, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 710 'getelementptr' 'L1_WEIGHTS_8_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 711 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_8_load = load half* %L1_WEIGHTS_8_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 711 'load' 'L1_WEIGHTS_8_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_9_addr = getelementptr [52 x half]* @L1_WEIGHTS_9, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 712 'getelementptr' 'L1_WEIGHTS_9_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 713 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_9_load = load half* %L1_WEIGHTS_9_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 713 'load' 'L1_WEIGHTS_9_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_10_addr = getelementptr [52 x half]* @L1_WEIGHTS_10, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 714 'getelementptr' 'L1_WEIGHTS_10_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 715 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_10_load = load half* %L1_WEIGHTS_10_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 715 'load' 'L1_WEIGHTS_10_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_11_addr = getelementptr [52 x half]* @L1_WEIGHTS_11, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 716 'getelementptr' 'L1_WEIGHTS_11_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 717 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_11_load = load half* %L1_WEIGHTS_11_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 717 'load' 'L1_WEIGHTS_11_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_12_addr = getelementptr [52 x half]* @L1_WEIGHTS_12, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 718 'getelementptr' 'L1_WEIGHTS_12_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 719 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_12_load = load half* %L1_WEIGHTS_12_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 719 'load' 'L1_WEIGHTS_12_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_13_addr = getelementptr [52 x half]* @L1_WEIGHTS_13, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 720 'getelementptr' 'L1_WEIGHTS_13_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 721 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_13_load = load half* %L1_WEIGHTS_13_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 721 'load' 'L1_WEIGHTS_13_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_14_addr = getelementptr [52 x half]* @L1_WEIGHTS_14, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 722 'getelementptr' 'L1_WEIGHTS_14_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 723 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_14_load = load half* %L1_WEIGHTS_14_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 723 'load' 'L1_WEIGHTS_14_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_15_addr = getelementptr [52 x half]* @L1_WEIGHTS_15, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 724 'getelementptr' 'L1_WEIGHTS_15_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 725 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_15_load = load half* %L1_WEIGHTS_15_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 725 'load' 'L1_WEIGHTS_15_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_16_addr = getelementptr [52 x half]* @L1_WEIGHTS_16, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 726 'getelementptr' 'L1_WEIGHTS_16_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 727 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_16_load = load half* %L1_WEIGHTS_16_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 727 'load' 'L1_WEIGHTS_16_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_17_addr = getelementptr [52 x half]* @L1_WEIGHTS_17, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 728 'getelementptr' 'L1_WEIGHTS_17_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 729 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_17_load = load half* %L1_WEIGHTS_17_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 729 'load' 'L1_WEIGHTS_17_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_18_addr = getelementptr [52 x half]* @L1_WEIGHTS_18, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 730 'getelementptr' 'L1_WEIGHTS_18_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 731 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_18_load = load half* %L1_WEIGHTS_18_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 731 'load' 'L1_WEIGHTS_18_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_19_addr = getelementptr [52 x half]* @L1_WEIGHTS_19, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 732 'getelementptr' 'L1_WEIGHTS_19_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 733 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_19_load = load half* %L1_WEIGHTS_19_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 733 'load' 'L1_WEIGHTS_19_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_20_addr = getelementptr [52 x half]* @L1_WEIGHTS_20, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 734 'getelementptr' 'L1_WEIGHTS_20_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 735 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_20_load = load half* %L1_WEIGHTS_20_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 735 'load' 'L1_WEIGHTS_20_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_21_addr = getelementptr [52 x half]* @L1_WEIGHTS_21, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 736 'getelementptr' 'L1_WEIGHTS_21_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 737 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_21_load = load half* %L1_WEIGHTS_21_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 737 'load' 'L1_WEIGHTS_21_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_22_addr = getelementptr [52 x half]* @L1_WEIGHTS_22, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 738 'getelementptr' 'L1_WEIGHTS_22_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 739 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_22_load = load half* %L1_WEIGHTS_22_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 739 'load' 'L1_WEIGHTS_22_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_23_addr = getelementptr [52 x half]* @L1_WEIGHTS_23, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 740 'getelementptr' 'L1_WEIGHTS_23_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 741 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_23_load = load half* %L1_WEIGHTS_23_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 741 'load' 'L1_WEIGHTS_23_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_24_addr = getelementptr [52 x half]* @L1_WEIGHTS_24, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 742 'getelementptr' 'L1_WEIGHTS_24_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 743 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_24_load = load half* %L1_WEIGHTS_24_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 743 'load' 'L1_WEIGHTS_24_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_25_addr = getelementptr [52 x half]* @L1_WEIGHTS_25, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 744 'getelementptr' 'L1_WEIGHTS_25_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 745 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_25_load = load half* %L1_WEIGHTS_25_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 745 'load' 'L1_WEIGHTS_25_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_26_addr = getelementptr [52 x half]* @L1_WEIGHTS_26, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 746 'getelementptr' 'L1_WEIGHTS_26_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 747 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_26_load = load half* %L1_WEIGHTS_26_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 747 'load' 'L1_WEIGHTS_26_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_27_addr = getelementptr [52 x half]* @L1_WEIGHTS_27, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 748 'getelementptr' 'L1_WEIGHTS_27_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 749 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_27_load = load half* %L1_WEIGHTS_27_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 749 'load' 'L1_WEIGHTS_27_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_28_addr = getelementptr [52 x half]* @L1_WEIGHTS_28, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 750 'getelementptr' 'L1_WEIGHTS_28_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 751 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_28_load = load half* %L1_WEIGHTS_28_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 751 'load' 'L1_WEIGHTS_28_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_29_addr = getelementptr [52 x half]* @L1_WEIGHTS_29, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 752 'getelementptr' 'L1_WEIGHTS_29_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 753 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_29_load = load half* %L1_WEIGHTS_29_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 753 'load' 'L1_WEIGHTS_29_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_30_addr = getelementptr [52 x half]* @L1_WEIGHTS_30, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 754 'getelementptr' 'L1_WEIGHTS_30_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 755 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_30_load = load half* %L1_WEIGHTS_30_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 755 'load' 'L1_WEIGHTS_30_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_31_addr = getelementptr [52 x half]* @L1_WEIGHTS_31, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 756 'getelementptr' 'L1_WEIGHTS_31_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 757 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_31_load = load half* %L1_WEIGHTS_31_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 757 'load' 'L1_WEIGHTS_31_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_32_addr = getelementptr [52 x half]* @L1_WEIGHTS_32, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 758 'getelementptr' 'L1_WEIGHTS_32_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 759 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_32_load = load half* %L1_WEIGHTS_32_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 759 'load' 'L1_WEIGHTS_32_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_33_addr = getelementptr [52 x half]* @L1_WEIGHTS_33, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 760 'getelementptr' 'L1_WEIGHTS_33_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 761 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_33_load = load half* %L1_WEIGHTS_33_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 761 'load' 'L1_WEIGHTS_33_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_34_addr = getelementptr [52 x half]* @L1_WEIGHTS_34, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 762 'getelementptr' 'L1_WEIGHTS_34_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 763 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_34_load = load half* %L1_WEIGHTS_34_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 763 'load' 'L1_WEIGHTS_34_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_35_addr = getelementptr [52 x half]* @L1_WEIGHTS_35, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 764 'getelementptr' 'L1_WEIGHTS_35_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 765 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_35_load = load half* %L1_WEIGHTS_35_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 765 'load' 'L1_WEIGHTS_35_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_36_addr = getelementptr [52 x half]* @L1_WEIGHTS_36, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 766 'getelementptr' 'L1_WEIGHTS_36_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 767 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_36_load = load half* %L1_WEIGHTS_36_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 767 'load' 'L1_WEIGHTS_36_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_37_addr = getelementptr [52 x half]* @L1_WEIGHTS_37, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 768 'getelementptr' 'L1_WEIGHTS_37_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 769 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_37_load = load half* %L1_WEIGHTS_37_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 769 'load' 'L1_WEIGHTS_37_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_38_addr = getelementptr [52 x half]* @L1_WEIGHTS_38, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 770 'getelementptr' 'L1_WEIGHTS_38_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 771 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_38_load = load half* %L1_WEIGHTS_38_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 771 'load' 'L1_WEIGHTS_38_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_39_addr = getelementptr [52 x half]* @L1_WEIGHTS_39, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 772 'getelementptr' 'L1_WEIGHTS_39_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 773 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_39_load = load half* %L1_WEIGHTS_39_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 773 'load' 'L1_WEIGHTS_39_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_40_addr = getelementptr [52 x half]* @L1_WEIGHTS_40, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 774 'getelementptr' 'L1_WEIGHTS_40_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 775 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_40_load = load half* %L1_WEIGHTS_40_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 775 'load' 'L1_WEIGHTS_40_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_41_addr = getelementptr [52 x half]* @L1_WEIGHTS_41, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 776 'getelementptr' 'L1_WEIGHTS_41_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 777 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_41_load = load half* %L1_WEIGHTS_41_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 777 'load' 'L1_WEIGHTS_41_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_42_addr = getelementptr [52 x half]* @L1_WEIGHTS_42, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 778 'getelementptr' 'L1_WEIGHTS_42_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 779 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_42_load = load half* %L1_WEIGHTS_42_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 779 'load' 'L1_WEIGHTS_42_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_43_addr = getelementptr [52 x half]* @L1_WEIGHTS_43, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 780 'getelementptr' 'L1_WEIGHTS_43_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 781 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_43_load = load half* %L1_WEIGHTS_43_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 781 'load' 'L1_WEIGHTS_43_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_44_addr = getelementptr [52 x half]* @L1_WEIGHTS_44, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 782 'getelementptr' 'L1_WEIGHTS_44_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 783 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_44_load = load half* %L1_WEIGHTS_44_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 783 'load' 'L1_WEIGHTS_44_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_45_addr = getelementptr [52 x half]* @L1_WEIGHTS_45, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 784 'getelementptr' 'L1_WEIGHTS_45_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 785 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_45_load = load half* %L1_WEIGHTS_45_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 785 'load' 'L1_WEIGHTS_45_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_46_addr = getelementptr [52 x half]* @L1_WEIGHTS_46, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 786 'getelementptr' 'L1_WEIGHTS_46_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 787 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_46_load = load half* %L1_WEIGHTS_46_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 787 'load' 'L1_WEIGHTS_46_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_47_addr = getelementptr [52 x half]* @L1_WEIGHTS_47, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 788 'getelementptr' 'L1_WEIGHTS_47_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 789 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_47_load = load half* %L1_WEIGHTS_47_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 789 'load' 'L1_WEIGHTS_47_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_48_addr = getelementptr [52 x half]* @L1_WEIGHTS_48, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 790 'getelementptr' 'L1_WEIGHTS_48_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 791 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_48_load = load half* %L1_WEIGHTS_48_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 791 'load' 'L1_WEIGHTS_48_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_49_addr = getelementptr [52 x half]* @L1_WEIGHTS_49, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 792 'getelementptr' 'L1_WEIGHTS_49_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 793 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_49_load = load half* %L1_WEIGHTS_49_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 793 'load' 'L1_WEIGHTS_49_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_50_addr = getelementptr [52 x half]* @L1_WEIGHTS_50, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 794 'getelementptr' 'L1_WEIGHTS_50_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 795 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_50_load = load half* %L1_WEIGHTS_50_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 795 'load' 'L1_WEIGHTS_50_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_51_addr = getelementptr [52 x half]* @L1_WEIGHTS_51, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 796 'getelementptr' 'L1_WEIGHTS_51_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 797 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_51_load = load half* %L1_WEIGHTS_51_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 797 'load' 'L1_WEIGHTS_51_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_52_addr = getelementptr [52 x half]* @L1_WEIGHTS_52, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 798 'getelementptr' 'L1_WEIGHTS_52_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 799 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_52_load = load half* %L1_WEIGHTS_52_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 799 'load' 'L1_WEIGHTS_52_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_53_addr = getelementptr [52 x half]* @L1_WEIGHTS_53, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 800 'getelementptr' 'L1_WEIGHTS_53_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 801 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_53_load = load half* %L1_WEIGHTS_53_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 801 'load' 'L1_WEIGHTS_53_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_54_addr = getelementptr [52 x half]* @L1_WEIGHTS_54, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 802 'getelementptr' 'L1_WEIGHTS_54_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 803 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_54_load = load half* %L1_WEIGHTS_54_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 803 'load' 'L1_WEIGHTS_54_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_55_addr = getelementptr [52 x half]* @L1_WEIGHTS_55, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 804 'getelementptr' 'L1_WEIGHTS_55_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 805 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_55_load = load half* %L1_WEIGHTS_55_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 805 'load' 'L1_WEIGHTS_55_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_56_addr = getelementptr [52 x half]* @L1_WEIGHTS_56, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 806 'getelementptr' 'L1_WEIGHTS_56_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 807 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_56_load = load half* %L1_WEIGHTS_56_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 807 'load' 'L1_WEIGHTS_56_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_57_addr = getelementptr [52 x half]* @L1_WEIGHTS_57, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 808 'getelementptr' 'L1_WEIGHTS_57_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 809 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_57_load = load half* %L1_WEIGHTS_57_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 809 'load' 'L1_WEIGHTS_57_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_58_addr = getelementptr [52 x half]* @L1_WEIGHTS_58, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 810 'getelementptr' 'L1_WEIGHTS_58_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 811 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_58_load = load half* %L1_WEIGHTS_58_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 811 'load' 'L1_WEIGHTS_58_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_59_addr = getelementptr [52 x half]* @L1_WEIGHTS_59, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 812 'getelementptr' 'L1_WEIGHTS_59_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 813 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_59_load = load half* %L1_WEIGHTS_59_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 813 'load' 'L1_WEIGHTS_59_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_60_addr = getelementptr [52 x half]* @L1_WEIGHTS_60, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 814 'getelementptr' 'L1_WEIGHTS_60_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 815 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_60_load = load half* %L1_WEIGHTS_60_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 815 'load' 'L1_WEIGHTS_60_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_61_addr = getelementptr [52 x half]* @L1_WEIGHTS_61, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 816 'getelementptr' 'L1_WEIGHTS_61_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 817 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_61_load = load half* %L1_WEIGHTS_61_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 817 'load' 'L1_WEIGHTS_61_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_62_addr = getelementptr [52 x half]* @L1_WEIGHTS_62, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 818 'getelementptr' 'L1_WEIGHTS_62_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 819 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_62_load = load half* %L1_WEIGHTS_62_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 819 'load' 'L1_WEIGHTS_62_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_63_addr = getelementptr [52 x half]* @L1_WEIGHTS_63, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 820 'getelementptr' 'L1_WEIGHTS_63_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 821 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_63_load = load half* %L1_WEIGHTS_63_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 821 'load' 'L1_WEIGHTS_63_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_64_addr = getelementptr [52 x half]* @L1_WEIGHTS_64, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 822 'getelementptr' 'L1_WEIGHTS_64_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 823 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_64_load = load half* %L1_WEIGHTS_64_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 823 'load' 'L1_WEIGHTS_64_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_65_addr = getelementptr [52 x half]* @L1_WEIGHTS_65, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 824 'getelementptr' 'L1_WEIGHTS_65_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 825 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_65_load = load half* %L1_WEIGHTS_65_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 825 'load' 'L1_WEIGHTS_65_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_66_addr = getelementptr [52 x half]* @L1_WEIGHTS_66, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 826 'getelementptr' 'L1_WEIGHTS_66_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 827 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_66_load = load half* %L1_WEIGHTS_66_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 827 'load' 'L1_WEIGHTS_66_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_67_addr = getelementptr [52 x half]* @L1_WEIGHTS_67, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 828 'getelementptr' 'L1_WEIGHTS_67_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 829 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_67_load = load half* %L1_WEIGHTS_67_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 829 'load' 'L1_WEIGHTS_67_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_68_addr = getelementptr [52 x half]* @L1_WEIGHTS_68, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 830 'getelementptr' 'L1_WEIGHTS_68_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 831 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_68_load = load half* %L1_WEIGHTS_68_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 831 'load' 'L1_WEIGHTS_68_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_69_addr = getelementptr [52 x half]* @L1_WEIGHTS_69, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 832 'getelementptr' 'L1_WEIGHTS_69_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 833 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_69_load = load half* %L1_WEIGHTS_69_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 833 'load' 'L1_WEIGHTS_69_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_70_addr = getelementptr [52 x half]* @L1_WEIGHTS_70, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 834 'getelementptr' 'L1_WEIGHTS_70_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 835 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_70_load = load half* %L1_WEIGHTS_70_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 835 'load' 'L1_WEIGHTS_70_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_71_addr = getelementptr [52 x half]* @L1_WEIGHTS_71, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 836 'getelementptr' 'L1_WEIGHTS_71_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 837 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_71_load = load half* %L1_WEIGHTS_71_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 837 'load' 'L1_WEIGHTS_71_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_72_addr = getelementptr [52 x half]* @L1_WEIGHTS_72, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 838 'getelementptr' 'L1_WEIGHTS_72_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 839 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_72_load = load half* %L1_WEIGHTS_72_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 839 'load' 'L1_WEIGHTS_72_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_73_addr = getelementptr [52 x half]* @L1_WEIGHTS_73, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 840 'getelementptr' 'L1_WEIGHTS_73_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 841 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_73_load = load half* %L1_WEIGHTS_73_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 841 'load' 'L1_WEIGHTS_73_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_74_addr = getelementptr [52 x half]* @L1_WEIGHTS_74, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 842 'getelementptr' 'L1_WEIGHTS_74_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 843 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_74_load = load half* %L1_WEIGHTS_74_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 843 'load' 'L1_WEIGHTS_74_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_75_addr = getelementptr [52 x half]* @L1_WEIGHTS_75, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 844 'getelementptr' 'L1_WEIGHTS_75_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 845 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_75_load = load half* %L1_WEIGHTS_75_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 845 'load' 'L1_WEIGHTS_75_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_76_addr = getelementptr [52 x half]* @L1_WEIGHTS_76, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 846 'getelementptr' 'L1_WEIGHTS_76_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 847 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_76_load = load half* %L1_WEIGHTS_76_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 847 'load' 'L1_WEIGHTS_76_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_77_addr = getelementptr [52 x half]* @L1_WEIGHTS_77, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 848 'getelementptr' 'L1_WEIGHTS_77_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 849 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_77_load = load half* %L1_WEIGHTS_77_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 849 'load' 'L1_WEIGHTS_77_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_78_addr = getelementptr [52 x half]* @L1_WEIGHTS_78, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 850 'getelementptr' 'L1_WEIGHTS_78_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 851 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_78_load = load half* %L1_WEIGHTS_78_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 851 'load' 'L1_WEIGHTS_78_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_79_addr = getelementptr [52 x half]* @L1_WEIGHTS_79, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 852 'getelementptr' 'L1_WEIGHTS_79_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 853 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_79_load = load half* %L1_WEIGHTS_79_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 853 'load' 'L1_WEIGHTS_79_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_80_addr = getelementptr [52 x half]* @L1_WEIGHTS_80, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 854 'getelementptr' 'L1_WEIGHTS_80_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 855 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_80_load = load half* %L1_WEIGHTS_80_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 855 'load' 'L1_WEIGHTS_80_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_81_addr = getelementptr [52 x half]* @L1_WEIGHTS_81, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 856 'getelementptr' 'L1_WEIGHTS_81_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 857 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_81_load = load half* %L1_WEIGHTS_81_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 857 'load' 'L1_WEIGHTS_81_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_82_addr = getelementptr [52 x half]* @L1_WEIGHTS_82, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 858 'getelementptr' 'L1_WEIGHTS_82_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 859 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_82_load = load half* %L1_WEIGHTS_82_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 859 'load' 'L1_WEIGHTS_82_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_83_addr = getelementptr [52 x half]* @L1_WEIGHTS_83, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 860 'getelementptr' 'L1_WEIGHTS_83_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 861 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_83_load = load half* %L1_WEIGHTS_83_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 861 'load' 'L1_WEIGHTS_83_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_84_addr = getelementptr [52 x half]* @L1_WEIGHTS_84, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 862 'getelementptr' 'L1_WEIGHTS_84_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 863 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_84_load = load half* %L1_WEIGHTS_84_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 863 'load' 'L1_WEIGHTS_84_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_85_addr = getelementptr [52 x half]* @L1_WEIGHTS_85, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 864 'getelementptr' 'L1_WEIGHTS_85_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 865 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_85_load = load half* %L1_WEIGHTS_85_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 865 'load' 'L1_WEIGHTS_85_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_86_addr = getelementptr [52 x half]* @L1_WEIGHTS_86, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 866 'getelementptr' 'L1_WEIGHTS_86_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 867 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_86_load = load half* %L1_WEIGHTS_86_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 867 'load' 'L1_WEIGHTS_86_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_87_addr = getelementptr [52 x half]* @L1_WEIGHTS_87, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 868 'getelementptr' 'L1_WEIGHTS_87_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 869 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_87_load = load half* %L1_WEIGHTS_87_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 869 'load' 'L1_WEIGHTS_87_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_88_addr = getelementptr [52 x half]* @L1_WEIGHTS_88, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 870 'getelementptr' 'L1_WEIGHTS_88_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 871 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_88_load = load half* %L1_WEIGHTS_88_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 871 'load' 'L1_WEIGHTS_88_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_89_addr = getelementptr [52 x half]* @L1_WEIGHTS_89, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 872 'getelementptr' 'L1_WEIGHTS_89_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 873 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_89_load = load half* %L1_WEIGHTS_89_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 873 'load' 'L1_WEIGHTS_89_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_90_addr = getelementptr [52 x half]* @L1_WEIGHTS_90, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 874 'getelementptr' 'L1_WEIGHTS_90_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 875 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_90_load = load half* %L1_WEIGHTS_90_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 875 'load' 'L1_WEIGHTS_90_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_91_addr = getelementptr [52 x half]* @L1_WEIGHTS_91, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 876 'getelementptr' 'L1_WEIGHTS_91_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 877 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_91_load = load half* %L1_WEIGHTS_91_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 877 'load' 'L1_WEIGHTS_91_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_92_addr = getelementptr [52 x half]* @L1_WEIGHTS_92, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 878 'getelementptr' 'L1_WEIGHTS_92_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 879 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_92_load = load half* %L1_WEIGHTS_92_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 879 'load' 'L1_WEIGHTS_92_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_93_addr = getelementptr [52 x half]* @L1_WEIGHTS_93, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 880 'getelementptr' 'L1_WEIGHTS_93_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 881 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_93_load = load half* %L1_WEIGHTS_93_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 881 'load' 'L1_WEIGHTS_93_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_94_addr = getelementptr [52 x half]* @L1_WEIGHTS_94, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 882 'getelementptr' 'L1_WEIGHTS_94_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 883 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_94_load = load half* %L1_WEIGHTS_94_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 883 'load' 'L1_WEIGHTS_94_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_95_addr = getelementptr [52 x half]* @L1_WEIGHTS_95, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 884 'getelementptr' 'L1_WEIGHTS_95_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 885 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_95_load = load half* %L1_WEIGHTS_95_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 885 'load' 'L1_WEIGHTS_95_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_96_addr = getelementptr [52 x half]* @L1_WEIGHTS_96, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 886 'getelementptr' 'L1_WEIGHTS_96_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 887 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_96_load = load half* %L1_WEIGHTS_96_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 887 'load' 'L1_WEIGHTS_96_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_97_addr = getelementptr [52 x half]* @L1_WEIGHTS_97, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 888 'getelementptr' 'L1_WEIGHTS_97_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 889 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_97_load = load half* %L1_WEIGHTS_97_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 889 'load' 'L1_WEIGHTS_97_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 890 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_98_addr = getelementptr [52 x half]* @L1_WEIGHTS_98, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 890 'getelementptr' 'L1_WEIGHTS_98_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 891 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_98_load = load half* %L1_WEIGHTS_98_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 891 'load' 'L1_WEIGHTS_98_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 892 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_99_addr = getelementptr [52 x half]* @L1_WEIGHTS_99, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 892 'getelementptr' 'L1_WEIGHTS_99_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 893 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_99_load = load half* %L1_WEIGHTS_99_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 893 'load' 'L1_WEIGHTS_99_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_104_addr = getelementptr [52 x half]* @L1_WEIGHTS_104, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 894 'getelementptr' 'L1_WEIGHTS_104_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 895 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_104_load = load half* %L1_WEIGHTS_104_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 895 'load' 'L1_WEIGHTS_104_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_103_addr = getelementptr [52 x half]* @L1_WEIGHTS_103, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 896 'getelementptr' 'L1_WEIGHTS_103_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 897 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_103_load = load half* %L1_WEIGHTS_103_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 897 'load' 'L1_WEIGHTS_103_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_102_addr = getelementptr [52 x half]* @L1_WEIGHTS_102, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 898 'getelementptr' 'L1_WEIGHTS_102_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 899 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_102_load = load half* %L1_WEIGHTS_102_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 899 'load' 'L1_WEIGHTS_102_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%L1_WEIGHTS_addr = getelementptr [52 x half]* @L1_WEIGHTS, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:504]   --->   Operation 900 'getelementptr' 'L1_WEIGHTS_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 901 [2/2] (3.25ns)   --->   "%L1_WEIGHTS_load = load half* %L1_WEIGHTS_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 901 'load' 'L1_WEIGHTS_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0, i32 1, i32 5)" [dnn/dnn.cpp:506]   --->   Operation 902 'partselect' 'lshr_ln' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i6 %i_0 to i1" [dnn/dnn.cpp:506]   --->   Operation 903 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (1.42ns)   --->   "switch i5 %lshr_ln, label %branch25 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
  ]" [dnn/dnn.cpp:506]   --->   Operation 904 'switch' <Predicate = (!icmp_ln498)> <Delay = 1.42>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 905 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_0_load = load half* %L1_WEIGHTS_0_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 905 'load' 'L1_WEIGHTS_0_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 906 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_1_load = load half* %L1_WEIGHTS_1_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 906 'load' 'L1_WEIGHTS_1_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 907 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_2_load = load half* %L1_WEIGHTS_2_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 907 'load' 'L1_WEIGHTS_2_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 908 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_3_load = load half* %L1_WEIGHTS_3_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 908 'load' 'L1_WEIGHTS_3_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 909 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_4_load = load half* %L1_WEIGHTS_4_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 909 'load' 'L1_WEIGHTS_4_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 910 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_5_load = load half* %L1_WEIGHTS_5_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 910 'load' 'L1_WEIGHTS_5_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 911 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_6_load = load half* %L1_WEIGHTS_6_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 911 'load' 'L1_WEIGHTS_6_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 912 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_7_load = load half* %L1_WEIGHTS_7_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 912 'load' 'L1_WEIGHTS_7_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 913 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_8_load = load half* %L1_WEIGHTS_8_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 913 'load' 'L1_WEIGHTS_8_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 914 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_9_load = load half* %L1_WEIGHTS_9_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 914 'load' 'L1_WEIGHTS_9_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 915 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_10_load = load half* %L1_WEIGHTS_10_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 915 'load' 'L1_WEIGHTS_10_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 916 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_11_load = load half* %L1_WEIGHTS_11_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 916 'load' 'L1_WEIGHTS_11_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 917 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_12_load = load half* %L1_WEIGHTS_12_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 917 'load' 'L1_WEIGHTS_12_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 918 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_13_load = load half* %L1_WEIGHTS_13_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 918 'load' 'L1_WEIGHTS_13_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 919 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_14_load = load half* %L1_WEIGHTS_14_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 919 'load' 'L1_WEIGHTS_14_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 920 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_15_load = load half* %L1_WEIGHTS_15_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 920 'load' 'L1_WEIGHTS_15_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 921 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_16_load = load half* %L1_WEIGHTS_16_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 921 'load' 'L1_WEIGHTS_16_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 922 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_17_load = load half* %L1_WEIGHTS_17_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 922 'load' 'L1_WEIGHTS_17_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 923 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_18_load = load half* %L1_WEIGHTS_18_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 923 'load' 'L1_WEIGHTS_18_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 924 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_19_load = load half* %L1_WEIGHTS_19_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 924 'load' 'L1_WEIGHTS_19_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 925 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_20_load = load half* %L1_WEIGHTS_20_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 925 'load' 'L1_WEIGHTS_20_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 926 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_21_load = load half* %L1_WEIGHTS_21_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 926 'load' 'L1_WEIGHTS_21_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 927 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_22_load = load half* %L1_WEIGHTS_22_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 927 'load' 'L1_WEIGHTS_22_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 928 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_23_load = load half* %L1_WEIGHTS_23_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 928 'load' 'L1_WEIGHTS_23_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 929 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_24_load = load half* %L1_WEIGHTS_24_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 929 'load' 'L1_WEIGHTS_24_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 930 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_25_load = load half* %L1_WEIGHTS_25_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 930 'load' 'L1_WEIGHTS_25_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 931 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_26_load = load half* %L1_WEIGHTS_26_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 931 'load' 'L1_WEIGHTS_26_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 932 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_27_load = load half* %L1_WEIGHTS_27_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 932 'load' 'L1_WEIGHTS_27_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 933 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_28_load = load half* %L1_WEIGHTS_28_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 933 'load' 'L1_WEIGHTS_28_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 934 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_29_load = load half* %L1_WEIGHTS_29_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 934 'load' 'L1_WEIGHTS_29_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 935 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_30_load = load half* %L1_WEIGHTS_30_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 935 'load' 'L1_WEIGHTS_30_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 936 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_31_load = load half* %L1_WEIGHTS_31_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 936 'load' 'L1_WEIGHTS_31_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 937 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_32_load = load half* %L1_WEIGHTS_32_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 937 'load' 'L1_WEIGHTS_32_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 938 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_33_load = load half* %L1_WEIGHTS_33_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 938 'load' 'L1_WEIGHTS_33_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 939 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_34_load = load half* %L1_WEIGHTS_34_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 939 'load' 'L1_WEIGHTS_34_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 940 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_35_load = load half* %L1_WEIGHTS_35_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 940 'load' 'L1_WEIGHTS_35_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 941 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_36_load = load half* %L1_WEIGHTS_36_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 941 'load' 'L1_WEIGHTS_36_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 942 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_37_load = load half* %L1_WEIGHTS_37_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 942 'load' 'L1_WEIGHTS_37_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 943 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_38_load = load half* %L1_WEIGHTS_38_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 943 'load' 'L1_WEIGHTS_38_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 944 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_39_load = load half* %L1_WEIGHTS_39_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 944 'load' 'L1_WEIGHTS_39_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 945 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_40_load = load half* %L1_WEIGHTS_40_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 945 'load' 'L1_WEIGHTS_40_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 946 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_41_load = load half* %L1_WEIGHTS_41_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 946 'load' 'L1_WEIGHTS_41_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 947 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_42_load = load half* %L1_WEIGHTS_42_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 947 'load' 'L1_WEIGHTS_42_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 948 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_43_load = load half* %L1_WEIGHTS_43_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 948 'load' 'L1_WEIGHTS_43_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 949 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_44_load = load half* %L1_WEIGHTS_44_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 949 'load' 'L1_WEIGHTS_44_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 950 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_45_load = load half* %L1_WEIGHTS_45_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 950 'load' 'L1_WEIGHTS_45_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 951 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_46_load = load half* %L1_WEIGHTS_46_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 951 'load' 'L1_WEIGHTS_46_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 952 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_47_load = load half* %L1_WEIGHTS_47_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 952 'load' 'L1_WEIGHTS_47_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 953 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_48_load = load half* %L1_WEIGHTS_48_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 953 'load' 'L1_WEIGHTS_48_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 954 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_49_load = load half* %L1_WEIGHTS_49_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 954 'load' 'L1_WEIGHTS_49_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 955 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_50_load = load half* %L1_WEIGHTS_50_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 955 'load' 'L1_WEIGHTS_50_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 956 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_51_load = load half* %L1_WEIGHTS_51_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 956 'load' 'L1_WEIGHTS_51_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 957 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_52_load = load half* %L1_WEIGHTS_52_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 957 'load' 'L1_WEIGHTS_52_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 958 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_53_load = load half* %L1_WEIGHTS_53_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 958 'load' 'L1_WEIGHTS_53_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 959 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_54_load = load half* %L1_WEIGHTS_54_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 959 'load' 'L1_WEIGHTS_54_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 960 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_55_load = load half* %L1_WEIGHTS_55_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 960 'load' 'L1_WEIGHTS_55_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 961 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_56_load = load half* %L1_WEIGHTS_56_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 961 'load' 'L1_WEIGHTS_56_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 962 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_57_load = load half* %L1_WEIGHTS_57_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 962 'load' 'L1_WEIGHTS_57_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 963 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_58_load = load half* %L1_WEIGHTS_58_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 963 'load' 'L1_WEIGHTS_58_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 964 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_59_load = load half* %L1_WEIGHTS_59_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 964 'load' 'L1_WEIGHTS_59_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 965 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_60_load = load half* %L1_WEIGHTS_60_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 965 'load' 'L1_WEIGHTS_60_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 966 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_61_load = load half* %L1_WEIGHTS_61_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 966 'load' 'L1_WEIGHTS_61_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 967 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_62_load = load half* %L1_WEIGHTS_62_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 967 'load' 'L1_WEIGHTS_62_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 968 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_63_load = load half* %L1_WEIGHTS_63_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 968 'load' 'L1_WEIGHTS_63_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 969 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_64_load = load half* %L1_WEIGHTS_64_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 969 'load' 'L1_WEIGHTS_64_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 970 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_65_load = load half* %L1_WEIGHTS_65_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 970 'load' 'L1_WEIGHTS_65_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 971 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_66_load = load half* %L1_WEIGHTS_66_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 971 'load' 'L1_WEIGHTS_66_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 972 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_67_load = load half* %L1_WEIGHTS_67_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 972 'load' 'L1_WEIGHTS_67_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 973 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_68_load = load half* %L1_WEIGHTS_68_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 973 'load' 'L1_WEIGHTS_68_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 974 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_69_load = load half* %L1_WEIGHTS_69_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 974 'load' 'L1_WEIGHTS_69_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 975 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_70_load = load half* %L1_WEIGHTS_70_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 975 'load' 'L1_WEIGHTS_70_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 976 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_71_load = load half* %L1_WEIGHTS_71_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 976 'load' 'L1_WEIGHTS_71_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 977 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_72_load = load half* %L1_WEIGHTS_72_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 977 'load' 'L1_WEIGHTS_72_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 978 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_73_load = load half* %L1_WEIGHTS_73_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 978 'load' 'L1_WEIGHTS_73_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 979 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_74_load = load half* %L1_WEIGHTS_74_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 979 'load' 'L1_WEIGHTS_74_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 980 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_75_load = load half* %L1_WEIGHTS_75_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 980 'load' 'L1_WEIGHTS_75_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 981 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_76_load = load half* %L1_WEIGHTS_76_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 981 'load' 'L1_WEIGHTS_76_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 982 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_77_load = load half* %L1_WEIGHTS_77_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 982 'load' 'L1_WEIGHTS_77_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 983 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_78_load = load half* %L1_WEIGHTS_78_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 983 'load' 'L1_WEIGHTS_78_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 984 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_79_load = load half* %L1_WEIGHTS_79_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 984 'load' 'L1_WEIGHTS_79_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 985 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_80_load = load half* %L1_WEIGHTS_80_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 985 'load' 'L1_WEIGHTS_80_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 986 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_81_load = load half* %L1_WEIGHTS_81_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 986 'load' 'L1_WEIGHTS_81_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 987 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_82_load = load half* %L1_WEIGHTS_82_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 987 'load' 'L1_WEIGHTS_82_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 988 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_83_load = load half* %L1_WEIGHTS_83_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 988 'load' 'L1_WEIGHTS_83_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 989 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_84_load = load half* %L1_WEIGHTS_84_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 989 'load' 'L1_WEIGHTS_84_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 990 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_85_load = load half* %L1_WEIGHTS_85_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 990 'load' 'L1_WEIGHTS_85_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 991 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_86_load = load half* %L1_WEIGHTS_86_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 991 'load' 'L1_WEIGHTS_86_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 992 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_87_load = load half* %L1_WEIGHTS_87_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 992 'load' 'L1_WEIGHTS_87_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 993 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_88_load = load half* %L1_WEIGHTS_88_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 993 'load' 'L1_WEIGHTS_88_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 994 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_89_load = load half* %L1_WEIGHTS_89_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 994 'load' 'L1_WEIGHTS_89_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 995 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_90_load = load half* %L1_WEIGHTS_90_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 995 'load' 'L1_WEIGHTS_90_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 996 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_91_load = load half* %L1_WEIGHTS_91_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 996 'load' 'L1_WEIGHTS_91_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 997 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_92_load = load half* %L1_WEIGHTS_92_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 997 'load' 'L1_WEIGHTS_92_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 998 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_93_load = load half* %L1_WEIGHTS_93_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 998 'load' 'L1_WEIGHTS_93_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 999 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_94_load = load half* %L1_WEIGHTS_94_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 999 'load' 'L1_WEIGHTS_94_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1000 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_95_load = load half* %L1_WEIGHTS_95_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1000 'load' 'L1_WEIGHTS_95_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1001 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_96_load = load half* %L1_WEIGHTS_96_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1001 'load' 'L1_WEIGHTS_96_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1002 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_97_load = load half* %L1_WEIGHTS_97_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1002 'load' 'L1_WEIGHTS_97_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1003 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_98_load = load half* %L1_WEIGHTS_98_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1003 'load' 'L1_WEIGHTS_98_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1004 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_99_load = load half* %L1_WEIGHTS_99_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1004 'load' 'L1_WEIGHTS_99_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1005 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_104_load = load half* %L1_WEIGHTS_104_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1005 'load' 'L1_WEIGHTS_104_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1006 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_103_load = load half* %L1_WEIGHTS_103_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1006 'load' 'L1_WEIGHTS_103_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1007 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_102_load = load half* %L1_WEIGHTS_102_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1007 'load' 'L1_WEIGHTS_102_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_3 : Operation 1008 [1/2] (3.25ns)   --->   "%L1_WEIGHTS_load = load half* %L1_WEIGHTS_addr, align 2" [dnn/dnn.cpp:504]   --->   Operation 1008 'load' 'L1_WEIGHTS_load' <Predicate = (!icmp_ln498)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 1009 [4/4] (6.86ns)   --->   "%tmp_7 = fmul half %L1_WEIGHTS_0_load, %p_read_155" [dnn/dnn.cpp:504]   --->   Operation 1009 'hmul' 'tmp_7' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1010 [4/4] (6.86ns)   --->   "%tmp_7_1 = fmul half %L1_WEIGHTS_1_load, %p_read_154" [dnn/dnn.cpp:504]   --->   Operation 1010 'hmul' 'tmp_7_1' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1011 [4/4] (6.86ns)   --->   "%tmp_7_2 = fmul half %L1_WEIGHTS_2_load, %p_read_153" [dnn/dnn.cpp:504]   --->   Operation 1011 'hmul' 'tmp_7_2' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1012 [4/4] (6.86ns)   --->   "%tmp_7_3 = fmul half %L1_WEIGHTS_3_load, %p_read_152" [dnn/dnn.cpp:504]   --->   Operation 1012 'hmul' 'tmp_7_3' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1013 [4/4] (6.86ns)   --->   "%tmp_7_4 = fmul half %L1_WEIGHTS_4_load, %p_read_151" [dnn/dnn.cpp:504]   --->   Operation 1013 'hmul' 'tmp_7_4' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1014 [4/4] (6.86ns)   --->   "%tmp_7_5 = fmul half %L1_WEIGHTS_5_load, %p_read_150" [dnn/dnn.cpp:504]   --->   Operation 1014 'hmul' 'tmp_7_5' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1015 [4/4] (6.86ns)   --->   "%tmp_7_6 = fmul half %L1_WEIGHTS_6_load, %p_read_149" [dnn/dnn.cpp:504]   --->   Operation 1015 'hmul' 'tmp_7_6' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1016 [4/4] (6.86ns)   --->   "%tmp_7_7 = fmul half %L1_WEIGHTS_7_load, %p_read_148" [dnn/dnn.cpp:504]   --->   Operation 1016 'hmul' 'tmp_7_7' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1017 [4/4] (6.86ns)   --->   "%tmp_7_8 = fmul half %L1_WEIGHTS_8_load, %p_read_147" [dnn/dnn.cpp:504]   --->   Operation 1017 'hmul' 'tmp_7_8' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1018 [4/4] (6.86ns)   --->   "%tmp_7_9 = fmul half %L1_WEIGHTS_9_load, %p_read_146" [dnn/dnn.cpp:504]   --->   Operation 1018 'hmul' 'tmp_7_9' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1019 [4/4] (6.86ns)   --->   "%tmp_7_s = fmul half %L1_WEIGHTS_10_load, %p_read_145" [dnn/dnn.cpp:504]   --->   Operation 1019 'hmul' 'tmp_7_s' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1020 [4/4] (6.86ns)   --->   "%tmp_7_10 = fmul half %L1_WEIGHTS_11_load, %p_read_144" [dnn/dnn.cpp:504]   --->   Operation 1020 'hmul' 'tmp_7_10' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1021 [4/4] (6.86ns)   --->   "%tmp_7_11 = fmul half %L1_WEIGHTS_12_load, %p_read_143" [dnn/dnn.cpp:504]   --->   Operation 1021 'hmul' 'tmp_7_11' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1022 [4/4] (6.86ns)   --->   "%tmp_7_12 = fmul half %L1_WEIGHTS_13_load, %p_read_142" [dnn/dnn.cpp:504]   --->   Operation 1022 'hmul' 'tmp_7_12' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1023 [4/4] (6.86ns)   --->   "%tmp_7_13 = fmul half %L1_WEIGHTS_14_load, %p_read_141" [dnn/dnn.cpp:504]   --->   Operation 1023 'hmul' 'tmp_7_13' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1024 [4/4] (6.86ns)   --->   "%tmp_7_14 = fmul half %L1_WEIGHTS_15_load, %p_read_140" [dnn/dnn.cpp:504]   --->   Operation 1024 'hmul' 'tmp_7_14' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1025 [4/4] (6.86ns)   --->   "%tmp_7_15 = fmul half %L1_WEIGHTS_16_load, %p_read_139" [dnn/dnn.cpp:504]   --->   Operation 1025 'hmul' 'tmp_7_15' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1026 [4/4] (6.86ns)   --->   "%tmp_7_16 = fmul half %L1_WEIGHTS_17_load, %p_read_138" [dnn/dnn.cpp:504]   --->   Operation 1026 'hmul' 'tmp_7_16' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1027 [4/4] (6.86ns)   --->   "%tmp_7_17 = fmul half %L1_WEIGHTS_18_load, %p_read_137" [dnn/dnn.cpp:504]   --->   Operation 1027 'hmul' 'tmp_7_17' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1028 [4/4] (6.86ns)   --->   "%tmp_7_18 = fmul half %L1_WEIGHTS_19_load, %p_read_136" [dnn/dnn.cpp:504]   --->   Operation 1028 'hmul' 'tmp_7_18' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1029 [4/4] (6.86ns)   --->   "%tmp_7_19 = fmul half %L1_WEIGHTS_20_load, %p_read_135" [dnn/dnn.cpp:504]   --->   Operation 1029 'hmul' 'tmp_7_19' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1030 [4/4] (6.86ns)   --->   "%tmp_7_20 = fmul half %L1_WEIGHTS_21_load, %p_read_134" [dnn/dnn.cpp:504]   --->   Operation 1030 'hmul' 'tmp_7_20' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1031 [4/4] (6.86ns)   --->   "%tmp_7_21 = fmul half %L1_WEIGHTS_22_load, %p_read_133" [dnn/dnn.cpp:504]   --->   Operation 1031 'hmul' 'tmp_7_21' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1032 [4/4] (6.86ns)   --->   "%tmp_7_22 = fmul half %L1_WEIGHTS_23_load, %p_read_132" [dnn/dnn.cpp:504]   --->   Operation 1032 'hmul' 'tmp_7_22' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1033 [4/4] (6.86ns)   --->   "%tmp_7_23 = fmul half %L1_WEIGHTS_24_load, %p_read_131" [dnn/dnn.cpp:504]   --->   Operation 1033 'hmul' 'tmp_7_23' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1034 [4/4] (6.86ns)   --->   "%tmp_7_24 = fmul half %L1_WEIGHTS_25_load, %p_read_130" [dnn/dnn.cpp:504]   --->   Operation 1034 'hmul' 'tmp_7_24' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 1035 [3/4] (6.86ns)   --->   "%tmp_7 = fmul half %L1_WEIGHTS_0_load, %p_read_155" [dnn/dnn.cpp:504]   --->   Operation 1035 'hmul' 'tmp_7' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1036 [3/4] (6.86ns)   --->   "%tmp_7_1 = fmul half %L1_WEIGHTS_1_load, %p_read_154" [dnn/dnn.cpp:504]   --->   Operation 1036 'hmul' 'tmp_7_1' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1037 [3/4] (6.86ns)   --->   "%tmp_7_2 = fmul half %L1_WEIGHTS_2_load, %p_read_153" [dnn/dnn.cpp:504]   --->   Operation 1037 'hmul' 'tmp_7_2' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1038 [3/4] (6.86ns)   --->   "%tmp_7_3 = fmul half %L1_WEIGHTS_3_load, %p_read_152" [dnn/dnn.cpp:504]   --->   Operation 1038 'hmul' 'tmp_7_3' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1039 [3/4] (6.86ns)   --->   "%tmp_7_4 = fmul half %L1_WEIGHTS_4_load, %p_read_151" [dnn/dnn.cpp:504]   --->   Operation 1039 'hmul' 'tmp_7_4' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1040 [3/4] (6.86ns)   --->   "%tmp_7_5 = fmul half %L1_WEIGHTS_5_load, %p_read_150" [dnn/dnn.cpp:504]   --->   Operation 1040 'hmul' 'tmp_7_5' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1041 [3/4] (6.86ns)   --->   "%tmp_7_6 = fmul half %L1_WEIGHTS_6_load, %p_read_149" [dnn/dnn.cpp:504]   --->   Operation 1041 'hmul' 'tmp_7_6' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1042 [3/4] (6.86ns)   --->   "%tmp_7_7 = fmul half %L1_WEIGHTS_7_load, %p_read_148" [dnn/dnn.cpp:504]   --->   Operation 1042 'hmul' 'tmp_7_7' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [3/4] (6.86ns)   --->   "%tmp_7_8 = fmul half %L1_WEIGHTS_8_load, %p_read_147" [dnn/dnn.cpp:504]   --->   Operation 1043 'hmul' 'tmp_7_8' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1044 [3/4] (6.86ns)   --->   "%tmp_7_9 = fmul half %L1_WEIGHTS_9_load, %p_read_146" [dnn/dnn.cpp:504]   --->   Operation 1044 'hmul' 'tmp_7_9' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1045 [3/4] (6.86ns)   --->   "%tmp_7_s = fmul half %L1_WEIGHTS_10_load, %p_read_145" [dnn/dnn.cpp:504]   --->   Operation 1045 'hmul' 'tmp_7_s' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1046 [3/4] (6.86ns)   --->   "%tmp_7_10 = fmul half %L1_WEIGHTS_11_load, %p_read_144" [dnn/dnn.cpp:504]   --->   Operation 1046 'hmul' 'tmp_7_10' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1047 [3/4] (6.86ns)   --->   "%tmp_7_11 = fmul half %L1_WEIGHTS_12_load, %p_read_143" [dnn/dnn.cpp:504]   --->   Operation 1047 'hmul' 'tmp_7_11' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1048 [3/4] (6.86ns)   --->   "%tmp_7_12 = fmul half %L1_WEIGHTS_13_load, %p_read_142" [dnn/dnn.cpp:504]   --->   Operation 1048 'hmul' 'tmp_7_12' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [3/4] (6.86ns)   --->   "%tmp_7_13 = fmul half %L1_WEIGHTS_14_load, %p_read_141" [dnn/dnn.cpp:504]   --->   Operation 1049 'hmul' 'tmp_7_13' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1050 [3/4] (6.86ns)   --->   "%tmp_7_14 = fmul half %L1_WEIGHTS_15_load, %p_read_140" [dnn/dnn.cpp:504]   --->   Operation 1050 'hmul' 'tmp_7_14' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1051 [3/4] (6.86ns)   --->   "%tmp_7_15 = fmul half %L1_WEIGHTS_16_load, %p_read_139" [dnn/dnn.cpp:504]   --->   Operation 1051 'hmul' 'tmp_7_15' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1052 [3/4] (6.86ns)   --->   "%tmp_7_16 = fmul half %L1_WEIGHTS_17_load, %p_read_138" [dnn/dnn.cpp:504]   --->   Operation 1052 'hmul' 'tmp_7_16' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1053 [3/4] (6.86ns)   --->   "%tmp_7_17 = fmul half %L1_WEIGHTS_18_load, %p_read_137" [dnn/dnn.cpp:504]   --->   Operation 1053 'hmul' 'tmp_7_17' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1054 [3/4] (6.86ns)   --->   "%tmp_7_18 = fmul half %L1_WEIGHTS_19_load, %p_read_136" [dnn/dnn.cpp:504]   --->   Operation 1054 'hmul' 'tmp_7_18' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [3/4] (6.86ns)   --->   "%tmp_7_19 = fmul half %L1_WEIGHTS_20_load, %p_read_135" [dnn/dnn.cpp:504]   --->   Operation 1055 'hmul' 'tmp_7_19' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1056 [3/4] (6.86ns)   --->   "%tmp_7_20 = fmul half %L1_WEIGHTS_21_load, %p_read_134" [dnn/dnn.cpp:504]   --->   Operation 1056 'hmul' 'tmp_7_20' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1057 [3/4] (6.86ns)   --->   "%tmp_7_21 = fmul half %L1_WEIGHTS_22_load, %p_read_133" [dnn/dnn.cpp:504]   --->   Operation 1057 'hmul' 'tmp_7_21' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1058 [3/4] (6.86ns)   --->   "%tmp_7_22 = fmul half %L1_WEIGHTS_23_load, %p_read_132" [dnn/dnn.cpp:504]   --->   Operation 1058 'hmul' 'tmp_7_22' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1059 [3/4] (6.86ns)   --->   "%tmp_7_23 = fmul half %L1_WEIGHTS_24_load, %p_read_131" [dnn/dnn.cpp:504]   --->   Operation 1059 'hmul' 'tmp_7_23' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1060 [3/4] (6.86ns)   --->   "%tmp_7_24 = fmul half %L1_WEIGHTS_25_load, %p_read_130" [dnn/dnn.cpp:504]   --->   Operation 1060 'hmul' 'tmp_7_24' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1061 [4/4] (6.86ns)   --->   "%tmp_7_25 = fmul half %L1_WEIGHTS_26_load, %p_read_129" [dnn/dnn.cpp:504]   --->   Operation 1061 'hmul' 'tmp_7_25' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1062 [4/4] (6.86ns)   --->   "%tmp_7_26 = fmul half %L1_WEIGHTS_27_load, %p_read_128" [dnn/dnn.cpp:504]   --->   Operation 1062 'hmul' 'tmp_7_26' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1063 [4/4] (6.86ns)   --->   "%tmp_7_27 = fmul half %L1_WEIGHTS_28_load, %p_read_127" [dnn/dnn.cpp:504]   --->   Operation 1063 'hmul' 'tmp_7_27' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1064 [4/4] (6.86ns)   --->   "%tmp_7_28 = fmul half %L1_WEIGHTS_29_load, %p_read_126" [dnn/dnn.cpp:504]   --->   Operation 1064 'hmul' 'tmp_7_28' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1065 [4/4] (6.86ns)   --->   "%tmp_7_29 = fmul half %L1_WEIGHTS_30_load, %p_read_125" [dnn/dnn.cpp:504]   --->   Operation 1065 'hmul' 'tmp_7_29' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1066 [4/4] (6.86ns)   --->   "%tmp_7_30 = fmul half %L1_WEIGHTS_31_load, %p_read_124" [dnn/dnn.cpp:504]   --->   Operation 1066 'hmul' 'tmp_7_30' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1067 [4/4] (6.86ns)   --->   "%tmp_7_31 = fmul half %L1_WEIGHTS_32_load, %p_read_123" [dnn/dnn.cpp:504]   --->   Operation 1067 'hmul' 'tmp_7_31' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1068 [4/4] (6.86ns)   --->   "%tmp_7_32 = fmul half %L1_WEIGHTS_33_load, %p_read_122" [dnn/dnn.cpp:504]   --->   Operation 1068 'hmul' 'tmp_7_32' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1069 [4/4] (6.86ns)   --->   "%tmp_7_33 = fmul half %L1_WEIGHTS_34_load, %p_read_121" [dnn/dnn.cpp:504]   --->   Operation 1069 'hmul' 'tmp_7_33' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1070 [4/4] (6.86ns)   --->   "%tmp_7_34 = fmul half %L1_WEIGHTS_35_load, %p_read_120" [dnn/dnn.cpp:504]   --->   Operation 1070 'hmul' 'tmp_7_34' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1071 [4/4] (6.86ns)   --->   "%tmp_7_35 = fmul half %L1_WEIGHTS_36_load, %p_read_119" [dnn/dnn.cpp:504]   --->   Operation 1071 'hmul' 'tmp_7_35' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1072 [4/4] (6.86ns)   --->   "%tmp_7_36 = fmul half %L1_WEIGHTS_37_load, %p_read_118" [dnn/dnn.cpp:504]   --->   Operation 1072 'hmul' 'tmp_7_36' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1073 [4/4] (6.86ns)   --->   "%tmp_7_37 = fmul half %L1_WEIGHTS_38_load, %p_read_117" [dnn/dnn.cpp:504]   --->   Operation 1073 'hmul' 'tmp_7_37' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1074 [4/4] (6.86ns)   --->   "%tmp_7_38 = fmul half %L1_WEIGHTS_39_load, %p_read_116" [dnn/dnn.cpp:504]   --->   Operation 1074 'hmul' 'tmp_7_38' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1075 [4/4] (6.86ns)   --->   "%tmp_7_39 = fmul half %L1_WEIGHTS_40_load, %p_read_115" [dnn/dnn.cpp:504]   --->   Operation 1075 'hmul' 'tmp_7_39' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1076 [4/4] (6.86ns)   --->   "%tmp_7_40 = fmul half %L1_WEIGHTS_41_load, %p_read_114" [dnn/dnn.cpp:504]   --->   Operation 1076 'hmul' 'tmp_7_40' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1077 [4/4] (6.86ns)   --->   "%tmp_7_41 = fmul half %L1_WEIGHTS_42_load, %p_read_113" [dnn/dnn.cpp:504]   --->   Operation 1077 'hmul' 'tmp_7_41' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1078 [4/4] (6.86ns)   --->   "%tmp_7_42 = fmul half %L1_WEIGHTS_43_load, %p_read_112" [dnn/dnn.cpp:504]   --->   Operation 1078 'hmul' 'tmp_7_42' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1079 [4/4] (6.86ns)   --->   "%tmp_7_43 = fmul half %L1_WEIGHTS_44_load, %p_read_111" [dnn/dnn.cpp:504]   --->   Operation 1079 'hmul' 'tmp_7_43' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1080 [4/4] (6.86ns)   --->   "%tmp_7_44 = fmul half %L1_WEIGHTS_45_load, %p_read_110" [dnn/dnn.cpp:504]   --->   Operation 1080 'hmul' 'tmp_7_44' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1081 [4/4] (6.86ns)   --->   "%tmp_7_45 = fmul half %L1_WEIGHTS_46_load, %p_read_109" [dnn/dnn.cpp:504]   --->   Operation 1081 'hmul' 'tmp_7_45' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1082 [4/4] (6.86ns)   --->   "%tmp_7_46 = fmul half %L1_WEIGHTS_47_load, %p_read_108" [dnn/dnn.cpp:504]   --->   Operation 1082 'hmul' 'tmp_7_46' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1083 [4/4] (6.86ns)   --->   "%tmp_7_47 = fmul half %L1_WEIGHTS_48_load, %p_read_107" [dnn/dnn.cpp:504]   --->   Operation 1083 'hmul' 'tmp_7_47' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1084 [4/4] (6.86ns)   --->   "%tmp_7_48 = fmul half %L1_WEIGHTS_49_load, %p_read_106" [dnn/dnn.cpp:504]   --->   Operation 1084 'hmul' 'tmp_7_48' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1085 [4/4] (6.86ns)   --->   "%tmp_7_49 = fmul half %L1_WEIGHTS_50_load, %p_read_105" [dnn/dnn.cpp:504]   --->   Operation 1085 'hmul' 'tmp_7_49' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1086 [4/4] (6.86ns)   --->   "%tmp_7_50 = fmul half %L1_WEIGHTS_51_load, %p_read_104" [dnn/dnn.cpp:504]   --->   Operation 1086 'hmul' 'tmp_7_50' <Predicate = (!icmp_ln498)> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 1087 [1/1] (0.00ns)   --->   "%L1_BIAS_addr = getelementptr inbounds [52 x half]* @L1_BIAS, i64 0, i64 %zext_ln502" [dnn/dnn.cpp:502]   --->   Operation 1087 'getelementptr' 'L1_BIAS_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1088 [2/2] (3.25ns)   --->   "%before_relu = load half* %L1_BIAS_addr, align 2" [dnn/dnn.cpp:502]   --->   Operation 1088 'load' 'before_relu' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_6 : Operation 1089 [2/4] (6.86ns)   --->   "%tmp_7 = fmul half %L1_WEIGHTS_0_load, %p_read_155" [dnn/dnn.cpp:504]   --->   Operation 1089 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1090 [2/4] (6.86ns)   --->   "%tmp_7_1 = fmul half %L1_WEIGHTS_1_load, %p_read_154" [dnn/dnn.cpp:504]   --->   Operation 1090 'hmul' 'tmp_7_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1091 [2/4] (6.86ns)   --->   "%tmp_7_2 = fmul half %L1_WEIGHTS_2_load, %p_read_153" [dnn/dnn.cpp:504]   --->   Operation 1091 'hmul' 'tmp_7_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1092 [2/4] (6.86ns)   --->   "%tmp_7_3 = fmul half %L1_WEIGHTS_3_load, %p_read_152" [dnn/dnn.cpp:504]   --->   Operation 1092 'hmul' 'tmp_7_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1093 [2/4] (6.86ns)   --->   "%tmp_7_4 = fmul half %L1_WEIGHTS_4_load, %p_read_151" [dnn/dnn.cpp:504]   --->   Operation 1093 'hmul' 'tmp_7_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1094 [2/4] (6.86ns)   --->   "%tmp_7_5 = fmul half %L1_WEIGHTS_5_load, %p_read_150" [dnn/dnn.cpp:504]   --->   Operation 1094 'hmul' 'tmp_7_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [2/4] (6.86ns)   --->   "%tmp_7_6 = fmul half %L1_WEIGHTS_6_load, %p_read_149" [dnn/dnn.cpp:504]   --->   Operation 1095 'hmul' 'tmp_7_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1096 [2/4] (6.86ns)   --->   "%tmp_7_7 = fmul half %L1_WEIGHTS_7_load, %p_read_148" [dnn/dnn.cpp:504]   --->   Operation 1096 'hmul' 'tmp_7_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [2/4] (6.86ns)   --->   "%tmp_7_8 = fmul half %L1_WEIGHTS_8_load, %p_read_147" [dnn/dnn.cpp:504]   --->   Operation 1097 'hmul' 'tmp_7_8' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1098 [2/4] (6.86ns)   --->   "%tmp_7_9 = fmul half %L1_WEIGHTS_9_load, %p_read_146" [dnn/dnn.cpp:504]   --->   Operation 1098 'hmul' 'tmp_7_9' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [2/4] (6.86ns)   --->   "%tmp_7_s = fmul half %L1_WEIGHTS_10_load, %p_read_145" [dnn/dnn.cpp:504]   --->   Operation 1099 'hmul' 'tmp_7_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [2/4] (6.86ns)   --->   "%tmp_7_10 = fmul half %L1_WEIGHTS_11_load, %p_read_144" [dnn/dnn.cpp:504]   --->   Operation 1100 'hmul' 'tmp_7_10' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [2/4] (6.86ns)   --->   "%tmp_7_11 = fmul half %L1_WEIGHTS_12_load, %p_read_143" [dnn/dnn.cpp:504]   --->   Operation 1101 'hmul' 'tmp_7_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1102 [2/4] (6.86ns)   --->   "%tmp_7_12 = fmul half %L1_WEIGHTS_13_load, %p_read_142" [dnn/dnn.cpp:504]   --->   Operation 1102 'hmul' 'tmp_7_12' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [2/4] (6.86ns)   --->   "%tmp_7_13 = fmul half %L1_WEIGHTS_14_load, %p_read_141" [dnn/dnn.cpp:504]   --->   Operation 1103 'hmul' 'tmp_7_13' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1104 [2/4] (6.86ns)   --->   "%tmp_7_14 = fmul half %L1_WEIGHTS_15_load, %p_read_140" [dnn/dnn.cpp:504]   --->   Operation 1104 'hmul' 'tmp_7_14' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1105 [2/4] (6.86ns)   --->   "%tmp_7_15 = fmul half %L1_WEIGHTS_16_load, %p_read_139" [dnn/dnn.cpp:504]   --->   Operation 1105 'hmul' 'tmp_7_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1106 [2/4] (6.86ns)   --->   "%tmp_7_16 = fmul half %L1_WEIGHTS_17_load, %p_read_138" [dnn/dnn.cpp:504]   --->   Operation 1106 'hmul' 'tmp_7_16' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [2/4] (6.86ns)   --->   "%tmp_7_17 = fmul half %L1_WEIGHTS_18_load, %p_read_137" [dnn/dnn.cpp:504]   --->   Operation 1107 'hmul' 'tmp_7_17' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1108 [2/4] (6.86ns)   --->   "%tmp_7_18 = fmul half %L1_WEIGHTS_19_load, %p_read_136" [dnn/dnn.cpp:504]   --->   Operation 1108 'hmul' 'tmp_7_18' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1109 [2/4] (6.86ns)   --->   "%tmp_7_19 = fmul half %L1_WEIGHTS_20_load, %p_read_135" [dnn/dnn.cpp:504]   --->   Operation 1109 'hmul' 'tmp_7_19' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1110 [2/4] (6.86ns)   --->   "%tmp_7_20 = fmul half %L1_WEIGHTS_21_load, %p_read_134" [dnn/dnn.cpp:504]   --->   Operation 1110 'hmul' 'tmp_7_20' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1111 [2/4] (6.86ns)   --->   "%tmp_7_21 = fmul half %L1_WEIGHTS_22_load, %p_read_133" [dnn/dnn.cpp:504]   --->   Operation 1111 'hmul' 'tmp_7_21' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1112 [2/4] (6.86ns)   --->   "%tmp_7_22 = fmul half %L1_WEIGHTS_23_load, %p_read_132" [dnn/dnn.cpp:504]   --->   Operation 1112 'hmul' 'tmp_7_22' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1113 [2/4] (6.86ns)   --->   "%tmp_7_23 = fmul half %L1_WEIGHTS_24_load, %p_read_131" [dnn/dnn.cpp:504]   --->   Operation 1113 'hmul' 'tmp_7_23' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [2/4] (6.86ns)   --->   "%tmp_7_24 = fmul half %L1_WEIGHTS_25_load, %p_read_130" [dnn/dnn.cpp:504]   --->   Operation 1114 'hmul' 'tmp_7_24' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1115 [3/4] (6.86ns)   --->   "%tmp_7_25 = fmul half %L1_WEIGHTS_26_load, %p_read_129" [dnn/dnn.cpp:504]   --->   Operation 1115 'hmul' 'tmp_7_25' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [3/4] (6.86ns)   --->   "%tmp_7_26 = fmul half %L1_WEIGHTS_27_load, %p_read_128" [dnn/dnn.cpp:504]   --->   Operation 1116 'hmul' 'tmp_7_26' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1117 [3/4] (6.86ns)   --->   "%tmp_7_27 = fmul half %L1_WEIGHTS_28_load, %p_read_127" [dnn/dnn.cpp:504]   --->   Operation 1117 'hmul' 'tmp_7_27' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1118 [3/4] (6.86ns)   --->   "%tmp_7_28 = fmul half %L1_WEIGHTS_29_load, %p_read_126" [dnn/dnn.cpp:504]   --->   Operation 1118 'hmul' 'tmp_7_28' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [3/4] (6.86ns)   --->   "%tmp_7_29 = fmul half %L1_WEIGHTS_30_load, %p_read_125" [dnn/dnn.cpp:504]   --->   Operation 1119 'hmul' 'tmp_7_29' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [3/4] (6.86ns)   --->   "%tmp_7_30 = fmul half %L1_WEIGHTS_31_load, %p_read_124" [dnn/dnn.cpp:504]   --->   Operation 1120 'hmul' 'tmp_7_30' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [3/4] (6.86ns)   --->   "%tmp_7_31 = fmul half %L1_WEIGHTS_32_load, %p_read_123" [dnn/dnn.cpp:504]   --->   Operation 1121 'hmul' 'tmp_7_31' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [3/4] (6.86ns)   --->   "%tmp_7_32 = fmul half %L1_WEIGHTS_33_load, %p_read_122" [dnn/dnn.cpp:504]   --->   Operation 1122 'hmul' 'tmp_7_32' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1123 [3/4] (6.86ns)   --->   "%tmp_7_33 = fmul half %L1_WEIGHTS_34_load, %p_read_121" [dnn/dnn.cpp:504]   --->   Operation 1123 'hmul' 'tmp_7_33' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1124 [3/4] (6.86ns)   --->   "%tmp_7_34 = fmul half %L1_WEIGHTS_35_load, %p_read_120" [dnn/dnn.cpp:504]   --->   Operation 1124 'hmul' 'tmp_7_34' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1125 [3/4] (6.86ns)   --->   "%tmp_7_35 = fmul half %L1_WEIGHTS_36_load, %p_read_119" [dnn/dnn.cpp:504]   --->   Operation 1125 'hmul' 'tmp_7_35' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1126 [3/4] (6.86ns)   --->   "%tmp_7_36 = fmul half %L1_WEIGHTS_37_load, %p_read_118" [dnn/dnn.cpp:504]   --->   Operation 1126 'hmul' 'tmp_7_36' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [3/4] (6.86ns)   --->   "%tmp_7_37 = fmul half %L1_WEIGHTS_38_load, %p_read_117" [dnn/dnn.cpp:504]   --->   Operation 1127 'hmul' 'tmp_7_37' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1128 [3/4] (6.86ns)   --->   "%tmp_7_38 = fmul half %L1_WEIGHTS_39_load, %p_read_116" [dnn/dnn.cpp:504]   --->   Operation 1128 'hmul' 'tmp_7_38' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1129 [3/4] (6.86ns)   --->   "%tmp_7_39 = fmul half %L1_WEIGHTS_40_load, %p_read_115" [dnn/dnn.cpp:504]   --->   Operation 1129 'hmul' 'tmp_7_39' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1130 [3/4] (6.86ns)   --->   "%tmp_7_40 = fmul half %L1_WEIGHTS_41_load, %p_read_114" [dnn/dnn.cpp:504]   --->   Operation 1130 'hmul' 'tmp_7_40' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1131 [3/4] (6.86ns)   --->   "%tmp_7_41 = fmul half %L1_WEIGHTS_42_load, %p_read_113" [dnn/dnn.cpp:504]   --->   Operation 1131 'hmul' 'tmp_7_41' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1132 [3/4] (6.86ns)   --->   "%tmp_7_42 = fmul half %L1_WEIGHTS_43_load, %p_read_112" [dnn/dnn.cpp:504]   --->   Operation 1132 'hmul' 'tmp_7_42' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [3/4] (6.86ns)   --->   "%tmp_7_43 = fmul half %L1_WEIGHTS_44_load, %p_read_111" [dnn/dnn.cpp:504]   --->   Operation 1133 'hmul' 'tmp_7_43' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1134 [3/4] (6.86ns)   --->   "%tmp_7_44 = fmul half %L1_WEIGHTS_45_load, %p_read_110" [dnn/dnn.cpp:504]   --->   Operation 1134 'hmul' 'tmp_7_44' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [3/4] (6.86ns)   --->   "%tmp_7_45 = fmul half %L1_WEIGHTS_46_load, %p_read_109" [dnn/dnn.cpp:504]   --->   Operation 1135 'hmul' 'tmp_7_45' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1136 [3/4] (6.86ns)   --->   "%tmp_7_46 = fmul half %L1_WEIGHTS_47_load, %p_read_108" [dnn/dnn.cpp:504]   --->   Operation 1136 'hmul' 'tmp_7_46' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1137 [3/4] (6.86ns)   --->   "%tmp_7_47 = fmul half %L1_WEIGHTS_48_load, %p_read_107" [dnn/dnn.cpp:504]   --->   Operation 1137 'hmul' 'tmp_7_47' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1138 [3/4] (6.86ns)   --->   "%tmp_7_48 = fmul half %L1_WEIGHTS_49_load, %p_read_106" [dnn/dnn.cpp:504]   --->   Operation 1138 'hmul' 'tmp_7_48' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1139 [3/4] (6.86ns)   --->   "%tmp_7_49 = fmul half %L1_WEIGHTS_50_load, %p_read_105" [dnn/dnn.cpp:504]   --->   Operation 1139 'hmul' 'tmp_7_49' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1140 [3/4] (6.86ns)   --->   "%tmp_7_50 = fmul half %L1_WEIGHTS_51_load, %p_read_104" [dnn/dnn.cpp:504]   --->   Operation 1140 'hmul' 'tmp_7_50' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1141 [4/4] (6.86ns)   --->   "%tmp_7_51 = fmul half %L1_WEIGHTS_52_load, %p_read_103" [dnn/dnn.cpp:504]   --->   Operation 1141 'hmul' 'tmp_7_51' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1142 [4/4] (6.86ns)   --->   "%tmp_7_52 = fmul half %L1_WEIGHTS_53_load, %p_read_102" [dnn/dnn.cpp:504]   --->   Operation 1142 'hmul' 'tmp_7_52' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1143 [4/4] (6.86ns)   --->   "%tmp_7_53 = fmul half %L1_WEIGHTS_54_load, %p_read_101" [dnn/dnn.cpp:504]   --->   Operation 1143 'hmul' 'tmp_7_53' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1144 [4/4] (6.86ns)   --->   "%tmp_7_54 = fmul half %L1_WEIGHTS_55_load, %p_read_100" [dnn/dnn.cpp:504]   --->   Operation 1144 'hmul' 'tmp_7_54' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [4/4] (6.86ns)   --->   "%tmp_7_55 = fmul half %L1_WEIGHTS_56_load, %p_read_99" [dnn/dnn.cpp:504]   --->   Operation 1145 'hmul' 'tmp_7_55' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1146 [4/4] (6.86ns)   --->   "%tmp_7_56 = fmul half %L1_WEIGHTS_57_load, %p_read_98" [dnn/dnn.cpp:504]   --->   Operation 1146 'hmul' 'tmp_7_56' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1147 [4/4] (6.86ns)   --->   "%tmp_7_57 = fmul half %L1_WEIGHTS_58_load, %p_read_97" [dnn/dnn.cpp:504]   --->   Operation 1147 'hmul' 'tmp_7_57' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1148 [4/4] (6.86ns)   --->   "%tmp_7_58 = fmul half %L1_WEIGHTS_59_load, %p_read_96" [dnn/dnn.cpp:504]   --->   Operation 1148 'hmul' 'tmp_7_58' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1149 [4/4] (6.86ns)   --->   "%tmp_7_59 = fmul half %L1_WEIGHTS_60_load, %p_read_95" [dnn/dnn.cpp:504]   --->   Operation 1149 'hmul' 'tmp_7_59' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1150 [4/4] (6.86ns)   --->   "%tmp_7_60 = fmul half %L1_WEIGHTS_61_load, %p_read_94" [dnn/dnn.cpp:504]   --->   Operation 1150 'hmul' 'tmp_7_60' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1151 [4/4] (6.86ns)   --->   "%tmp_7_61 = fmul half %L1_WEIGHTS_62_load, %p_read_93" [dnn/dnn.cpp:504]   --->   Operation 1151 'hmul' 'tmp_7_61' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1152 [4/4] (6.86ns)   --->   "%tmp_7_62 = fmul half %L1_WEIGHTS_63_load, %p_read_92" [dnn/dnn.cpp:504]   --->   Operation 1152 'hmul' 'tmp_7_62' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1153 [4/4] (6.86ns)   --->   "%tmp_7_63 = fmul half %L1_WEIGHTS_64_load, %p_read_91" [dnn/dnn.cpp:504]   --->   Operation 1153 'hmul' 'tmp_7_63' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1154 [4/4] (6.86ns)   --->   "%tmp_7_64 = fmul half %L1_WEIGHTS_65_load, %p_read_90" [dnn/dnn.cpp:504]   --->   Operation 1154 'hmul' 'tmp_7_64' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1155 [4/4] (6.86ns)   --->   "%tmp_7_65 = fmul half %L1_WEIGHTS_66_load, %p_read_89" [dnn/dnn.cpp:504]   --->   Operation 1155 'hmul' 'tmp_7_65' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1156 [4/4] (6.86ns)   --->   "%tmp_7_66 = fmul half %L1_WEIGHTS_67_load, %p_read_88" [dnn/dnn.cpp:504]   --->   Operation 1156 'hmul' 'tmp_7_66' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1157 [4/4] (6.86ns)   --->   "%tmp_7_67 = fmul half %L1_WEIGHTS_68_load, %p_read_87" [dnn/dnn.cpp:504]   --->   Operation 1157 'hmul' 'tmp_7_67' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1158 [4/4] (6.86ns)   --->   "%tmp_7_68 = fmul half %L1_WEIGHTS_69_load, %p_read_86" [dnn/dnn.cpp:504]   --->   Operation 1158 'hmul' 'tmp_7_68' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1159 [4/4] (6.86ns)   --->   "%tmp_7_69 = fmul half %L1_WEIGHTS_70_load, %p_read_85" [dnn/dnn.cpp:504]   --->   Operation 1159 'hmul' 'tmp_7_69' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1160 [4/4] (6.86ns)   --->   "%tmp_7_70 = fmul half %L1_WEIGHTS_71_load, %p_read_84" [dnn/dnn.cpp:504]   --->   Operation 1160 'hmul' 'tmp_7_70' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1161 [4/4] (6.86ns)   --->   "%tmp_7_71 = fmul half %L1_WEIGHTS_72_load, %p_read_83" [dnn/dnn.cpp:504]   --->   Operation 1161 'hmul' 'tmp_7_71' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1162 [4/4] (6.86ns)   --->   "%tmp_7_72 = fmul half %L1_WEIGHTS_73_load, %p_read_82" [dnn/dnn.cpp:504]   --->   Operation 1162 'hmul' 'tmp_7_72' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1163 [4/4] (6.86ns)   --->   "%tmp_7_73 = fmul half %L1_WEIGHTS_74_load, %p_read_81" [dnn/dnn.cpp:504]   --->   Operation 1163 'hmul' 'tmp_7_73' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1164 [4/4] (6.86ns)   --->   "%tmp_7_74 = fmul half %L1_WEIGHTS_75_load, %p_read_80" [dnn/dnn.cpp:504]   --->   Operation 1164 'hmul' 'tmp_7_74' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1165 [4/4] (6.86ns)   --->   "%tmp_7_75 = fmul half %L1_WEIGHTS_76_load, %p_read_79" [dnn/dnn.cpp:504]   --->   Operation 1165 'hmul' 'tmp_7_75' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1166 [4/4] (6.86ns)   --->   "%tmp_7_76 = fmul half %L1_WEIGHTS_77_load, %p_read_78" [dnn/dnn.cpp:504]   --->   Operation 1166 'hmul' 'tmp_7_76' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 1167 [1/2] (3.25ns)   --->   "%before_relu = load half* %L1_BIAS_addr, align 2" [dnn/dnn.cpp:502]   --->   Operation 1167 'load' 'before_relu' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 52> <ROM>
ST_7 : Operation 1168 [1/4] (6.86ns)   --->   "%tmp_7 = fmul half %L1_WEIGHTS_0_load, %p_read_155" [dnn/dnn.cpp:504]   --->   Operation 1168 'hmul' 'tmp_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1169 [1/4] (6.86ns)   --->   "%tmp_7_1 = fmul half %L1_WEIGHTS_1_load, %p_read_154" [dnn/dnn.cpp:504]   --->   Operation 1169 'hmul' 'tmp_7_1' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1170 [1/4] (6.86ns)   --->   "%tmp_7_2 = fmul half %L1_WEIGHTS_2_load, %p_read_153" [dnn/dnn.cpp:504]   --->   Operation 1170 'hmul' 'tmp_7_2' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1171 [1/4] (6.86ns)   --->   "%tmp_7_3 = fmul half %L1_WEIGHTS_3_load, %p_read_152" [dnn/dnn.cpp:504]   --->   Operation 1171 'hmul' 'tmp_7_3' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1172 [1/4] (6.86ns)   --->   "%tmp_7_4 = fmul half %L1_WEIGHTS_4_load, %p_read_151" [dnn/dnn.cpp:504]   --->   Operation 1172 'hmul' 'tmp_7_4' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1173 [1/4] (6.86ns)   --->   "%tmp_7_5 = fmul half %L1_WEIGHTS_5_load, %p_read_150" [dnn/dnn.cpp:504]   --->   Operation 1173 'hmul' 'tmp_7_5' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1174 [1/4] (6.86ns)   --->   "%tmp_7_6 = fmul half %L1_WEIGHTS_6_load, %p_read_149" [dnn/dnn.cpp:504]   --->   Operation 1174 'hmul' 'tmp_7_6' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1175 [1/4] (6.86ns)   --->   "%tmp_7_7 = fmul half %L1_WEIGHTS_7_load, %p_read_148" [dnn/dnn.cpp:504]   --->   Operation 1175 'hmul' 'tmp_7_7' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1176 [1/4] (6.86ns)   --->   "%tmp_7_8 = fmul half %L1_WEIGHTS_8_load, %p_read_147" [dnn/dnn.cpp:504]   --->   Operation 1176 'hmul' 'tmp_7_8' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1177 [1/4] (6.86ns)   --->   "%tmp_7_9 = fmul half %L1_WEIGHTS_9_load, %p_read_146" [dnn/dnn.cpp:504]   --->   Operation 1177 'hmul' 'tmp_7_9' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1178 [1/4] (6.86ns)   --->   "%tmp_7_s = fmul half %L1_WEIGHTS_10_load, %p_read_145" [dnn/dnn.cpp:504]   --->   Operation 1178 'hmul' 'tmp_7_s' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1179 [1/4] (6.86ns)   --->   "%tmp_7_10 = fmul half %L1_WEIGHTS_11_load, %p_read_144" [dnn/dnn.cpp:504]   --->   Operation 1179 'hmul' 'tmp_7_10' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1180 [1/4] (6.86ns)   --->   "%tmp_7_11 = fmul half %L1_WEIGHTS_12_load, %p_read_143" [dnn/dnn.cpp:504]   --->   Operation 1180 'hmul' 'tmp_7_11' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1181 [1/4] (6.86ns)   --->   "%tmp_7_12 = fmul half %L1_WEIGHTS_13_load, %p_read_142" [dnn/dnn.cpp:504]   --->   Operation 1181 'hmul' 'tmp_7_12' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1182 [1/4] (6.86ns)   --->   "%tmp_7_13 = fmul half %L1_WEIGHTS_14_load, %p_read_141" [dnn/dnn.cpp:504]   --->   Operation 1182 'hmul' 'tmp_7_13' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1183 [1/4] (6.86ns)   --->   "%tmp_7_14 = fmul half %L1_WEIGHTS_15_load, %p_read_140" [dnn/dnn.cpp:504]   --->   Operation 1183 'hmul' 'tmp_7_14' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1184 [1/4] (6.86ns)   --->   "%tmp_7_15 = fmul half %L1_WEIGHTS_16_load, %p_read_139" [dnn/dnn.cpp:504]   --->   Operation 1184 'hmul' 'tmp_7_15' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1185 [1/4] (6.86ns)   --->   "%tmp_7_16 = fmul half %L1_WEIGHTS_17_load, %p_read_138" [dnn/dnn.cpp:504]   --->   Operation 1185 'hmul' 'tmp_7_16' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1186 [1/4] (6.86ns)   --->   "%tmp_7_17 = fmul half %L1_WEIGHTS_18_load, %p_read_137" [dnn/dnn.cpp:504]   --->   Operation 1186 'hmul' 'tmp_7_17' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1187 [1/4] (6.86ns)   --->   "%tmp_7_18 = fmul half %L1_WEIGHTS_19_load, %p_read_136" [dnn/dnn.cpp:504]   --->   Operation 1187 'hmul' 'tmp_7_18' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1188 [1/4] (6.86ns)   --->   "%tmp_7_19 = fmul half %L1_WEIGHTS_20_load, %p_read_135" [dnn/dnn.cpp:504]   --->   Operation 1188 'hmul' 'tmp_7_19' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1189 [1/4] (6.86ns)   --->   "%tmp_7_20 = fmul half %L1_WEIGHTS_21_load, %p_read_134" [dnn/dnn.cpp:504]   --->   Operation 1189 'hmul' 'tmp_7_20' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1190 [1/4] (6.86ns)   --->   "%tmp_7_21 = fmul half %L1_WEIGHTS_22_load, %p_read_133" [dnn/dnn.cpp:504]   --->   Operation 1190 'hmul' 'tmp_7_21' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1191 [1/4] (6.86ns)   --->   "%tmp_7_22 = fmul half %L1_WEIGHTS_23_load, %p_read_132" [dnn/dnn.cpp:504]   --->   Operation 1191 'hmul' 'tmp_7_22' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1192 [1/4] (6.86ns)   --->   "%tmp_7_23 = fmul half %L1_WEIGHTS_24_load, %p_read_131" [dnn/dnn.cpp:504]   --->   Operation 1192 'hmul' 'tmp_7_23' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1193 [1/4] (6.86ns)   --->   "%tmp_7_24 = fmul half %L1_WEIGHTS_25_load, %p_read_130" [dnn/dnn.cpp:504]   --->   Operation 1193 'hmul' 'tmp_7_24' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1194 [2/4] (6.86ns)   --->   "%tmp_7_25 = fmul half %L1_WEIGHTS_26_load, %p_read_129" [dnn/dnn.cpp:504]   --->   Operation 1194 'hmul' 'tmp_7_25' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1195 [2/4] (6.86ns)   --->   "%tmp_7_26 = fmul half %L1_WEIGHTS_27_load, %p_read_128" [dnn/dnn.cpp:504]   --->   Operation 1195 'hmul' 'tmp_7_26' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1196 [2/4] (6.86ns)   --->   "%tmp_7_27 = fmul half %L1_WEIGHTS_28_load, %p_read_127" [dnn/dnn.cpp:504]   --->   Operation 1196 'hmul' 'tmp_7_27' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1197 [2/4] (6.86ns)   --->   "%tmp_7_28 = fmul half %L1_WEIGHTS_29_load, %p_read_126" [dnn/dnn.cpp:504]   --->   Operation 1197 'hmul' 'tmp_7_28' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1198 [2/4] (6.86ns)   --->   "%tmp_7_29 = fmul half %L1_WEIGHTS_30_load, %p_read_125" [dnn/dnn.cpp:504]   --->   Operation 1198 'hmul' 'tmp_7_29' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1199 [2/4] (6.86ns)   --->   "%tmp_7_30 = fmul half %L1_WEIGHTS_31_load, %p_read_124" [dnn/dnn.cpp:504]   --->   Operation 1199 'hmul' 'tmp_7_30' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1200 [2/4] (6.86ns)   --->   "%tmp_7_31 = fmul half %L1_WEIGHTS_32_load, %p_read_123" [dnn/dnn.cpp:504]   --->   Operation 1200 'hmul' 'tmp_7_31' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1201 [2/4] (6.86ns)   --->   "%tmp_7_32 = fmul half %L1_WEIGHTS_33_load, %p_read_122" [dnn/dnn.cpp:504]   --->   Operation 1201 'hmul' 'tmp_7_32' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1202 [2/4] (6.86ns)   --->   "%tmp_7_33 = fmul half %L1_WEIGHTS_34_load, %p_read_121" [dnn/dnn.cpp:504]   --->   Operation 1202 'hmul' 'tmp_7_33' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1203 [2/4] (6.86ns)   --->   "%tmp_7_34 = fmul half %L1_WEIGHTS_35_load, %p_read_120" [dnn/dnn.cpp:504]   --->   Operation 1203 'hmul' 'tmp_7_34' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1204 [2/4] (6.86ns)   --->   "%tmp_7_35 = fmul half %L1_WEIGHTS_36_load, %p_read_119" [dnn/dnn.cpp:504]   --->   Operation 1204 'hmul' 'tmp_7_35' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1205 [2/4] (6.86ns)   --->   "%tmp_7_36 = fmul half %L1_WEIGHTS_37_load, %p_read_118" [dnn/dnn.cpp:504]   --->   Operation 1205 'hmul' 'tmp_7_36' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1206 [2/4] (6.86ns)   --->   "%tmp_7_37 = fmul half %L1_WEIGHTS_38_load, %p_read_117" [dnn/dnn.cpp:504]   --->   Operation 1206 'hmul' 'tmp_7_37' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1207 [2/4] (6.86ns)   --->   "%tmp_7_38 = fmul half %L1_WEIGHTS_39_load, %p_read_116" [dnn/dnn.cpp:504]   --->   Operation 1207 'hmul' 'tmp_7_38' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1208 [2/4] (6.86ns)   --->   "%tmp_7_39 = fmul half %L1_WEIGHTS_40_load, %p_read_115" [dnn/dnn.cpp:504]   --->   Operation 1208 'hmul' 'tmp_7_39' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1209 [2/4] (6.86ns)   --->   "%tmp_7_40 = fmul half %L1_WEIGHTS_41_load, %p_read_114" [dnn/dnn.cpp:504]   --->   Operation 1209 'hmul' 'tmp_7_40' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1210 [2/4] (6.86ns)   --->   "%tmp_7_41 = fmul half %L1_WEIGHTS_42_load, %p_read_113" [dnn/dnn.cpp:504]   --->   Operation 1210 'hmul' 'tmp_7_41' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1211 [2/4] (6.86ns)   --->   "%tmp_7_42 = fmul half %L1_WEIGHTS_43_load, %p_read_112" [dnn/dnn.cpp:504]   --->   Operation 1211 'hmul' 'tmp_7_42' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1212 [2/4] (6.86ns)   --->   "%tmp_7_43 = fmul half %L1_WEIGHTS_44_load, %p_read_111" [dnn/dnn.cpp:504]   --->   Operation 1212 'hmul' 'tmp_7_43' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1213 [2/4] (6.86ns)   --->   "%tmp_7_44 = fmul half %L1_WEIGHTS_45_load, %p_read_110" [dnn/dnn.cpp:504]   --->   Operation 1213 'hmul' 'tmp_7_44' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1214 [2/4] (6.86ns)   --->   "%tmp_7_45 = fmul half %L1_WEIGHTS_46_load, %p_read_109" [dnn/dnn.cpp:504]   --->   Operation 1214 'hmul' 'tmp_7_45' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1215 [2/4] (6.86ns)   --->   "%tmp_7_46 = fmul half %L1_WEIGHTS_47_load, %p_read_108" [dnn/dnn.cpp:504]   --->   Operation 1215 'hmul' 'tmp_7_46' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1216 [2/4] (6.86ns)   --->   "%tmp_7_47 = fmul half %L1_WEIGHTS_48_load, %p_read_107" [dnn/dnn.cpp:504]   --->   Operation 1216 'hmul' 'tmp_7_47' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1217 [2/4] (6.86ns)   --->   "%tmp_7_48 = fmul half %L1_WEIGHTS_49_load, %p_read_106" [dnn/dnn.cpp:504]   --->   Operation 1217 'hmul' 'tmp_7_48' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1218 [2/4] (6.86ns)   --->   "%tmp_7_49 = fmul half %L1_WEIGHTS_50_load, %p_read_105" [dnn/dnn.cpp:504]   --->   Operation 1218 'hmul' 'tmp_7_49' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1219 [2/4] (6.86ns)   --->   "%tmp_7_50 = fmul half %L1_WEIGHTS_51_load, %p_read_104" [dnn/dnn.cpp:504]   --->   Operation 1219 'hmul' 'tmp_7_50' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1220 [3/4] (6.86ns)   --->   "%tmp_7_51 = fmul half %L1_WEIGHTS_52_load, %p_read_103" [dnn/dnn.cpp:504]   --->   Operation 1220 'hmul' 'tmp_7_51' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1221 [3/4] (6.86ns)   --->   "%tmp_7_52 = fmul half %L1_WEIGHTS_53_load, %p_read_102" [dnn/dnn.cpp:504]   --->   Operation 1221 'hmul' 'tmp_7_52' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1222 [3/4] (6.86ns)   --->   "%tmp_7_53 = fmul half %L1_WEIGHTS_54_load, %p_read_101" [dnn/dnn.cpp:504]   --->   Operation 1222 'hmul' 'tmp_7_53' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1223 [3/4] (6.86ns)   --->   "%tmp_7_54 = fmul half %L1_WEIGHTS_55_load, %p_read_100" [dnn/dnn.cpp:504]   --->   Operation 1223 'hmul' 'tmp_7_54' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1224 [3/4] (6.86ns)   --->   "%tmp_7_55 = fmul half %L1_WEIGHTS_56_load, %p_read_99" [dnn/dnn.cpp:504]   --->   Operation 1224 'hmul' 'tmp_7_55' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1225 [3/4] (6.86ns)   --->   "%tmp_7_56 = fmul half %L1_WEIGHTS_57_load, %p_read_98" [dnn/dnn.cpp:504]   --->   Operation 1225 'hmul' 'tmp_7_56' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1226 [3/4] (6.86ns)   --->   "%tmp_7_57 = fmul half %L1_WEIGHTS_58_load, %p_read_97" [dnn/dnn.cpp:504]   --->   Operation 1226 'hmul' 'tmp_7_57' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1227 [3/4] (6.86ns)   --->   "%tmp_7_58 = fmul half %L1_WEIGHTS_59_load, %p_read_96" [dnn/dnn.cpp:504]   --->   Operation 1227 'hmul' 'tmp_7_58' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1228 [3/4] (6.86ns)   --->   "%tmp_7_59 = fmul half %L1_WEIGHTS_60_load, %p_read_95" [dnn/dnn.cpp:504]   --->   Operation 1228 'hmul' 'tmp_7_59' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1229 [3/4] (6.86ns)   --->   "%tmp_7_60 = fmul half %L1_WEIGHTS_61_load, %p_read_94" [dnn/dnn.cpp:504]   --->   Operation 1229 'hmul' 'tmp_7_60' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1230 [3/4] (6.86ns)   --->   "%tmp_7_61 = fmul half %L1_WEIGHTS_62_load, %p_read_93" [dnn/dnn.cpp:504]   --->   Operation 1230 'hmul' 'tmp_7_61' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1231 [3/4] (6.86ns)   --->   "%tmp_7_62 = fmul half %L1_WEIGHTS_63_load, %p_read_92" [dnn/dnn.cpp:504]   --->   Operation 1231 'hmul' 'tmp_7_62' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1232 [3/4] (6.86ns)   --->   "%tmp_7_63 = fmul half %L1_WEIGHTS_64_load, %p_read_91" [dnn/dnn.cpp:504]   --->   Operation 1232 'hmul' 'tmp_7_63' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1233 [3/4] (6.86ns)   --->   "%tmp_7_64 = fmul half %L1_WEIGHTS_65_load, %p_read_90" [dnn/dnn.cpp:504]   --->   Operation 1233 'hmul' 'tmp_7_64' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [3/4] (6.86ns)   --->   "%tmp_7_65 = fmul half %L1_WEIGHTS_66_load, %p_read_89" [dnn/dnn.cpp:504]   --->   Operation 1234 'hmul' 'tmp_7_65' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1235 [3/4] (6.86ns)   --->   "%tmp_7_66 = fmul half %L1_WEIGHTS_67_load, %p_read_88" [dnn/dnn.cpp:504]   --->   Operation 1235 'hmul' 'tmp_7_66' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1236 [3/4] (6.86ns)   --->   "%tmp_7_67 = fmul half %L1_WEIGHTS_68_load, %p_read_87" [dnn/dnn.cpp:504]   --->   Operation 1236 'hmul' 'tmp_7_67' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [3/4] (6.86ns)   --->   "%tmp_7_68 = fmul half %L1_WEIGHTS_69_load, %p_read_86" [dnn/dnn.cpp:504]   --->   Operation 1237 'hmul' 'tmp_7_68' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1238 [3/4] (6.86ns)   --->   "%tmp_7_69 = fmul half %L1_WEIGHTS_70_load, %p_read_85" [dnn/dnn.cpp:504]   --->   Operation 1238 'hmul' 'tmp_7_69' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [3/4] (6.86ns)   --->   "%tmp_7_70 = fmul half %L1_WEIGHTS_71_load, %p_read_84" [dnn/dnn.cpp:504]   --->   Operation 1239 'hmul' 'tmp_7_70' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1240 [3/4] (6.86ns)   --->   "%tmp_7_71 = fmul half %L1_WEIGHTS_72_load, %p_read_83" [dnn/dnn.cpp:504]   --->   Operation 1240 'hmul' 'tmp_7_71' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1241 [3/4] (6.86ns)   --->   "%tmp_7_72 = fmul half %L1_WEIGHTS_73_load, %p_read_82" [dnn/dnn.cpp:504]   --->   Operation 1241 'hmul' 'tmp_7_72' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1242 [3/4] (6.86ns)   --->   "%tmp_7_73 = fmul half %L1_WEIGHTS_74_load, %p_read_81" [dnn/dnn.cpp:504]   --->   Operation 1242 'hmul' 'tmp_7_73' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [3/4] (6.86ns)   --->   "%tmp_7_74 = fmul half %L1_WEIGHTS_75_load, %p_read_80" [dnn/dnn.cpp:504]   --->   Operation 1243 'hmul' 'tmp_7_74' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [3/4] (6.86ns)   --->   "%tmp_7_75 = fmul half %L1_WEIGHTS_76_load, %p_read_79" [dnn/dnn.cpp:504]   --->   Operation 1244 'hmul' 'tmp_7_75' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [3/4] (6.86ns)   --->   "%tmp_7_76 = fmul half %L1_WEIGHTS_77_load, %p_read_78" [dnn/dnn.cpp:504]   --->   Operation 1245 'hmul' 'tmp_7_76' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1246 [4/4] (6.86ns)   --->   "%tmp_7_77 = fmul half %L1_WEIGHTS_78_load, %p_read_77" [dnn/dnn.cpp:504]   --->   Operation 1246 'hmul' 'tmp_7_77' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1247 [4/4] (6.86ns)   --->   "%tmp_7_78 = fmul half %L1_WEIGHTS_79_load, %p_read_76" [dnn/dnn.cpp:504]   --->   Operation 1247 'hmul' 'tmp_7_78' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1248 [4/4] (6.86ns)   --->   "%tmp_7_79 = fmul half %L1_WEIGHTS_80_load, %p_read_75" [dnn/dnn.cpp:504]   --->   Operation 1248 'hmul' 'tmp_7_79' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [4/4] (6.86ns)   --->   "%tmp_7_80 = fmul half %L1_WEIGHTS_81_load, %p_read_74" [dnn/dnn.cpp:504]   --->   Operation 1249 'hmul' 'tmp_7_80' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [4/4] (6.86ns)   --->   "%tmp_7_81 = fmul half %L1_WEIGHTS_82_load, %p_read_73" [dnn/dnn.cpp:504]   --->   Operation 1250 'hmul' 'tmp_7_81' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [4/4] (6.86ns)   --->   "%tmp_7_82 = fmul half %L1_WEIGHTS_83_load, %p_read_72" [dnn/dnn.cpp:504]   --->   Operation 1251 'hmul' 'tmp_7_82' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1252 [4/4] (6.86ns)   --->   "%tmp_7_83 = fmul half %L1_WEIGHTS_84_load, %p_read_71" [dnn/dnn.cpp:504]   --->   Operation 1252 'hmul' 'tmp_7_83' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1253 [4/4] (6.86ns)   --->   "%tmp_7_84 = fmul half %L1_WEIGHTS_85_load, %p_read_70" [dnn/dnn.cpp:504]   --->   Operation 1253 'hmul' 'tmp_7_84' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [4/4] (6.86ns)   --->   "%tmp_7_85 = fmul half %L1_WEIGHTS_86_load, %p_read_69" [dnn/dnn.cpp:504]   --->   Operation 1254 'hmul' 'tmp_7_85' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [4/4] (6.86ns)   --->   "%tmp_7_86 = fmul half %L1_WEIGHTS_87_load, %p_read_68" [dnn/dnn.cpp:504]   --->   Operation 1255 'hmul' 'tmp_7_86' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1256 [4/4] (6.86ns)   --->   "%tmp_7_87 = fmul half %L1_WEIGHTS_88_load, %p_read_67" [dnn/dnn.cpp:504]   --->   Operation 1256 'hmul' 'tmp_7_87' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [4/4] (6.86ns)   --->   "%tmp_7_88 = fmul half %L1_WEIGHTS_89_load, %p_read_66" [dnn/dnn.cpp:504]   --->   Operation 1257 'hmul' 'tmp_7_88' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [4/4] (6.86ns)   --->   "%tmp_7_89 = fmul half %L1_WEIGHTS_90_load, %p_read_65" [dnn/dnn.cpp:504]   --->   Operation 1258 'hmul' 'tmp_7_89' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1259 [4/4] (6.86ns)   --->   "%tmp_7_90 = fmul half %L1_WEIGHTS_91_load, %p_read_64" [dnn/dnn.cpp:504]   --->   Operation 1259 'hmul' 'tmp_7_90' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1260 [4/4] (6.86ns)   --->   "%tmp_7_91 = fmul half %L1_WEIGHTS_92_load, %p_read_63" [dnn/dnn.cpp:504]   --->   Operation 1260 'hmul' 'tmp_7_91' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [4/4] (6.86ns)   --->   "%tmp_7_92 = fmul half %L1_WEIGHTS_93_load, %p_read_62" [dnn/dnn.cpp:504]   --->   Operation 1261 'hmul' 'tmp_7_92' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1262 [4/4] (6.86ns)   --->   "%tmp_7_93 = fmul half %L1_WEIGHTS_94_load, %p_read_61" [dnn/dnn.cpp:504]   --->   Operation 1262 'hmul' 'tmp_7_93' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1263 [4/4] (6.86ns)   --->   "%tmp_7_94 = fmul half %L1_WEIGHTS_95_load, %p_read_60" [dnn/dnn.cpp:504]   --->   Operation 1263 'hmul' 'tmp_7_94' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1264 [4/4] (6.86ns)   --->   "%tmp_7_95 = fmul half %L1_WEIGHTS_96_load, %p_read_59" [dnn/dnn.cpp:504]   --->   Operation 1264 'hmul' 'tmp_7_95' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1265 [4/4] (6.86ns)   --->   "%tmp_7_96 = fmul half %L1_WEIGHTS_97_load, %p_read_58" [dnn/dnn.cpp:504]   --->   Operation 1265 'hmul' 'tmp_7_96' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1266 [4/4] (6.86ns)   --->   "%tmp_7_97 = fmul half %L1_WEIGHTS_98_load, %p_read_57" [dnn/dnn.cpp:504]   --->   Operation 1266 'hmul' 'tmp_7_97' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1267 [4/4] (6.86ns)   --->   "%tmp_7_98 = fmul half %L1_WEIGHTS_99_load, %p_read_56" [dnn/dnn.cpp:504]   --->   Operation 1267 'hmul' 'tmp_7_98' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1268 [4/4] (6.86ns)   --->   "%tmp_7_99 = fmul half %L1_WEIGHTS_104_load, %p_read_55" [dnn/dnn.cpp:504]   --->   Operation 1268 'hmul' 'tmp_7_99' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1269 [4/4] (6.86ns)   --->   "%tmp_7_100 = fmul half %L1_WEIGHTS_103_load, %p_read_54" [dnn/dnn.cpp:504]   --->   Operation 1269 'hmul' 'tmp_7_100' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1270 [4/4] (6.86ns)   --->   "%tmp_7_101 = fmul half %L1_WEIGHTS_102_load, %p_read_53" [dnn/dnn.cpp:504]   --->   Operation 1270 'hmul' 'tmp_7_101' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1271 [4/4] (6.86ns)   --->   "%tmp_7_102 = fmul half %L1_WEIGHTS_load, %p_read_52" [dnn/dnn.cpp:504]   --->   Operation 1271 'hmul' 'tmp_7_102' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.61>
ST_8 : Operation 1272 [5/5] (7.61ns)   --->   "%before_relu_2 = fadd half %before_relu, %tmp_7" [dnn/dnn.cpp:504]   --->   Operation 1272 'hadd' 'before_relu_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [1/4] (6.86ns)   --->   "%tmp_7_25 = fmul half %L1_WEIGHTS_26_load, %p_read_129" [dnn/dnn.cpp:504]   --->   Operation 1273 'hmul' 'tmp_7_25' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1274 [1/4] (6.86ns)   --->   "%tmp_7_26 = fmul half %L1_WEIGHTS_27_load, %p_read_128" [dnn/dnn.cpp:504]   --->   Operation 1274 'hmul' 'tmp_7_26' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1275 [1/4] (6.86ns)   --->   "%tmp_7_27 = fmul half %L1_WEIGHTS_28_load, %p_read_127" [dnn/dnn.cpp:504]   --->   Operation 1275 'hmul' 'tmp_7_27' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1276 [1/4] (6.86ns)   --->   "%tmp_7_28 = fmul half %L1_WEIGHTS_29_load, %p_read_126" [dnn/dnn.cpp:504]   --->   Operation 1276 'hmul' 'tmp_7_28' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1277 [1/4] (6.86ns)   --->   "%tmp_7_29 = fmul half %L1_WEIGHTS_30_load, %p_read_125" [dnn/dnn.cpp:504]   --->   Operation 1277 'hmul' 'tmp_7_29' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1278 [1/4] (6.86ns)   --->   "%tmp_7_30 = fmul half %L1_WEIGHTS_31_load, %p_read_124" [dnn/dnn.cpp:504]   --->   Operation 1278 'hmul' 'tmp_7_30' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1279 [1/4] (6.86ns)   --->   "%tmp_7_31 = fmul half %L1_WEIGHTS_32_load, %p_read_123" [dnn/dnn.cpp:504]   --->   Operation 1279 'hmul' 'tmp_7_31' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1280 [1/4] (6.86ns)   --->   "%tmp_7_32 = fmul half %L1_WEIGHTS_33_load, %p_read_122" [dnn/dnn.cpp:504]   --->   Operation 1280 'hmul' 'tmp_7_32' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1281 [1/4] (6.86ns)   --->   "%tmp_7_33 = fmul half %L1_WEIGHTS_34_load, %p_read_121" [dnn/dnn.cpp:504]   --->   Operation 1281 'hmul' 'tmp_7_33' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [1/4] (6.86ns)   --->   "%tmp_7_34 = fmul half %L1_WEIGHTS_35_load, %p_read_120" [dnn/dnn.cpp:504]   --->   Operation 1282 'hmul' 'tmp_7_34' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1283 [1/4] (6.86ns)   --->   "%tmp_7_35 = fmul half %L1_WEIGHTS_36_load, %p_read_119" [dnn/dnn.cpp:504]   --->   Operation 1283 'hmul' 'tmp_7_35' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1284 [1/4] (6.86ns)   --->   "%tmp_7_36 = fmul half %L1_WEIGHTS_37_load, %p_read_118" [dnn/dnn.cpp:504]   --->   Operation 1284 'hmul' 'tmp_7_36' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1285 [1/4] (6.86ns)   --->   "%tmp_7_37 = fmul half %L1_WEIGHTS_38_load, %p_read_117" [dnn/dnn.cpp:504]   --->   Operation 1285 'hmul' 'tmp_7_37' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1286 [1/4] (6.86ns)   --->   "%tmp_7_38 = fmul half %L1_WEIGHTS_39_load, %p_read_116" [dnn/dnn.cpp:504]   --->   Operation 1286 'hmul' 'tmp_7_38' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/4] (6.86ns)   --->   "%tmp_7_39 = fmul half %L1_WEIGHTS_40_load, %p_read_115" [dnn/dnn.cpp:504]   --->   Operation 1287 'hmul' 'tmp_7_39' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1288 [1/4] (6.86ns)   --->   "%tmp_7_40 = fmul half %L1_WEIGHTS_41_load, %p_read_114" [dnn/dnn.cpp:504]   --->   Operation 1288 'hmul' 'tmp_7_40' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1289 [1/4] (6.86ns)   --->   "%tmp_7_41 = fmul half %L1_WEIGHTS_42_load, %p_read_113" [dnn/dnn.cpp:504]   --->   Operation 1289 'hmul' 'tmp_7_41' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1290 [1/4] (6.86ns)   --->   "%tmp_7_42 = fmul half %L1_WEIGHTS_43_load, %p_read_112" [dnn/dnn.cpp:504]   --->   Operation 1290 'hmul' 'tmp_7_42' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1291 [1/4] (6.86ns)   --->   "%tmp_7_43 = fmul half %L1_WEIGHTS_44_load, %p_read_111" [dnn/dnn.cpp:504]   --->   Operation 1291 'hmul' 'tmp_7_43' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1292 [1/4] (6.86ns)   --->   "%tmp_7_44 = fmul half %L1_WEIGHTS_45_load, %p_read_110" [dnn/dnn.cpp:504]   --->   Operation 1292 'hmul' 'tmp_7_44' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1293 [1/4] (6.86ns)   --->   "%tmp_7_45 = fmul half %L1_WEIGHTS_46_load, %p_read_109" [dnn/dnn.cpp:504]   --->   Operation 1293 'hmul' 'tmp_7_45' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1294 [1/4] (6.86ns)   --->   "%tmp_7_46 = fmul half %L1_WEIGHTS_47_load, %p_read_108" [dnn/dnn.cpp:504]   --->   Operation 1294 'hmul' 'tmp_7_46' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1295 [1/4] (6.86ns)   --->   "%tmp_7_47 = fmul half %L1_WEIGHTS_48_load, %p_read_107" [dnn/dnn.cpp:504]   --->   Operation 1295 'hmul' 'tmp_7_47' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1296 [1/4] (6.86ns)   --->   "%tmp_7_48 = fmul half %L1_WEIGHTS_49_load, %p_read_106" [dnn/dnn.cpp:504]   --->   Operation 1296 'hmul' 'tmp_7_48' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1297 [1/4] (6.86ns)   --->   "%tmp_7_49 = fmul half %L1_WEIGHTS_50_load, %p_read_105" [dnn/dnn.cpp:504]   --->   Operation 1297 'hmul' 'tmp_7_49' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1298 [1/4] (6.86ns)   --->   "%tmp_7_50 = fmul half %L1_WEIGHTS_51_load, %p_read_104" [dnn/dnn.cpp:504]   --->   Operation 1298 'hmul' 'tmp_7_50' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1299 [2/4] (6.86ns)   --->   "%tmp_7_51 = fmul half %L1_WEIGHTS_52_load, %p_read_103" [dnn/dnn.cpp:504]   --->   Operation 1299 'hmul' 'tmp_7_51' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [2/4] (6.86ns)   --->   "%tmp_7_52 = fmul half %L1_WEIGHTS_53_load, %p_read_102" [dnn/dnn.cpp:504]   --->   Operation 1300 'hmul' 'tmp_7_52' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1301 [2/4] (6.86ns)   --->   "%tmp_7_53 = fmul half %L1_WEIGHTS_54_load, %p_read_101" [dnn/dnn.cpp:504]   --->   Operation 1301 'hmul' 'tmp_7_53' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1302 [2/4] (6.86ns)   --->   "%tmp_7_54 = fmul half %L1_WEIGHTS_55_load, %p_read_100" [dnn/dnn.cpp:504]   --->   Operation 1302 'hmul' 'tmp_7_54' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1303 [2/4] (6.86ns)   --->   "%tmp_7_55 = fmul half %L1_WEIGHTS_56_load, %p_read_99" [dnn/dnn.cpp:504]   --->   Operation 1303 'hmul' 'tmp_7_55' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1304 [2/4] (6.86ns)   --->   "%tmp_7_56 = fmul half %L1_WEIGHTS_57_load, %p_read_98" [dnn/dnn.cpp:504]   --->   Operation 1304 'hmul' 'tmp_7_56' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [2/4] (6.86ns)   --->   "%tmp_7_57 = fmul half %L1_WEIGHTS_58_load, %p_read_97" [dnn/dnn.cpp:504]   --->   Operation 1305 'hmul' 'tmp_7_57' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1306 [2/4] (6.86ns)   --->   "%tmp_7_58 = fmul half %L1_WEIGHTS_59_load, %p_read_96" [dnn/dnn.cpp:504]   --->   Operation 1306 'hmul' 'tmp_7_58' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1307 [2/4] (6.86ns)   --->   "%tmp_7_59 = fmul half %L1_WEIGHTS_60_load, %p_read_95" [dnn/dnn.cpp:504]   --->   Operation 1307 'hmul' 'tmp_7_59' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1308 [2/4] (6.86ns)   --->   "%tmp_7_60 = fmul half %L1_WEIGHTS_61_load, %p_read_94" [dnn/dnn.cpp:504]   --->   Operation 1308 'hmul' 'tmp_7_60' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [2/4] (6.86ns)   --->   "%tmp_7_61 = fmul half %L1_WEIGHTS_62_load, %p_read_93" [dnn/dnn.cpp:504]   --->   Operation 1309 'hmul' 'tmp_7_61' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1310 [2/4] (6.86ns)   --->   "%tmp_7_62 = fmul half %L1_WEIGHTS_63_load, %p_read_92" [dnn/dnn.cpp:504]   --->   Operation 1310 'hmul' 'tmp_7_62' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1311 [2/4] (6.86ns)   --->   "%tmp_7_63 = fmul half %L1_WEIGHTS_64_load, %p_read_91" [dnn/dnn.cpp:504]   --->   Operation 1311 'hmul' 'tmp_7_63' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [2/4] (6.86ns)   --->   "%tmp_7_64 = fmul half %L1_WEIGHTS_65_load, %p_read_90" [dnn/dnn.cpp:504]   --->   Operation 1312 'hmul' 'tmp_7_64' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1313 [2/4] (6.86ns)   --->   "%tmp_7_65 = fmul half %L1_WEIGHTS_66_load, %p_read_89" [dnn/dnn.cpp:504]   --->   Operation 1313 'hmul' 'tmp_7_65' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [2/4] (6.86ns)   --->   "%tmp_7_66 = fmul half %L1_WEIGHTS_67_load, %p_read_88" [dnn/dnn.cpp:504]   --->   Operation 1314 'hmul' 'tmp_7_66' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1315 [2/4] (6.86ns)   --->   "%tmp_7_67 = fmul half %L1_WEIGHTS_68_load, %p_read_87" [dnn/dnn.cpp:504]   --->   Operation 1315 'hmul' 'tmp_7_67' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1316 [2/4] (6.86ns)   --->   "%tmp_7_68 = fmul half %L1_WEIGHTS_69_load, %p_read_86" [dnn/dnn.cpp:504]   --->   Operation 1316 'hmul' 'tmp_7_68' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1317 [2/4] (6.86ns)   --->   "%tmp_7_69 = fmul half %L1_WEIGHTS_70_load, %p_read_85" [dnn/dnn.cpp:504]   --->   Operation 1317 'hmul' 'tmp_7_69' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1318 [2/4] (6.86ns)   --->   "%tmp_7_70 = fmul half %L1_WEIGHTS_71_load, %p_read_84" [dnn/dnn.cpp:504]   --->   Operation 1318 'hmul' 'tmp_7_70' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1319 [2/4] (6.86ns)   --->   "%tmp_7_71 = fmul half %L1_WEIGHTS_72_load, %p_read_83" [dnn/dnn.cpp:504]   --->   Operation 1319 'hmul' 'tmp_7_71' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1320 [2/4] (6.86ns)   --->   "%tmp_7_72 = fmul half %L1_WEIGHTS_73_load, %p_read_82" [dnn/dnn.cpp:504]   --->   Operation 1320 'hmul' 'tmp_7_72' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1321 [2/4] (6.86ns)   --->   "%tmp_7_73 = fmul half %L1_WEIGHTS_74_load, %p_read_81" [dnn/dnn.cpp:504]   --->   Operation 1321 'hmul' 'tmp_7_73' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1322 [2/4] (6.86ns)   --->   "%tmp_7_74 = fmul half %L1_WEIGHTS_75_load, %p_read_80" [dnn/dnn.cpp:504]   --->   Operation 1322 'hmul' 'tmp_7_74' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1323 [2/4] (6.86ns)   --->   "%tmp_7_75 = fmul half %L1_WEIGHTS_76_load, %p_read_79" [dnn/dnn.cpp:504]   --->   Operation 1323 'hmul' 'tmp_7_75' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1324 [2/4] (6.86ns)   --->   "%tmp_7_76 = fmul half %L1_WEIGHTS_77_load, %p_read_78" [dnn/dnn.cpp:504]   --->   Operation 1324 'hmul' 'tmp_7_76' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1325 [3/4] (6.86ns)   --->   "%tmp_7_77 = fmul half %L1_WEIGHTS_78_load, %p_read_77" [dnn/dnn.cpp:504]   --->   Operation 1325 'hmul' 'tmp_7_77' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1326 [3/4] (6.86ns)   --->   "%tmp_7_78 = fmul half %L1_WEIGHTS_79_load, %p_read_76" [dnn/dnn.cpp:504]   --->   Operation 1326 'hmul' 'tmp_7_78' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1327 [3/4] (6.86ns)   --->   "%tmp_7_79 = fmul half %L1_WEIGHTS_80_load, %p_read_75" [dnn/dnn.cpp:504]   --->   Operation 1327 'hmul' 'tmp_7_79' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1328 [3/4] (6.86ns)   --->   "%tmp_7_80 = fmul half %L1_WEIGHTS_81_load, %p_read_74" [dnn/dnn.cpp:504]   --->   Operation 1328 'hmul' 'tmp_7_80' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [3/4] (6.86ns)   --->   "%tmp_7_81 = fmul half %L1_WEIGHTS_82_load, %p_read_73" [dnn/dnn.cpp:504]   --->   Operation 1329 'hmul' 'tmp_7_81' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1330 [3/4] (6.86ns)   --->   "%tmp_7_82 = fmul half %L1_WEIGHTS_83_load, %p_read_72" [dnn/dnn.cpp:504]   --->   Operation 1330 'hmul' 'tmp_7_82' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1331 [3/4] (6.86ns)   --->   "%tmp_7_83 = fmul half %L1_WEIGHTS_84_load, %p_read_71" [dnn/dnn.cpp:504]   --->   Operation 1331 'hmul' 'tmp_7_83' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [3/4] (6.86ns)   --->   "%tmp_7_84 = fmul half %L1_WEIGHTS_85_load, %p_read_70" [dnn/dnn.cpp:504]   --->   Operation 1332 'hmul' 'tmp_7_84' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1333 [3/4] (6.86ns)   --->   "%tmp_7_85 = fmul half %L1_WEIGHTS_86_load, %p_read_69" [dnn/dnn.cpp:504]   --->   Operation 1333 'hmul' 'tmp_7_85' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1334 [3/4] (6.86ns)   --->   "%tmp_7_86 = fmul half %L1_WEIGHTS_87_load, %p_read_68" [dnn/dnn.cpp:504]   --->   Operation 1334 'hmul' 'tmp_7_86' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1335 [3/4] (6.86ns)   --->   "%tmp_7_87 = fmul half %L1_WEIGHTS_88_load, %p_read_67" [dnn/dnn.cpp:504]   --->   Operation 1335 'hmul' 'tmp_7_87' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [3/4] (6.86ns)   --->   "%tmp_7_88 = fmul half %L1_WEIGHTS_89_load, %p_read_66" [dnn/dnn.cpp:504]   --->   Operation 1336 'hmul' 'tmp_7_88' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1337 [3/4] (6.86ns)   --->   "%tmp_7_89 = fmul half %L1_WEIGHTS_90_load, %p_read_65" [dnn/dnn.cpp:504]   --->   Operation 1337 'hmul' 'tmp_7_89' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1338 [3/4] (6.86ns)   --->   "%tmp_7_90 = fmul half %L1_WEIGHTS_91_load, %p_read_64" [dnn/dnn.cpp:504]   --->   Operation 1338 'hmul' 'tmp_7_90' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1339 [3/4] (6.86ns)   --->   "%tmp_7_91 = fmul half %L1_WEIGHTS_92_load, %p_read_63" [dnn/dnn.cpp:504]   --->   Operation 1339 'hmul' 'tmp_7_91' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1340 [3/4] (6.86ns)   --->   "%tmp_7_92 = fmul half %L1_WEIGHTS_93_load, %p_read_62" [dnn/dnn.cpp:504]   --->   Operation 1340 'hmul' 'tmp_7_92' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [3/4] (6.86ns)   --->   "%tmp_7_93 = fmul half %L1_WEIGHTS_94_load, %p_read_61" [dnn/dnn.cpp:504]   --->   Operation 1341 'hmul' 'tmp_7_93' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1342 [3/4] (6.86ns)   --->   "%tmp_7_94 = fmul half %L1_WEIGHTS_95_load, %p_read_60" [dnn/dnn.cpp:504]   --->   Operation 1342 'hmul' 'tmp_7_94' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1343 [3/4] (6.86ns)   --->   "%tmp_7_95 = fmul half %L1_WEIGHTS_96_load, %p_read_59" [dnn/dnn.cpp:504]   --->   Operation 1343 'hmul' 'tmp_7_95' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1344 [3/4] (6.86ns)   --->   "%tmp_7_96 = fmul half %L1_WEIGHTS_97_load, %p_read_58" [dnn/dnn.cpp:504]   --->   Operation 1344 'hmul' 'tmp_7_96' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1345 [3/4] (6.86ns)   --->   "%tmp_7_97 = fmul half %L1_WEIGHTS_98_load, %p_read_57" [dnn/dnn.cpp:504]   --->   Operation 1345 'hmul' 'tmp_7_97' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1346 [3/4] (6.86ns)   --->   "%tmp_7_98 = fmul half %L1_WEIGHTS_99_load, %p_read_56" [dnn/dnn.cpp:504]   --->   Operation 1346 'hmul' 'tmp_7_98' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1347 [3/4] (6.86ns)   --->   "%tmp_7_99 = fmul half %L1_WEIGHTS_104_load, %p_read_55" [dnn/dnn.cpp:504]   --->   Operation 1347 'hmul' 'tmp_7_99' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1348 [3/4] (6.86ns)   --->   "%tmp_7_100 = fmul half %L1_WEIGHTS_103_load, %p_read_54" [dnn/dnn.cpp:504]   --->   Operation 1348 'hmul' 'tmp_7_100' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1349 [3/4] (6.86ns)   --->   "%tmp_7_101 = fmul half %L1_WEIGHTS_102_load, %p_read_53" [dnn/dnn.cpp:504]   --->   Operation 1349 'hmul' 'tmp_7_101' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [3/4] (6.86ns)   --->   "%tmp_7_102 = fmul half %L1_WEIGHTS_load, %p_read_52" [dnn/dnn.cpp:504]   --->   Operation 1350 'hmul' 'tmp_7_102' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.61>
ST_9 : Operation 1351 [4/5] (7.61ns)   --->   "%before_relu_2 = fadd half %before_relu, %tmp_7" [dnn/dnn.cpp:504]   --->   Operation 1351 'hadd' 'before_relu_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1352 [1/4] (6.86ns)   --->   "%tmp_7_51 = fmul half %L1_WEIGHTS_52_load, %p_read_103" [dnn/dnn.cpp:504]   --->   Operation 1352 'hmul' 'tmp_7_51' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1353 [1/4] (6.86ns)   --->   "%tmp_7_52 = fmul half %L1_WEIGHTS_53_load, %p_read_102" [dnn/dnn.cpp:504]   --->   Operation 1353 'hmul' 'tmp_7_52' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1354 [1/4] (6.86ns)   --->   "%tmp_7_53 = fmul half %L1_WEIGHTS_54_load, %p_read_101" [dnn/dnn.cpp:504]   --->   Operation 1354 'hmul' 'tmp_7_53' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1355 [1/4] (6.86ns)   --->   "%tmp_7_54 = fmul half %L1_WEIGHTS_55_load, %p_read_100" [dnn/dnn.cpp:504]   --->   Operation 1355 'hmul' 'tmp_7_54' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1356 [1/4] (6.86ns)   --->   "%tmp_7_55 = fmul half %L1_WEIGHTS_56_load, %p_read_99" [dnn/dnn.cpp:504]   --->   Operation 1356 'hmul' 'tmp_7_55' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1357 [1/4] (6.86ns)   --->   "%tmp_7_56 = fmul half %L1_WEIGHTS_57_load, %p_read_98" [dnn/dnn.cpp:504]   --->   Operation 1357 'hmul' 'tmp_7_56' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1358 [1/4] (6.86ns)   --->   "%tmp_7_57 = fmul half %L1_WEIGHTS_58_load, %p_read_97" [dnn/dnn.cpp:504]   --->   Operation 1358 'hmul' 'tmp_7_57' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1359 [1/4] (6.86ns)   --->   "%tmp_7_58 = fmul half %L1_WEIGHTS_59_load, %p_read_96" [dnn/dnn.cpp:504]   --->   Operation 1359 'hmul' 'tmp_7_58' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1360 [1/4] (6.86ns)   --->   "%tmp_7_59 = fmul half %L1_WEIGHTS_60_load, %p_read_95" [dnn/dnn.cpp:504]   --->   Operation 1360 'hmul' 'tmp_7_59' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1361 [1/4] (6.86ns)   --->   "%tmp_7_60 = fmul half %L1_WEIGHTS_61_load, %p_read_94" [dnn/dnn.cpp:504]   --->   Operation 1361 'hmul' 'tmp_7_60' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1362 [1/4] (6.86ns)   --->   "%tmp_7_61 = fmul half %L1_WEIGHTS_62_load, %p_read_93" [dnn/dnn.cpp:504]   --->   Operation 1362 'hmul' 'tmp_7_61' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1363 [1/4] (6.86ns)   --->   "%tmp_7_62 = fmul half %L1_WEIGHTS_63_load, %p_read_92" [dnn/dnn.cpp:504]   --->   Operation 1363 'hmul' 'tmp_7_62' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1364 [1/4] (6.86ns)   --->   "%tmp_7_63 = fmul half %L1_WEIGHTS_64_load, %p_read_91" [dnn/dnn.cpp:504]   --->   Operation 1364 'hmul' 'tmp_7_63' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1365 [1/4] (6.86ns)   --->   "%tmp_7_64 = fmul half %L1_WEIGHTS_65_load, %p_read_90" [dnn/dnn.cpp:504]   --->   Operation 1365 'hmul' 'tmp_7_64' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1366 [1/4] (6.86ns)   --->   "%tmp_7_65 = fmul half %L1_WEIGHTS_66_load, %p_read_89" [dnn/dnn.cpp:504]   --->   Operation 1366 'hmul' 'tmp_7_65' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1367 [1/4] (6.86ns)   --->   "%tmp_7_66 = fmul half %L1_WEIGHTS_67_load, %p_read_88" [dnn/dnn.cpp:504]   --->   Operation 1367 'hmul' 'tmp_7_66' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1368 [1/4] (6.86ns)   --->   "%tmp_7_67 = fmul half %L1_WEIGHTS_68_load, %p_read_87" [dnn/dnn.cpp:504]   --->   Operation 1368 'hmul' 'tmp_7_67' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1369 [1/4] (6.86ns)   --->   "%tmp_7_68 = fmul half %L1_WEIGHTS_69_load, %p_read_86" [dnn/dnn.cpp:504]   --->   Operation 1369 'hmul' 'tmp_7_68' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1370 [1/4] (6.86ns)   --->   "%tmp_7_69 = fmul half %L1_WEIGHTS_70_load, %p_read_85" [dnn/dnn.cpp:504]   --->   Operation 1370 'hmul' 'tmp_7_69' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1371 [1/4] (6.86ns)   --->   "%tmp_7_70 = fmul half %L1_WEIGHTS_71_load, %p_read_84" [dnn/dnn.cpp:504]   --->   Operation 1371 'hmul' 'tmp_7_70' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1372 [1/4] (6.86ns)   --->   "%tmp_7_71 = fmul half %L1_WEIGHTS_72_load, %p_read_83" [dnn/dnn.cpp:504]   --->   Operation 1372 'hmul' 'tmp_7_71' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1373 [1/4] (6.86ns)   --->   "%tmp_7_72 = fmul half %L1_WEIGHTS_73_load, %p_read_82" [dnn/dnn.cpp:504]   --->   Operation 1373 'hmul' 'tmp_7_72' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1374 [1/4] (6.86ns)   --->   "%tmp_7_73 = fmul half %L1_WEIGHTS_74_load, %p_read_81" [dnn/dnn.cpp:504]   --->   Operation 1374 'hmul' 'tmp_7_73' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1375 [1/4] (6.86ns)   --->   "%tmp_7_74 = fmul half %L1_WEIGHTS_75_load, %p_read_80" [dnn/dnn.cpp:504]   --->   Operation 1375 'hmul' 'tmp_7_74' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1376 [1/4] (6.86ns)   --->   "%tmp_7_75 = fmul half %L1_WEIGHTS_76_load, %p_read_79" [dnn/dnn.cpp:504]   --->   Operation 1376 'hmul' 'tmp_7_75' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1377 [1/4] (6.86ns)   --->   "%tmp_7_76 = fmul half %L1_WEIGHTS_77_load, %p_read_78" [dnn/dnn.cpp:504]   --->   Operation 1377 'hmul' 'tmp_7_76' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [2/4] (6.86ns)   --->   "%tmp_7_77 = fmul half %L1_WEIGHTS_78_load, %p_read_77" [dnn/dnn.cpp:504]   --->   Operation 1378 'hmul' 'tmp_7_77' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1379 [2/4] (6.86ns)   --->   "%tmp_7_78 = fmul half %L1_WEIGHTS_79_load, %p_read_76" [dnn/dnn.cpp:504]   --->   Operation 1379 'hmul' 'tmp_7_78' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1380 [2/4] (6.86ns)   --->   "%tmp_7_79 = fmul half %L1_WEIGHTS_80_load, %p_read_75" [dnn/dnn.cpp:504]   --->   Operation 1380 'hmul' 'tmp_7_79' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1381 [2/4] (6.86ns)   --->   "%tmp_7_80 = fmul half %L1_WEIGHTS_81_load, %p_read_74" [dnn/dnn.cpp:504]   --->   Operation 1381 'hmul' 'tmp_7_80' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1382 [2/4] (6.86ns)   --->   "%tmp_7_81 = fmul half %L1_WEIGHTS_82_load, %p_read_73" [dnn/dnn.cpp:504]   --->   Operation 1382 'hmul' 'tmp_7_81' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1383 [2/4] (6.86ns)   --->   "%tmp_7_82 = fmul half %L1_WEIGHTS_83_load, %p_read_72" [dnn/dnn.cpp:504]   --->   Operation 1383 'hmul' 'tmp_7_82' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1384 [2/4] (6.86ns)   --->   "%tmp_7_83 = fmul half %L1_WEIGHTS_84_load, %p_read_71" [dnn/dnn.cpp:504]   --->   Operation 1384 'hmul' 'tmp_7_83' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1385 [2/4] (6.86ns)   --->   "%tmp_7_84 = fmul half %L1_WEIGHTS_85_load, %p_read_70" [dnn/dnn.cpp:504]   --->   Operation 1385 'hmul' 'tmp_7_84' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1386 [2/4] (6.86ns)   --->   "%tmp_7_85 = fmul half %L1_WEIGHTS_86_load, %p_read_69" [dnn/dnn.cpp:504]   --->   Operation 1386 'hmul' 'tmp_7_85' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1387 [2/4] (6.86ns)   --->   "%tmp_7_86 = fmul half %L1_WEIGHTS_87_load, %p_read_68" [dnn/dnn.cpp:504]   --->   Operation 1387 'hmul' 'tmp_7_86' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1388 [2/4] (6.86ns)   --->   "%tmp_7_87 = fmul half %L1_WEIGHTS_88_load, %p_read_67" [dnn/dnn.cpp:504]   --->   Operation 1388 'hmul' 'tmp_7_87' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1389 [2/4] (6.86ns)   --->   "%tmp_7_88 = fmul half %L1_WEIGHTS_89_load, %p_read_66" [dnn/dnn.cpp:504]   --->   Operation 1389 'hmul' 'tmp_7_88' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1390 [2/4] (6.86ns)   --->   "%tmp_7_89 = fmul half %L1_WEIGHTS_90_load, %p_read_65" [dnn/dnn.cpp:504]   --->   Operation 1390 'hmul' 'tmp_7_89' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1391 [2/4] (6.86ns)   --->   "%tmp_7_90 = fmul half %L1_WEIGHTS_91_load, %p_read_64" [dnn/dnn.cpp:504]   --->   Operation 1391 'hmul' 'tmp_7_90' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1392 [2/4] (6.86ns)   --->   "%tmp_7_91 = fmul half %L1_WEIGHTS_92_load, %p_read_63" [dnn/dnn.cpp:504]   --->   Operation 1392 'hmul' 'tmp_7_91' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1393 [2/4] (6.86ns)   --->   "%tmp_7_92 = fmul half %L1_WEIGHTS_93_load, %p_read_62" [dnn/dnn.cpp:504]   --->   Operation 1393 'hmul' 'tmp_7_92' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1394 [2/4] (6.86ns)   --->   "%tmp_7_93 = fmul half %L1_WEIGHTS_94_load, %p_read_61" [dnn/dnn.cpp:504]   --->   Operation 1394 'hmul' 'tmp_7_93' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1395 [2/4] (6.86ns)   --->   "%tmp_7_94 = fmul half %L1_WEIGHTS_95_load, %p_read_60" [dnn/dnn.cpp:504]   --->   Operation 1395 'hmul' 'tmp_7_94' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1396 [2/4] (6.86ns)   --->   "%tmp_7_95 = fmul half %L1_WEIGHTS_96_load, %p_read_59" [dnn/dnn.cpp:504]   --->   Operation 1396 'hmul' 'tmp_7_95' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1397 [2/4] (6.86ns)   --->   "%tmp_7_96 = fmul half %L1_WEIGHTS_97_load, %p_read_58" [dnn/dnn.cpp:504]   --->   Operation 1397 'hmul' 'tmp_7_96' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1398 [2/4] (6.86ns)   --->   "%tmp_7_97 = fmul half %L1_WEIGHTS_98_load, %p_read_57" [dnn/dnn.cpp:504]   --->   Operation 1398 'hmul' 'tmp_7_97' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1399 [2/4] (6.86ns)   --->   "%tmp_7_98 = fmul half %L1_WEIGHTS_99_load, %p_read_56" [dnn/dnn.cpp:504]   --->   Operation 1399 'hmul' 'tmp_7_98' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1400 [2/4] (6.86ns)   --->   "%tmp_7_99 = fmul half %L1_WEIGHTS_104_load, %p_read_55" [dnn/dnn.cpp:504]   --->   Operation 1400 'hmul' 'tmp_7_99' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1401 [2/4] (6.86ns)   --->   "%tmp_7_100 = fmul half %L1_WEIGHTS_103_load, %p_read_54" [dnn/dnn.cpp:504]   --->   Operation 1401 'hmul' 'tmp_7_100' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1402 [2/4] (6.86ns)   --->   "%tmp_7_101 = fmul half %L1_WEIGHTS_102_load, %p_read_53" [dnn/dnn.cpp:504]   --->   Operation 1402 'hmul' 'tmp_7_101' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1403 [2/4] (6.86ns)   --->   "%tmp_7_102 = fmul half %L1_WEIGHTS_load, %p_read_52" [dnn/dnn.cpp:504]   --->   Operation 1403 'hmul' 'tmp_7_102' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.61>
ST_10 : Operation 1404 [3/5] (7.61ns)   --->   "%before_relu_2 = fadd half %before_relu, %tmp_7" [dnn/dnn.cpp:504]   --->   Operation 1404 'hadd' 'before_relu_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1405 [1/4] (6.86ns)   --->   "%tmp_7_77 = fmul half %L1_WEIGHTS_78_load, %p_read_77" [dnn/dnn.cpp:504]   --->   Operation 1405 'hmul' 'tmp_7_77' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1406 [1/4] (6.86ns)   --->   "%tmp_7_78 = fmul half %L1_WEIGHTS_79_load, %p_read_76" [dnn/dnn.cpp:504]   --->   Operation 1406 'hmul' 'tmp_7_78' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1407 [1/4] (6.86ns)   --->   "%tmp_7_79 = fmul half %L1_WEIGHTS_80_load, %p_read_75" [dnn/dnn.cpp:504]   --->   Operation 1407 'hmul' 'tmp_7_79' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1408 [1/4] (6.86ns)   --->   "%tmp_7_80 = fmul half %L1_WEIGHTS_81_load, %p_read_74" [dnn/dnn.cpp:504]   --->   Operation 1408 'hmul' 'tmp_7_80' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1409 [1/4] (6.86ns)   --->   "%tmp_7_81 = fmul half %L1_WEIGHTS_82_load, %p_read_73" [dnn/dnn.cpp:504]   --->   Operation 1409 'hmul' 'tmp_7_81' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1410 [1/4] (6.86ns)   --->   "%tmp_7_82 = fmul half %L1_WEIGHTS_83_load, %p_read_72" [dnn/dnn.cpp:504]   --->   Operation 1410 'hmul' 'tmp_7_82' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1411 [1/4] (6.86ns)   --->   "%tmp_7_83 = fmul half %L1_WEIGHTS_84_load, %p_read_71" [dnn/dnn.cpp:504]   --->   Operation 1411 'hmul' 'tmp_7_83' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1412 [1/4] (6.86ns)   --->   "%tmp_7_84 = fmul half %L1_WEIGHTS_85_load, %p_read_70" [dnn/dnn.cpp:504]   --->   Operation 1412 'hmul' 'tmp_7_84' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1413 [1/4] (6.86ns)   --->   "%tmp_7_85 = fmul half %L1_WEIGHTS_86_load, %p_read_69" [dnn/dnn.cpp:504]   --->   Operation 1413 'hmul' 'tmp_7_85' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1414 [1/4] (6.86ns)   --->   "%tmp_7_86 = fmul half %L1_WEIGHTS_87_load, %p_read_68" [dnn/dnn.cpp:504]   --->   Operation 1414 'hmul' 'tmp_7_86' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1415 [1/4] (6.86ns)   --->   "%tmp_7_87 = fmul half %L1_WEIGHTS_88_load, %p_read_67" [dnn/dnn.cpp:504]   --->   Operation 1415 'hmul' 'tmp_7_87' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1416 [1/4] (6.86ns)   --->   "%tmp_7_88 = fmul half %L1_WEIGHTS_89_load, %p_read_66" [dnn/dnn.cpp:504]   --->   Operation 1416 'hmul' 'tmp_7_88' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1417 [1/4] (6.86ns)   --->   "%tmp_7_89 = fmul half %L1_WEIGHTS_90_load, %p_read_65" [dnn/dnn.cpp:504]   --->   Operation 1417 'hmul' 'tmp_7_89' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1418 [1/4] (6.86ns)   --->   "%tmp_7_90 = fmul half %L1_WEIGHTS_91_load, %p_read_64" [dnn/dnn.cpp:504]   --->   Operation 1418 'hmul' 'tmp_7_90' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1419 [1/4] (6.86ns)   --->   "%tmp_7_91 = fmul half %L1_WEIGHTS_92_load, %p_read_63" [dnn/dnn.cpp:504]   --->   Operation 1419 'hmul' 'tmp_7_91' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1420 [1/4] (6.86ns)   --->   "%tmp_7_92 = fmul half %L1_WEIGHTS_93_load, %p_read_62" [dnn/dnn.cpp:504]   --->   Operation 1420 'hmul' 'tmp_7_92' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1421 [1/4] (6.86ns)   --->   "%tmp_7_93 = fmul half %L1_WEIGHTS_94_load, %p_read_61" [dnn/dnn.cpp:504]   --->   Operation 1421 'hmul' 'tmp_7_93' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1422 [1/4] (6.86ns)   --->   "%tmp_7_94 = fmul half %L1_WEIGHTS_95_load, %p_read_60" [dnn/dnn.cpp:504]   --->   Operation 1422 'hmul' 'tmp_7_94' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1423 [1/4] (6.86ns)   --->   "%tmp_7_95 = fmul half %L1_WEIGHTS_96_load, %p_read_59" [dnn/dnn.cpp:504]   --->   Operation 1423 'hmul' 'tmp_7_95' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1424 [1/4] (6.86ns)   --->   "%tmp_7_96 = fmul half %L1_WEIGHTS_97_load, %p_read_58" [dnn/dnn.cpp:504]   --->   Operation 1424 'hmul' 'tmp_7_96' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1425 [1/4] (6.86ns)   --->   "%tmp_7_97 = fmul half %L1_WEIGHTS_98_load, %p_read_57" [dnn/dnn.cpp:504]   --->   Operation 1425 'hmul' 'tmp_7_97' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1426 [1/4] (6.86ns)   --->   "%tmp_7_98 = fmul half %L1_WEIGHTS_99_load, %p_read_56" [dnn/dnn.cpp:504]   --->   Operation 1426 'hmul' 'tmp_7_98' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1427 [1/4] (6.86ns)   --->   "%tmp_7_99 = fmul half %L1_WEIGHTS_104_load, %p_read_55" [dnn/dnn.cpp:504]   --->   Operation 1427 'hmul' 'tmp_7_99' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1428 [1/4] (6.86ns)   --->   "%tmp_7_100 = fmul half %L1_WEIGHTS_103_load, %p_read_54" [dnn/dnn.cpp:504]   --->   Operation 1428 'hmul' 'tmp_7_100' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1429 [1/4] (6.86ns)   --->   "%tmp_7_101 = fmul half %L1_WEIGHTS_102_load, %p_read_53" [dnn/dnn.cpp:504]   --->   Operation 1429 'hmul' 'tmp_7_101' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1430 [1/4] (6.86ns)   --->   "%tmp_7_102 = fmul half %L1_WEIGHTS_load, %p_read_52" [dnn/dnn.cpp:504]   --->   Operation 1430 'hmul' 'tmp_7_102' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.61>
ST_11 : Operation 1431 [2/5] (7.61ns)   --->   "%before_relu_2 = fadd half %before_relu, %tmp_7" [dnn/dnn.cpp:504]   --->   Operation 1431 'hadd' 'before_relu_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.61>
ST_12 : Operation 1432 [1/5] (7.61ns)   --->   "%before_relu_2 = fadd half %before_relu, %tmp_7" [dnn/dnn.cpp:504]   --->   Operation 1432 'hadd' 'before_relu_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 1433 [5/5] (7.61ns)   --->   "%before_relu_2_1 = fadd half %before_relu_2, %tmp_7_1" [dnn/dnn.cpp:504]   --->   Operation 1433 'hadd' 'before_relu_2_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 1434 [4/5] (7.61ns)   --->   "%before_relu_2_1 = fadd half %before_relu_2, %tmp_7_1" [dnn/dnn.cpp:504]   --->   Operation 1434 'hadd' 'before_relu_2_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 1435 [3/5] (7.61ns)   --->   "%before_relu_2_1 = fadd half %before_relu_2, %tmp_7_1" [dnn/dnn.cpp:504]   --->   Operation 1435 'hadd' 'before_relu_2_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 1436 [2/5] (7.61ns)   --->   "%before_relu_2_1 = fadd half %before_relu_2, %tmp_7_1" [dnn/dnn.cpp:504]   --->   Operation 1436 'hadd' 'before_relu_2_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 1437 [1/5] (7.61ns)   --->   "%before_relu_2_1 = fadd half %before_relu_2, %tmp_7_1" [dnn/dnn.cpp:504]   --->   Operation 1437 'hadd' 'before_relu_2_1' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.61>
ST_18 : Operation 1438 [5/5] (7.61ns)   --->   "%before_relu_2_2 = fadd half %before_relu_2_1, %tmp_7_2" [dnn/dnn.cpp:504]   --->   Operation 1438 'hadd' 'before_relu_2_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.61>
ST_19 : Operation 1439 [4/5] (7.61ns)   --->   "%before_relu_2_2 = fadd half %before_relu_2_1, %tmp_7_2" [dnn/dnn.cpp:504]   --->   Operation 1439 'hadd' 'before_relu_2_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.61>
ST_20 : Operation 1440 [3/5] (7.61ns)   --->   "%before_relu_2_2 = fadd half %before_relu_2_1, %tmp_7_2" [dnn/dnn.cpp:504]   --->   Operation 1440 'hadd' 'before_relu_2_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.61>
ST_21 : Operation 1441 [2/5] (7.61ns)   --->   "%before_relu_2_2 = fadd half %before_relu_2_1, %tmp_7_2" [dnn/dnn.cpp:504]   --->   Operation 1441 'hadd' 'before_relu_2_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.61>
ST_22 : Operation 1442 [1/5] (7.61ns)   --->   "%before_relu_2_2 = fadd half %before_relu_2_1, %tmp_7_2" [dnn/dnn.cpp:504]   --->   Operation 1442 'hadd' 'before_relu_2_2' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.61>
ST_23 : Operation 1443 [5/5] (7.61ns)   --->   "%before_relu_2_3 = fadd half %before_relu_2_2, %tmp_7_3" [dnn/dnn.cpp:504]   --->   Operation 1443 'hadd' 'before_relu_2_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.61>
ST_24 : Operation 1444 [4/5] (7.61ns)   --->   "%before_relu_2_3 = fadd half %before_relu_2_2, %tmp_7_3" [dnn/dnn.cpp:504]   --->   Operation 1444 'hadd' 'before_relu_2_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.61>
ST_25 : Operation 1445 [3/5] (7.61ns)   --->   "%before_relu_2_3 = fadd half %before_relu_2_2, %tmp_7_3" [dnn/dnn.cpp:504]   --->   Operation 1445 'hadd' 'before_relu_2_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 1446 [2/5] (7.61ns)   --->   "%before_relu_2_3 = fadd half %before_relu_2_2, %tmp_7_3" [dnn/dnn.cpp:504]   --->   Operation 1446 'hadd' 'before_relu_2_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.61>
ST_27 : Operation 1447 [1/5] (7.61ns)   --->   "%before_relu_2_3 = fadd half %before_relu_2_2, %tmp_7_3" [dnn/dnn.cpp:504]   --->   Operation 1447 'hadd' 'before_relu_2_3' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.61>
ST_28 : Operation 1448 [5/5] (7.61ns)   --->   "%before_relu_2_4 = fadd half %before_relu_2_3, %tmp_7_4" [dnn/dnn.cpp:504]   --->   Operation 1448 'hadd' 'before_relu_2_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.61>
ST_29 : Operation 1449 [4/5] (7.61ns)   --->   "%before_relu_2_4 = fadd half %before_relu_2_3, %tmp_7_4" [dnn/dnn.cpp:504]   --->   Operation 1449 'hadd' 'before_relu_2_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.61>
ST_30 : Operation 1450 [3/5] (7.61ns)   --->   "%before_relu_2_4 = fadd half %before_relu_2_3, %tmp_7_4" [dnn/dnn.cpp:504]   --->   Operation 1450 'hadd' 'before_relu_2_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.61>
ST_31 : Operation 1451 [2/5] (7.61ns)   --->   "%before_relu_2_4 = fadd half %before_relu_2_3, %tmp_7_4" [dnn/dnn.cpp:504]   --->   Operation 1451 'hadd' 'before_relu_2_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.61>
ST_32 : Operation 1452 [1/5] (7.61ns)   --->   "%before_relu_2_4 = fadd half %before_relu_2_3, %tmp_7_4" [dnn/dnn.cpp:504]   --->   Operation 1452 'hadd' 'before_relu_2_4' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.61>
ST_33 : Operation 1453 [5/5] (7.61ns)   --->   "%before_relu_2_5 = fadd half %before_relu_2_4, %tmp_7_5" [dnn/dnn.cpp:504]   --->   Operation 1453 'hadd' 'before_relu_2_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.61>
ST_34 : Operation 1454 [4/5] (7.61ns)   --->   "%before_relu_2_5 = fadd half %before_relu_2_4, %tmp_7_5" [dnn/dnn.cpp:504]   --->   Operation 1454 'hadd' 'before_relu_2_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.61>
ST_35 : Operation 1455 [3/5] (7.61ns)   --->   "%before_relu_2_5 = fadd half %before_relu_2_4, %tmp_7_5" [dnn/dnn.cpp:504]   --->   Operation 1455 'hadd' 'before_relu_2_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.61>
ST_36 : Operation 1456 [2/5] (7.61ns)   --->   "%before_relu_2_5 = fadd half %before_relu_2_4, %tmp_7_5" [dnn/dnn.cpp:504]   --->   Operation 1456 'hadd' 'before_relu_2_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.61>
ST_37 : Operation 1457 [1/5] (7.61ns)   --->   "%before_relu_2_5 = fadd half %before_relu_2_4, %tmp_7_5" [dnn/dnn.cpp:504]   --->   Operation 1457 'hadd' 'before_relu_2_5' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.61>
ST_38 : Operation 1458 [5/5] (7.61ns)   --->   "%before_relu_2_6 = fadd half %before_relu_2_5, %tmp_7_6" [dnn/dnn.cpp:504]   --->   Operation 1458 'hadd' 'before_relu_2_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.61>
ST_39 : Operation 1459 [4/5] (7.61ns)   --->   "%before_relu_2_6 = fadd half %before_relu_2_5, %tmp_7_6" [dnn/dnn.cpp:504]   --->   Operation 1459 'hadd' 'before_relu_2_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.61>
ST_40 : Operation 1460 [3/5] (7.61ns)   --->   "%before_relu_2_6 = fadd half %before_relu_2_5, %tmp_7_6" [dnn/dnn.cpp:504]   --->   Operation 1460 'hadd' 'before_relu_2_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.61>
ST_41 : Operation 1461 [2/5] (7.61ns)   --->   "%before_relu_2_6 = fadd half %before_relu_2_5, %tmp_7_6" [dnn/dnn.cpp:504]   --->   Operation 1461 'hadd' 'before_relu_2_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.61>
ST_42 : Operation 1462 [1/5] (7.61ns)   --->   "%before_relu_2_6 = fadd half %before_relu_2_5, %tmp_7_6" [dnn/dnn.cpp:504]   --->   Operation 1462 'hadd' 'before_relu_2_6' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.61>
ST_43 : Operation 1463 [5/5] (7.61ns)   --->   "%before_relu_2_7 = fadd half %before_relu_2_6, %tmp_7_7" [dnn/dnn.cpp:504]   --->   Operation 1463 'hadd' 'before_relu_2_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.61>
ST_44 : Operation 1464 [4/5] (7.61ns)   --->   "%before_relu_2_7 = fadd half %before_relu_2_6, %tmp_7_7" [dnn/dnn.cpp:504]   --->   Operation 1464 'hadd' 'before_relu_2_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.61>
ST_45 : Operation 1465 [3/5] (7.61ns)   --->   "%before_relu_2_7 = fadd half %before_relu_2_6, %tmp_7_7" [dnn/dnn.cpp:504]   --->   Operation 1465 'hadd' 'before_relu_2_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.61>
ST_46 : Operation 1466 [2/5] (7.61ns)   --->   "%before_relu_2_7 = fadd half %before_relu_2_6, %tmp_7_7" [dnn/dnn.cpp:504]   --->   Operation 1466 'hadd' 'before_relu_2_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.61>
ST_47 : Operation 1467 [1/5] (7.61ns)   --->   "%before_relu_2_7 = fadd half %before_relu_2_6, %tmp_7_7" [dnn/dnn.cpp:504]   --->   Operation 1467 'hadd' 'before_relu_2_7' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.61>
ST_48 : Operation 1468 [5/5] (7.61ns)   --->   "%before_relu_2_8 = fadd half %before_relu_2_7, %tmp_7_8" [dnn/dnn.cpp:504]   --->   Operation 1468 'hadd' 'before_relu_2_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.61>
ST_49 : Operation 1469 [4/5] (7.61ns)   --->   "%before_relu_2_8 = fadd half %before_relu_2_7, %tmp_7_8" [dnn/dnn.cpp:504]   --->   Operation 1469 'hadd' 'before_relu_2_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.61>
ST_50 : Operation 1470 [3/5] (7.61ns)   --->   "%before_relu_2_8 = fadd half %before_relu_2_7, %tmp_7_8" [dnn/dnn.cpp:504]   --->   Operation 1470 'hadd' 'before_relu_2_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.61>
ST_51 : Operation 1471 [2/5] (7.61ns)   --->   "%before_relu_2_8 = fadd half %before_relu_2_7, %tmp_7_8" [dnn/dnn.cpp:504]   --->   Operation 1471 'hadd' 'before_relu_2_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.61>
ST_52 : Operation 1472 [1/5] (7.61ns)   --->   "%before_relu_2_8 = fadd half %before_relu_2_7, %tmp_7_8" [dnn/dnn.cpp:504]   --->   Operation 1472 'hadd' 'before_relu_2_8' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.61>
ST_53 : Operation 1473 [5/5] (7.61ns)   --->   "%before_relu_2_9 = fadd half %before_relu_2_8, %tmp_7_9" [dnn/dnn.cpp:504]   --->   Operation 1473 'hadd' 'before_relu_2_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.61>
ST_54 : Operation 1474 [4/5] (7.61ns)   --->   "%before_relu_2_9 = fadd half %before_relu_2_8, %tmp_7_9" [dnn/dnn.cpp:504]   --->   Operation 1474 'hadd' 'before_relu_2_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.61>
ST_55 : Operation 1475 [3/5] (7.61ns)   --->   "%before_relu_2_9 = fadd half %before_relu_2_8, %tmp_7_9" [dnn/dnn.cpp:504]   --->   Operation 1475 'hadd' 'before_relu_2_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.61>
ST_56 : Operation 1476 [2/5] (7.61ns)   --->   "%before_relu_2_9 = fadd half %before_relu_2_8, %tmp_7_9" [dnn/dnn.cpp:504]   --->   Operation 1476 'hadd' 'before_relu_2_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.61>
ST_57 : Operation 1477 [1/5] (7.61ns)   --->   "%before_relu_2_9 = fadd half %before_relu_2_8, %tmp_7_9" [dnn/dnn.cpp:504]   --->   Operation 1477 'hadd' 'before_relu_2_9' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.61>
ST_58 : Operation 1478 [5/5] (7.61ns)   --->   "%before_relu_2_s = fadd half %before_relu_2_9, %tmp_7_s" [dnn/dnn.cpp:504]   --->   Operation 1478 'hadd' 'before_relu_2_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.61>
ST_59 : Operation 1479 [4/5] (7.61ns)   --->   "%before_relu_2_s = fadd half %before_relu_2_9, %tmp_7_s" [dnn/dnn.cpp:504]   --->   Operation 1479 'hadd' 'before_relu_2_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.61>
ST_60 : Operation 1480 [3/5] (7.61ns)   --->   "%before_relu_2_s = fadd half %before_relu_2_9, %tmp_7_s" [dnn/dnn.cpp:504]   --->   Operation 1480 'hadd' 'before_relu_2_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.61>
ST_61 : Operation 1481 [2/5] (7.61ns)   --->   "%before_relu_2_s = fadd half %before_relu_2_9, %tmp_7_s" [dnn/dnn.cpp:504]   --->   Operation 1481 'hadd' 'before_relu_2_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.61>
ST_62 : Operation 1482 [1/5] (7.61ns)   --->   "%before_relu_2_s = fadd half %before_relu_2_9, %tmp_7_s" [dnn/dnn.cpp:504]   --->   Operation 1482 'hadd' 'before_relu_2_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.61>
ST_63 : Operation 1483 [5/5] (7.61ns)   --->   "%before_relu_2_10 = fadd half %before_relu_2_s, %tmp_7_10" [dnn/dnn.cpp:504]   --->   Operation 1483 'hadd' 'before_relu_2_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.61>
ST_64 : Operation 1484 [4/5] (7.61ns)   --->   "%before_relu_2_10 = fadd half %before_relu_2_s, %tmp_7_10" [dnn/dnn.cpp:504]   --->   Operation 1484 'hadd' 'before_relu_2_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.61>
ST_65 : Operation 1485 [3/5] (7.61ns)   --->   "%before_relu_2_10 = fadd half %before_relu_2_s, %tmp_7_10" [dnn/dnn.cpp:504]   --->   Operation 1485 'hadd' 'before_relu_2_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.61>
ST_66 : Operation 1486 [2/5] (7.61ns)   --->   "%before_relu_2_10 = fadd half %before_relu_2_s, %tmp_7_10" [dnn/dnn.cpp:504]   --->   Operation 1486 'hadd' 'before_relu_2_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.61>
ST_67 : Operation 1487 [1/5] (7.61ns)   --->   "%before_relu_2_10 = fadd half %before_relu_2_s, %tmp_7_10" [dnn/dnn.cpp:504]   --->   Operation 1487 'hadd' 'before_relu_2_10' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.61>
ST_68 : Operation 1488 [5/5] (7.61ns)   --->   "%before_relu_2_11 = fadd half %before_relu_2_10, %tmp_7_11" [dnn/dnn.cpp:504]   --->   Operation 1488 'hadd' 'before_relu_2_11' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.61>
ST_69 : Operation 1489 [4/5] (7.61ns)   --->   "%before_relu_2_11 = fadd half %before_relu_2_10, %tmp_7_11" [dnn/dnn.cpp:504]   --->   Operation 1489 'hadd' 'before_relu_2_11' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.61>
ST_70 : Operation 1490 [3/5] (7.61ns)   --->   "%before_relu_2_11 = fadd half %before_relu_2_10, %tmp_7_11" [dnn/dnn.cpp:504]   --->   Operation 1490 'hadd' 'before_relu_2_11' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.61>
ST_71 : Operation 1491 [2/5] (7.61ns)   --->   "%before_relu_2_11 = fadd half %before_relu_2_10, %tmp_7_11" [dnn/dnn.cpp:504]   --->   Operation 1491 'hadd' 'before_relu_2_11' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.61>
ST_72 : Operation 1492 [1/5] (7.61ns)   --->   "%before_relu_2_11 = fadd half %before_relu_2_10, %tmp_7_11" [dnn/dnn.cpp:504]   --->   Operation 1492 'hadd' 'before_relu_2_11' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.61>
ST_73 : Operation 1493 [5/5] (7.61ns)   --->   "%before_relu_2_12 = fadd half %before_relu_2_11, %tmp_7_12" [dnn/dnn.cpp:504]   --->   Operation 1493 'hadd' 'before_relu_2_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.61>
ST_74 : Operation 1494 [4/5] (7.61ns)   --->   "%before_relu_2_12 = fadd half %before_relu_2_11, %tmp_7_12" [dnn/dnn.cpp:504]   --->   Operation 1494 'hadd' 'before_relu_2_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.61>
ST_75 : Operation 1495 [3/5] (7.61ns)   --->   "%before_relu_2_12 = fadd half %before_relu_2_11, %tmp_7_12" [dnn/dnn.cpp:504]   --->   Operation 1495 'hadd' 'before_relu_2_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.61>
ST_76 : Operation 1496 [2/5] (7.61ns)   --->   "%before_relu_2_12 = fadd half %before_relu_2_11, %tmp_7_12" [dnn/dnn.cpp:504]   --->   Operation 1496 'hadd' 'before_relu_2_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.61>
ST_77 : Operation 1497 [1/5] (7.61ns)   --->   "%before_relu_2_12 = fadd half %before_relu_2_11, %tmp_7_12" [dnn/dnn.cpp:504]   --->   Operation 1497 'hadd' 'before_relu_2_12' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.61>
ST_78 : Operation 1498 [5/5] (7.61ns)   --->   "%before_relu_2_13 = fadd half %before_relu_2_12, %tmp_7_13" [dnn/dnn.cpp:504]   --->   Operation 1498 'hadd' 'before_relu_2_13' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.61>
ST_79 : Operation 1499 [4/5] (7.61ns)   --->   "%before_relu_2_13 = fadd half %before_relu_2_12, %tmp_7_13" [dnn/dnn.cpp:504]   --->   Operation 1499 'hadd' 'before_relu_2_13' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.61>
ST_80 : Operation 1500 [3/5] (7.61ns)   --->   "%before_relu_2_13 = fadd half %before_relu_2_12, %tmp_7_13" [dnn/dnn.cpp:504]   --->   Operation 1500 'hadd' 'before_relu_2_13' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.61>
ST_81 : Operation 1501 [2/5] (7.61ns)   --->   "%before_relu_2_13 = fadd half %before_relu_2_12, %tmp_7_13" [dnn/dnn.cpp:504]   --->   Operation 1501 'hadd' 'before_relu_2_13' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.61>
ST_82 : Operation 1502 [1/5] (7.61ns)   --->   "%before_relu_2_13 = fadd half %before_relu_2_12, %tmp_7_13" [dnn/dnn.cpp:504]   --->   Operation 1502 'hadd' 'before_relu_2_13' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.61>
ST_83 : Operation 1503 [5/5] (7.61ns)   --->   "%before_relu_2_14 = fadd half %before_relu_2_13, %tmp_7_14" [dnn/dnn.cpp:504]   --->   Operation 1503 'hadd' 'before_relu_2_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.61>
ST_84 : Operation 1504 [4/5] (7.61ns)   --->   "%before_relu_2_14 = fadd half %before_relu_2_13, %tmp_7_14" [dnn/dnn.cpp:504]   --->   Operation 1504 'hadd' 'before_relu_2_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.61>
ST_85 : Operation 1505 [3/5] (7.61ns)   --->   "%before_relu_2_14 = fadd half %before_relu_2_13, %tmp_7_14" [dnn/dnn.cpp:504]   --->   Operation 1505 'hadd' 'before_relu_2_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.61>
ST_86 : Operation 1506 [2/5] (7.61ns)   --->   "%before_relu_2_14 = fadd half %before_relu_2_13, %tmp_7_14" [dnn/dnn.cpp:504]   --->   Operation 1506 'hadd' 'before_relu_2_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.61>
ST_87 : Operation 1507 [1/5] (7.61ns)   --->   "%before_relu_2_14 = fadd half %before_relu_2_13, %tmp_7_14" [dnn/dnn.cpp:504]   --->   Operation 1507 'hadd' 'before_relu_2_14' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.61>
ST_88 : Operation 1508 [5/5] (7.61ns)   --->   "%before_relu_2_15 = fadd half %before_relu_2_14, %tmp_7_15" [dnn/dnn.cpp:504]   --->   Operation 1508 'hadd' 'before_relu_2_15' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.61>
ST_89 : Operation 1509 [4/5] (7.61ns)   --->   "%before_relu_2_15 = fadd half %before_relu_2_14, %tmp_7_15" [dnn/dnn.cpp:504]   --->   Operation 1509 'hadd' 'before_relu_2_15' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.61>
ST_90 : Operation 1510 [3/5] (7.61ns)   --->   "%before_relu_2_15 = fadd half %before_relu_2_14, %tmp_7_15" [dnn/dnn.cpp:504]   --->   Operation 1510 'hadd' 'before_relu_2_15' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.61>
ST_91 : Operation 1511 [2/5] (7.61ns)   --->   "%before_relu_2_15 = fadd half %before_relu_2_14, %tmp_7_15" [dnn/dnn.cpp:504]   --->   Operation 1511 'hadd' 'before_relu_2_15' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.61>
ST_92 : Operation 1512 [1/5] (7.61ns)   --->   "%before_relu_2_15 = fadd half %before_relu_2_14, %tmp_7_15" [dnn/dnn.cpp:504]   --->   Operation 1512 'hadd' 'before_relu_2_15' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.61>
ST_93 : Operation 1513 [5/5] (7.61ns)   --->   "%before_relu_2_16 = fadd half %before_relu_2_15, %tmp_7_16" [dnn/dnn.cpp:504]   --->   Operation 1513 'hadd' 'before_relu_2_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.61>
ST_94 : Operation 1514 [4/5] (7.61ns)   --->   "%before_relu_2_16 = fadd half %before_relu_2_15, %tmp_7_16" [dnn/dnn.cpp:504]   --->   Operation 1514 'hadd' 'before_relu_2_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.61>
ST_95 : Operation 1515 [3/5] (7.61ns)   --->   "%before_relu_2_16 = fadd half %before_relu_2_15, %tmp_7_16" [dnn/dnn.cpp:504]   --->   Operation 1515 'hadd' 'before_relu_2_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.61>
ST_96 : Operation 1516 [2/5] (7.61ns)   --->   "%before_relu_2_16 = fadd half %before_relu_2_15, %tmp_7_16" [dnn/dnn.cpp:504]   --->   Operation 1516 'hadd' 'before_relu_2_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.61>
ST_97 : Operation 1517 [1/5] (7.61ns)   --->   "%before_relu_2_16 = fadd half %before_relu_2_15, %tmp_7_16" [dnn/dnn.cpp:504]   --->   Operation 1517 'hadd' 'before_relu_2_16' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.61>
ST_98 : Operation 1518 [5/5] (7.61ns)   --->   "%before_relu_2_17 = fadd half %before_relu_2_16, %tmp_7_17" [dnn/dnn.cpp:504]   --->   Operation 1518 'hadd' 'before_relu_2_17' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.61>
ST_99 : Operation 1519 [4/5] (7.61ns)   --->   "%before_relu_2_17 = fadd half %before_relu_2_16, %tmp_7_17" [dnn/dnn.cpp:504]   --->   Operation 1519 'hadd' 'before_relu_2_17' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.61>
ST_100 : Operation 1520 [3/5] (7.61ns)   --->   "%before_relu_2_17 = fadd half %before_relu_2_16, %tmp_7_17" [dnn/dnn.cpp:504]   --->   Operation 1520 'hadd' 'before_relu_2_17' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.61>
ST_101 : Operation 1521 [2/5] (7.61ns)   --->   "%before_relu_2_17 = fadd half %before_relu_2_16, %tmp_7_17" [dnn/dnn.cpp:504]   --->   Operation 1521 'hadd' 'before_relu_2_17' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.61>
ST_102 : Operation 1522 [1/5] (7.61ns)   --->   "%before_relu_2_17 = fadd half %before_relu_2_16, %tmp_7_17" [dnn/dnn.cpp:504]   --->   Operation 1522 'hadd' 'before_relu_2_17' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.61>
ST_103 : Operation 1523 [5/5] (7.61ns)   --->   "%before_relu_2_18 = fadd half %before_relu_2_17, %tmp_7_18" [dnn/dnn.cpp:504]   --->   Operation 1523 'hadd' 'before_relu_2_18' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.61>
ST_104 : Operation 1524 [4/5] (7.61ns)   --->   "%before_relu_2_18 = fadd half %before_relu_2_17, %tmp_7_18" [dnn/dnn.cpp:504]   --->   Operation 1524 'hadd' 'before_relu_2_18' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.61>
ST_105 : Operation 1525 [3/5] (7.61ns)   --->   "%before_relu_2_18 = fadd half %before_relu_2_17, %tmp_7_18" [dnn/dnn.cpp:504]   --->   Operation 1525 'hadd' 'before_relu_2_18' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.61>
ST_106 : Operation 1526 [2/5] (7.61ns)   --->   "%before_relu_2_18 = fadd half %before_relu_2_17, %tmp_7_18" [dnn/dnn.cpp:504]   --->   Operation 1526 'hadd' 'before_relu_2_18' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.61>
ST_107 : Operation 1527 [1/5] (7.61ns)   --->   "%before_relu_2_18 = fadd half %before_relu_2_17, %tmp_7_18" [dnn/dnn.cpp:504]   --->   Operation 1527 'hadd' 'before_relu_2_18' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.61>
ST_108 : Operation 1528 [5/5] (7.61ns)   --->   "%before_relu_2_19 = fadd half %before_relu_2_18, %tmp_7_19" [dnn/dnn.cpp:504]   --->   Operation 1528 'hadd' 'before_relu_2_19' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.61>
ST_109 : Operation 1529 [4/5] (7.61ns)   --->   "%before_relu_2_19 = fadd half %before_relu_2_18, %tmp_7_19" [dnn/dnn.cpp:504]   --->   Operation 1529 'hadd' 'before_relu_2_19' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.61>
ST_110 : Operation 1530 [3/5] (7.61ns)   --->   "%before_relu_2_19 = fadd half %before_relu_2_18, %tmp_7_19" [dnn/dnn.cpp:504]   --->   Operation 1530 'hadd' 'before_relu_2_19' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.61>
ST_111 : Operation 1531 [2/5] (7.61ns)   --->   "%before_relu_2_19 = fadd half %before_relu_2_18, %tmp_7_19" [dnn/dnn.cpp:504]   --->   Operation 1531 'hadd' 'before_relu_2_19' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.61>
ST_112 : Operation 1532 [1/5] (7.61ns)   --->   "%before_relu_2_19 = fadd half %before_relu_2_18, %tmp_7_19" [dnn/dnn.cpp:504]   --->   Operation 1532 'hadd' 'before_relu_2_19' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.61>
ST_113 : Operation 1533 [5/5] (7.61ns)   --->   "%before_relu_2_20 = fadd half %before_relu_2_19, %tmp_7_20" [dnn/dnn.cpp:504]   --->   Operation 1533 'hadd' 'before_relu_2_20' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.61>
ST_114 : Operation 1534 [4/5] (7.61ns)   --->   "%before_relu_2_20 = fadd half %before_relu_2_19, %tmp_7_20" [dnn/dnn.cpp:504]   --->   Operation 1534 'hadd' 'before_relu_2_20' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.61>
ST_115 : Operation 1535 [3/5] (7.61ns)   --->   "%before_relu_2_20 = fadd half %before_relu_2_19, %tmp_7_20" [dnn/dnn.cpp:504]   --->   Operation 1535 'hadd' 'before_relu_2_20' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.61>
ST_116 : Operation 1536 [2/5] (7.61ns)   --->   "%before_relu_2_20 = fadd half %before_relu_2_19, %tmp_7_20" [dnn/dnn.cpp:504]   --->   Operation 1536 'hadd' 'before_relu_2_20' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.61>
ST_117 : Operation 1537 [1/5] (7.61ns)   --->   "%before_relu_2_20 = fadd half %before_relu_2_19, %tmp_7_20" [dnn/dnn.cpp:504]   --->   Operation 1537 'hadd' 'before_relu_2_20' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.61>
ST_118 : Operation 1538 [5/5] (7.61ns)   --->   "%before_relu_2_21 = fadd half %before_relu_2_20, %tmp_7_21" [dnn/dnn.cpp:504]   --->   Operation 1538 'hadd' 'before_relu_2_21' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.61>
ST_119 : Operation 1539 [4/5] (7.61ns)   --->   "%before_relu_2_21 = fadd half %before_relu_2_20, %tmp_7_21" [dnn/dnn.cpp:504]   --->   Operation 1539 'hadd' 'before_relu_2_21' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.61>
ST_120 : Operation 1540 [3/5] (7.61ns)   --->   "%before_relu_2_21 = fadd half %before_relu_2_20, %tmp_7_21" [dnn/dnn.cpp:504]   --->   Operation 1540 'hadd' 'before_relu_2_21' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.61>
ST_121 : Operation 1541 [2/5] (7.61ns)   --->   "%before_relu_2_21 = fadd half %before_relu_2_20, %tmp_7_21" [dnn/dnn.cpp:504]   --->   Operation 1541 'hadd' 'before_relu_2_21' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.61>
ST_122 : Operation 1542 [1/5] (7.61ns)   --->   "%before_relu_2_21 = fadd half %before_relu_2_20, %tmp_7_21" [dnn/dnn.cpp:504]   --->   Operation 1542 'hadd' 'before_relu_2_21' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.61>
ST_123 : Operation 1543 [5/5] (7.61ns)   --->   "%before_relu_2_22 = fadd half %before_relu_2_21, %tmp_7_22" [dnn/dnn.cpp:504]   --->   Operation 1543 'hadd' 'before_relu_2_22' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.61>
ST_124 : Operation 1544 [4/5] (7.61ns)   --->   "%before_relu_2_22 = fadd half %before_relu_2_21, %tmp_7_22" [dnn/dnn.cpp:504]   --->   Operation 1544 'hadd' 'before_relu_2_22' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.61>
ST_125 : Operation 1545 [3/5] (7.61ns)   --->   "%before_relu_2_22 = fadd half %before_relu_2_21, %tmp_7_22" [dnn/dnn.cpp:504]   --->   Operation 1545 'hadd' 'before_relu_2_22' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.61>
ST_126 : Operation 1546 [2/5] (7.61ns)   --->   "%before_relu_2_22 = fadd half %before_relu_2_21, %tmp_7_22" [dnn/dnn.cpp:504]   --->   Operation 1546 'hadd' 'before_relu_2_22' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.61>
ST_127 : Operation 1547 [1/5] (7.61ns)   --->   "%before_relu_2_22 = fadd half %before_relu_2_21, %tmp_7_22" [dnn/dnn.cpp:504]   --->   Operation 1547 'hadd' 'before_relu_2_22' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.61>
ST_128 : Operation 1548 [5/5] (7.61ns)   --->   "%before_relu_2_23 = fadd half %before_relu_2_22, %tmp_7_23" [dnn/dnn.cpp:504]   --->   Operation 1548 'hadd' 'before_relu_2_23' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.61>
ST_129 : Operation 1549 [4/5] (7.61ns)   --->   "%before_relu_2_23 = fadd half %before_relu_2_22, %tmp_7_23" [dnn/dnn.cpp:504]   --->   Operation 1549 'hadd' 'before_relu_2_23' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.61>
ST_130 : Operation 1550 [3/5] (7.61ns)   --->   "%before_relu_2_23 = fadd half %before_relu_2_22, %tmp_7_23" [dnn/dnn.cpp:504]   --->   Operation 1550 'hadd' 'before_relu_2_23' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.61>
ST_131 : Operation 1551 [2/5] (7.61ns)   --->   "%before_relu_2_23 = fadd half %before_relu_2_22, %tmp_7_23" [dnn/dnn.cpp:504]   --->   Operation 1551 'hadd' 'before_relu_2_23' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.61>
ST_132 : Operation 1552 [1/5] (7.61ns)   --->   "%before_relu_2_23 = fadd half %before_relu_2_22, %tmp_7_23" [dnn/dnn.cpp:504]   --->   Operation 1552 'hadd' 'before_relu_2_23' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.61>
ST_133 : Operation 1553 [5/5] (7.61ns)   --->   "%before_relu_2_24 = fadd half %before_relu_2_23, %tmp_7_24" [dnn/dnn.cpp:504]   --->   Operation 1553 'hadd' 'before_relu_2_24' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.61>
ST_134 : Operation 1554 [4/5] (7.61ns)   --->   "%before_relu_2_24 = fadd half %before_relu_2_23, %tmp_7_24" [dnn/dnn.cpp:504]   --->   Operation 1554 'hadd' 'before_relu_2_24' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.61>
ST_135 : Operation 1555 [3/5] (7.61ns)   --->   "%before_relu_2_24 = fadd half %before_relu_2_23, %tmp_7_24" [dnn/dnn.cpp:504]   --->   Operation 1555 'hadd' 'before_relu_2_24' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.61>
ST_136 : Operation 1556 [2/5] (7.61ns)   --->   "%before_relu_2_24 = fadd half %before_relu_2_23, %tmp_7_24" [dnn/dnn.cpp:504]   --->   Operation 1556 'hadd' 'before_relu_2_24' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.61>
ST_137 : Operation 1557 [1/5] (7.61ns)   --->   "%before_relu_2_24 = fadd half %before_relu_2_23, %tmp_7_24" [dnn/dnn.cpp:504]   --->   Operation 1557 'hadd' 'before_relu_2_24' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.61>
ST_138 : Operation 1558 [5/5] (7.61ns)   --->   "%before_relu_2_25 = fadd half %before_relu_2_24, %tmp_7_25" [dnn/dnn.cpp:504]   --->   Operation 1558 'hadd' 'before_relu_2_25' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.61>
ST_139 : Operation 1559 [4/5] (7.61ns)   --->   "%before_relu_2_25 = fadd half %before_relu_2_24, %tmp_7_25" [dnn/dnn.cpp:504]   --->   Operation 1559 'hadd' 'before_relu_2_25' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.61>
ST_140 : Operation 1560 [3/5] (7.61ns)   --->   "%before_relu_2_25 = fadd half %before_relu_2_24, %tmp_7_25" [dnn/dnn.cpp:504]   --->   Operation 1560 'hadd' 'before_relu_2_25' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.61>
ST_141 : Operation 1561 [2/5] (7.61ns)   --->   "%before_relu_2_25 = fadd half %before_relu_2_24, %tmp_7_25" [dnn/dnn.cpp:504]   --->   Operation 1561 'hadd' 'before_relu_2_25' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.61>
ST_142 : Operation 1562 [1/5] (7.61ns)   --->   "%before_relu_2_25 = fadd half %before_relu_2_24, %tmp_7_25" [dnn/dnn.cpp:504]   --->   Operation 1562 'hadd' 'before_relu_2_25' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.61>
ST_143 : Operation 1563 [5/5] (7.61ns)   --->   "%before_relu_2_26 = fadd half %before_relu_2_25, %tmp_7_26" [dnn/dnn.cpp:504]   --->   Operation 1563 'hadd' 'before_relu_2_26' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.61>
ST_144 : Operation 1564 [4/5] (7.61ns)   --->   "%before_relu_2_26 = fadd half %before_relu_2_25, %tmp_7_26" [dnn/dnn.cpp:504]   --->   Operation 1564 'hadd' 'before_relu_2_26' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.61>
ST_145 : Operation 1565 [3/5] (7.61ns)   --->   "%before_relu_2_26 = fadd half %before_relu_2_25, %tmp_7_26" [dnn/dnn.cpp:504]   --->   Operation 1565 'hadd' 'before_relu_2_26' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.61>
ST_146 : Operation 1566 [2/5] (7.61ns)   --->   "%before_relu_2_26 = fadd half %before_relu_2_25, %tmp_7_26" [dnn/dnn.cpp:504]   --->   Operation 1566 'hadd' 'before_relu_2_26' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.61>
ST_147 : Operation 1567 [1/5] (7.61ns)   --->   "%before_relu_2_26 = fadd half %before_relu_2_25, %tmp_7_26" [dnn/dnn.cpp:504]   --->   Operation 1567 'hadd' 'before_relu_2_26' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.61>
ST_148 : Operation 1568 [5/5] (7.61ns)   --->   "%before_relu_2_27 = fadd half %before_relu_2_26, %tmp_7_27" [dnn/dnn.cpp:504]   --->   Operation 1568 'hadd' 'before_relu_2_27' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.61>
ST_149 : Operation 1569 [4/5] (7.61ns)   --->   "%before_relu_2_27 = fadd half %before_relu_2_26, %tmp_7_27" [dnn/dnn.cpp:504]   --->   Operation 1569 'hadd' 'before_relu_2_27' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.61>
ST_150 : Operation 1570 [3/5] (7.61ns)   --->   "%before_relu_2_27 = fadd half %before_relu_2_26, %tmp_7_27" [dnn/dnn.cpp:504]   --->   Operation 1570 'hadd' 'before_relu_2_27' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.61>
ST_151 : Operation 1571 [2/5] (7.61ns)   --->   "%before_relu_2_27 = fadd half %before_relu_2_26, %tmp_7_27" [dnn/dnn.cpp:504]   --->   Operation 1571 'hadd' 'before_relu_2_27' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.61>
ST_152 : Operation 1572 [1/5] (7.61ns)   --->   "%before_relu_2_27 = fadd half %before_relu_2_26, %tmp_7_27" [dnn/dnn.cpp:504]   --->   Operation 1572 'hadd' 'before_relu_2_27' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.61>
ST_153 : Operation 1573 [5/5] (7.61ns)   --->   "%before_relu_2_28 = fadd half %before_relu_2_27, %tmp_7_28" [dnn/dnn.cpp:504]   --->   Operation 1573 'hadd' 'before_relu_2_28' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.61>
ST_154 : Operation 1574 [4/5] (7.61ns)   --->   "%before_relu_2_28 = fadd half %before_relu_2_27, %tmp_7_28" [dnn/dnn.cpp:504]   --->   Operation 1574 'hadd' 'before_relu_2_28' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.61>
ST_155 : Operation 1575 [3/5] (7.61ns)   --->   "%before_relu_2_28 = fadd half %before_relu_2_27, %tmp_7_28" [dnn/dnn.cpp:504]   --->   Operation 1575 'hadd' 'before_relu_2_28' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.61>
ST_156 : Operation 1576 [2/5] (7.61ns)   --->   "%before_relu_2_28 = fadd half %before_relu_2_27, %tmp_7_28" [dnn/dnn.cpp:504]   --->   Operation 1576 'hadd' 'before_relu_2_28' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.61>
ST_157 : Operation 1577 [1/5] (7.61ns)   --->   "%before_relu_2_28 = fadd half %before_relu_2_27, %tmp_7_28" [dnn/dnn.cpp:504]   --->   Operation 1577 'hadd' 'before_relu_2_28' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.61>
ST_158 : Operation 1578 [5/5] (7.61ns)   --->   "%before_relu_2_29 = fadd half %before_relu_2_28, %tmp_7_29" [dnn/dnn.cpp:504]   --->   Operation 1578 'hadd' 'before_relu_2_29' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.61>
ST_159 : Operation 1579 [4/5] (7.61ns)   --->   "%before_relu_2_29 = fadd half %before_relu_2_28, %tmp_7_29" [dnn/dnn.cpp:504]   --->   Operation 1579 'hadd' 'before_relu_2_29' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.61>
ST_160 : Operation 1580 [3/5] (7.61ns)   --->   "%before_relu_2_29 = fadd half %before_relu_2_28, %tmp_7_29" [dnn/dnn.cpp:504]   --->   Operation 1580 'hadd' 'before_relu_2_29' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.61>
ST_161 : Operation 1581 [2/5] (7.61ns)   --->   "%before_relu_2_29 = fadd half %before_relu_2_28, %tmp_7_29" [dnn/dnn.cpp:504]   --->   Operation 1581 'hadd' 'before_relu_2_29' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.61>
ST_162 : Operation 1582 [1/5] (7.61ns)   --->   "%before_relu_2_29 = fadd half %before_relu_2_28, %tmp_7_29" [dnn/dnn.cpp:504]   --->   Operation 1582 'hadd' 'before_relu_2_29' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.61>
ST_163 : Operation 1583 [5/5] (7.61ns)   --->   "%before_relu_2_30 = fadd half %before_relu_2_29, %tmp_7_30" [dnn/dnn.cpp:504]   --->   Operation 1583 'hadd' 'before_relu_2_30' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.61>
ST_164 : Operation 1584 [4/5] (7.61ns)   --->   "%before_relu_2_30 = fadd half %before_relu_2_29, %tmp_7_30" [dnn/dnn.cpp:504]   --->   Operation 1584 'hadd' 'before_relu_2_30' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.61>
ST_165 : Operation 1585 [3/5] (7.61ns)   --->   "%before_relu_2_30 = fadd half %before_relu_2_29, %tmp_7_30" [dnn/dnn.cpp:504]   --->   Operation 1585 'hadd' 'before_relu_2_30' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.61>
ST_166 : Operation 1586 [2/5] (7.61ns)   --->   "%before_relu_2_30 = fadd half %before_relu_2_29, %tmp_7_30" [dnn/dnn.cpp:504]   --->   Operation 1586 'hadd' 'before_relu_2_30' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.61>
ST_167 : Operation 1587 [1/5] (7.61ns)   --->   "%before_relu_2_30 = fadd half %before_relu_2_29, %tmp_7_30" [dnn/dnn.cpp:504]   --->   Operation 1587 'hadd' 'before_relu_2_30' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.61>
ST_168 : Operation 1588 [5/5] (7.61ns)   --->   "%before_relu_2_31 = fadd half %before_relu_2_30, %tmp_7_31" [dnn/dnn.cpp:504]   --->   Operation 1588 'hadd' 'before_relu_2_31' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.61>
ST_169 : Operation 1589 [4/5] (7.61ns)   --->   "%before_relu_2_31 = fadd half %before_relu_2_30, %tmp_7_31" [dnn/dnn.cpp:504]   --->   Operation 1589 'hadd' 'before_relu_2_31' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.61>
ST_170 : Operation 1590 [3/5] (7.61ns)   --->   "%before_relu_2_31 = fadd half %before_relu_2_30, %tmp_7_31" [dnn/dnn.cpp:504]   --->   Operation 1590 'hadd' 'before_relu_2_31' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.61>
ST_171 : Operation 1591 [2/5] (7.61ns)   --->   "%before_relu_2_31 = fadd half %before_relu_2_30, %tmp_7_31" [dnn/dnn.cpp:504]   --->   Operation 1591 'hadd' 'before_relu_2_31' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.61>
ST_172 : Operation 1592 [1/5] (7.61ns)   --->   "%before_relu_2_31 = fadd half %before_relu_2_30, %tmp_7_31" [dnn/dnn.cpp:504]   --->   Operation 1592 'hadd' 'before_relu_2_31' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 7.61>
ST_173 : Operation 1593 [5/5] (7.61ns)   --->   "%before_relu_2_32 = fadd half %before_relu_2_31, %tmp_7_32" [dnn/dnn.cpp:504]   --->   Operation 1593 'hadd' 'before_relu_2_32' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 7.61>
ST_174 : Operation 1594 [4/5] (7.61ns)   --->   "%before_relu_2_32 = fadd half %before_relu_2_31, %tmp_7_32" [dnn/dnn.cpp:504]   --->   Operation 1594 'hadd' 'before_relu_2_32' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.61>
ST_175 : Operation 1595 [3/5] (7.61ns)   --->   "%before_relu_2_32 = fadd half %before_relu_2_31, %tmp_7_32" [dnn/dnn.cpp:504]   --->   Operation 1595 'hadd' 'before_relu_2_32' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.61>
ST_176 : Operation 1596 [2/5] (7.61ns)   --->   "%before_relu_2_32 = fadd half %before_relu_2_31, %tmp_7_32" [dnn/dnn.cpp:504]   --->   Operation 1596 'hadd' 'before_relu_2_32' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.61>
ST_177 : Operation 1597 [1/5] (7.61ns)   --->   "%before_relu_2_32 = fadd half %before_relu_2_31, %tmp_7_32" [dnn/dnn.cpp:504]   --->   Operation 1597 'hadd' 'before_relu_2_32' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 7.61>
ST_178 : Operation 1598 [5/5] (7.61ns)   --->   "%before_relu_2_33 = fadd half %before_relu_2_32, %tmp_7_33" [dnn/dnn.cpp:504]   --->   Operation 1598 'hadd' 'before_relu_2_33' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 7.61>
ST_179 : Operation 1599 [4/5] (7.61ns)   --->   "%before_relu_2_33 = fadd half %before_relu_2_32, %tmp_7_33" [dnn/dnn.cpp:504]   --->   Operation 1599 'hadd' 'before_relu_2_33' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.61>
ST_180 : Operation 1600 [3/5] (7.61ns)   --->   "%before_relu_2_33 = fadd half %before_relu_2_32, %tmp_7_33" [dnn/dnn.cpp:504]   --->   Operation 1600 'hadd' 'before_relu_2_33' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.61>
ST_181 : Operation 1601 [2/5] (7.61ns)   --->   "%before_relu_2_33 = fadd half %before_relu_2_32, %tmp_7_33" [dnn/dnn.cpp:504]   --->   Operation 1601 'hadd' 'before_relu_2_33' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.61>
ST_182 : Operation 1602 [1/5] (7.61ns)   --->   "%before_relu_2_33 = fadd half %before_relu_2_32, %tmp_7_33" [dnn/dnn.cpp:504]   --->   Operation 1602 'hadd' 'before_relu_2_33' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 7.61>
ST_183 : Operation 1603 [5/5] (7.61ns)   --->   "%before_relu_2_34 = fadd half %before_relu_2_33, %tmp_7_34" [dnn/dnn.cpp:504]   --->   Operation 1603 'hadd' 'before_relu_2_34' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 7.61>
ST_184 : Operation 1604 [4/5] (7.61ns)   --->   "%before_relu_2_34 = fadd half %before_relu_2_33, %tmp_7_34" [dnn/dnn.cpp:504]   --->   Operation 1604 'hadd' 'before_relu_2_34' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.61>
ST_185 : Operation 1605 [3/5] (7.61ns)   --->   "%before_relu_2_34 = fadd half %before_relu_2_33, %tmp_7_34" [dnn/dnn.cpp:504]   --->   Operation 1605 'hadd' 'before_relu_2_34' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.61>
ST_186 : Operation 1606 [2/5] (7.61ns)   --->   "%before_relu_2_34 = fadd half %before_relu_2_33, %tmp_7_34" [dnn/dnn.cpp:504]   --->   Operation 1606 'hadd' 'before_relu_2_34' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.61>
ST_187 : Operation 1607 [1/5] (7.61ns)   --->   "%before_relu_2_34 = fadd half %before_relu_2_33, %tmp_7_34" [dnn/dnn.cpp:504]   --->   Operation 1607 'hadd' 'before_relu_2_34' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 7.61>
ST_188 : Operation 1608 [5/5] (7.61ns)   --->   "%before_relu_2_35 = fadd half %before_relu_2_34, %tmp_7_35" [dnn/dnn.cpp:504]   --->   Operation 1608 'hadd' 'before_relu_2_35' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 7.61>
ST_189 : Operation 1609 [4/5] (7.61ns)   --->   "%before_relu_2_35 = fadd half %before_relu_2_34, %tmp_7_35" [dnn/dnn.cpp:504]   --->   Operation 1609 'hadd' 'before_relu_2_35' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.61>
ST_190 : Operation 1610 [3/5] (7.61ns)   --->   "%before_relu_2_35 = fadd half %before_relu_2_34, %tmp_7_35" [dnn/dnn.cpp:504]   --->   Operation 1610 'hadd' 'before_relu_2_35' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.61>
ST_191 : Operation 1611 [2/5] (7.61ns)   --->   "%before_relu_2_35 = fadd half %before_relu_2_34, %tmp_7_35" [dnn/dnn.cpp:504]   --->   Operation 1611 'hadd' 'before_relu_2_35' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.61>
ST_192 : Operation 1612 [1/5] (7.61ns)   --->   "%before_relu_2_35 = fadd half %before_relu_2_34, %tmp_7_35" [dnn/dnn.cpp:504]   --->   Operation 1612 'hadd' 'before_relu_2_35' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 7.61>
ST_193 : Operation 1613 [5/5] (7.61ns)   --->   "%before_relu_2_36 = fadd half %before_relu_2_35, %tmp_7_36" [dnn/dnn.cpp:504]   --->   Operation 1613 'hadd' 'before_relu_2_36' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 7.61>
ST_194 : Operation 1614 [4/5] (7.61ns)   --->   "%before_relu_2_36 = fadd half %before_relu_2_35, %tmp_7_36" [dnn/dnn.cpp:504]   --->   Operation 1614 'hadd' 'before_relu_2_36' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.61>
ST_195 : Operation 1615 [3/5] (7.61ns)   --->   "%before_relu_2_36 = fadd half %before_relu_2_35, %tmp_7_36" [dnn/dnn.cpp:504]   --->   Operation 1615 'hadd' 'before_relu_2_36' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.61>
ST_196 : Operation 1616 [2/5] (7.61ns)   --->   "%before_relu_2_36 = fadd half %before_relu_2_35, %tmp_7_36" [dnn/dnn.cpp:504]   --->   Operation 1616 'hadd' 'before_relu_2_36' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.61>
ST_197 : Operation 1617 [1/5] (7.61ns)   --->   "%before_relu_2_36 = fadd half %before_relu_2_35, %tmp_7_36" [dnn/dnn.cpp:504]   --->   Operation 1617 'hadd' 'before_relu_2_36' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 7.61>
ST_198 : Operation 1618 [5/5] (7.61ns)   --->   "%before_relu_2_37 = fadd half %before_relu_2_36, %tmp_7_37" [dnn/dnn.cpp:504]   --->   Operation 1618 'hadd' 'before_relu_2_37' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 7.61>
ST_199 : Operation 1619 [4/5] (7.61ns)   --->   "%before_relu_2_37 = fadd half %before_relu_2_36, %tmp_7_37" [dnn/dnn.cpp:504]   --->   Operation 1619 'hadd' 'before_relu_2_37' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.61>
ST_200 : Operation 1620 [3/5] (7.61ns)   --->   "%before_relu_2_37 = fadd half %before_relu_2_36, %tmp_7_37" [dnn/dnn.cpp:504]   --->   Operation 1620 'hadd' 'before_relu_2_37' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.61>
ST_201 : Operation 1621 [2/5] (7.61ns)   --->   "%before_relu_2_37 = fadd half %before_relu_2_36, %tmp_7_37" [dnn/dnn.cpp:504]   --->   Operation 1621 'hadd' 'before_relu_2_37' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.61>
ST_202 : Operation 1622 [1/5] (7.61ns)   --->   "%before_relu_2_37 = fadd half %before_relu_2_36, %tmp_7_37" [dnn/dnn.cpp:504]   --->   Operation 1622 'hadd' 'before_relu_2_37' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 7.61>
ST_203 : Operation 1623 [5/5] (7.61ns)   --->   "%before_relu_2_38 = fadd half %before_relu_2_37, %tmp_7_38" [dnn/dnn.cpp:504]   --->   Operation 1623 'hadd' 'before_relu_2_38' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 7.61>
ST_204 : Operation 1624 [4/5] (7.61ns)   --->   "%before_relu_2_38 = fadd half %before_relu_2_37, %tmp_7_38" [dnn/dnn.cpp:504]   --->   Operation 1624 'hadd' 'before_relu_2_38' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.61>
ST_205 : Operation 1625 [3/5] (7.61ns)   --->   "%before_relu_2_38 = fadd half %before_relu_2_37, %tmp_7_38" [dnn/dnn.cpp:504]   --->   Operation 1625 'hadd' 'before_relu_2_38' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.61>
ST_206 : Operation 1626 [2/5] (7.61ns)   --->   "%before_relu_2_38 = fadd half %before_relu_2_37, %tmp_7_38" [dnn/dnn.cpp:504]   --->   Operation 1626 'hadd' 'before_relu_2_38' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.61>
ST_207 : Operation 1627 [1/5] (7.61ns)   --->   "%before_relu_2_38 = fadd half %before_relu_2_37, %tmp_7_38" [dnn/dnn.cpp:504]   --->   Operation 1627 'hadd' 'before_relu_2_38' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 7.61>
ST_208 : Operation 1628 [5/5] (7.61ns)   --->   "%before_relu_2_39 = fadd half %before_relu_2_38, %tmp_7_39" [dnn/dnn.cpp:504]   --->   Operation 1628 'hadd' 'before_relu_2_39' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 7.61>
ST_209 : Operation 1629 [4/5] (7.61ns)   --->   "%before_relu_2_39 = fadd half %before_relu_2_38, %tmp_7_39" [dnn/dnn.cpp:504]   --->   Operation 1629 'hadd' 'before_relu_2_39' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.61>
ST_210 : Operation 1630 [3/5] (7.61ns)   --->   "%before_relu_2_39 = fadd half %before_relu_2_38, %tmp_7_39" [dnn/dnn.cpp:504]   --->   Operation 1630 'hadd' 'before_relu_2_39' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.61>
ST_211 : Operation 1631 [2/5] (7.61ns)   --->   "%before_relu_2_39 = fadd half %before_relu_2_38, %tmp_7_39" [dnn/dnn.cpp:504]   --->   Operation 1631 'hadd' 'before_relu_2_39' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.61>
ST_212 : Operation 1632 [1/5] (7.61ns)   --->   "%before_relu_2_39 = fadd half %before_relu_2_38, %tmp_7_39" [dnn/dnn.cpp:504]   --->   Operation 1632 'hadd' 'before_relu_2_39' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 7.61>
ST_213 : Operation 1633 [5/5] (7.61ns)   --->   "%before_relu_2_40 = fadd half %before_relu_2_39, %tmp_7_40" [dnn/dnn.cpp:504]   --->   Operation 1633 'hadd' 'before_relu_2_40' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 7.61>
ST_214 : Operation 1634 [4/5] (7.61ns)   --->   "%before_relu_2_40 = fadd half %before_relu_2_39, %tmp_7_40" [dnn/dnn.cpp:504]   --->   Operation 1634 'hadd' 'before_relu_2_40' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.61>
ST_215 : Operation 1635 [3/5] (7.61ns)   --->   "%before_relu_2_40 = fadd half %before_relu_2_39, %tmp_7_40" [dnn/dnn.cpp:504]   --->   Operation 1635 'hadd' 'before_relu_2_40' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.61>
ST_216 : Operation 1636 [2/5] (7.61ns)   --->   "%before_relu_2_40 = fadd half %before_relu_2_39, %tmp_7_40" [dnn/dnn.cpp:504]   --->   Operation 1636 'hadd' 'before_relu_2_40' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.61>
ST_217 : Operation 1637 [1/5] (7.61ns)   --->   "%before_relu_2_40 = fadd half %before_relu_2_39, %tmp_7_40" [dnn/dnn.cpp:504]   --->   Operation 1637 'hadd' 'before_relu_2_40' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.61>
ST_218 : Operation 1638 [5/5] (7.61ns)   --->   "%before_relu_2_41 = fadd half %before_relu_2_40, %tmp_7_41" [dnn/dnn.cpp:504]   --->   Operation 1638 'hadd' 'before_relu_2_41' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.61>
ST_219 : Operation 1639 [4/5] (7.61ns)   --->   "%before_relu_2_41 = fadd half %before_relu_2_40, %tmp_7_41" [dnn/dnn.cpp:504]   --->   Operation 1639 'hadd' 'before_relu_2_41' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.61>
ST_220 : Operation 1640 [3/5] (7.61ns)   --->   "%before_relu_2_41 = fadd half %before_relu_2_40, %tmp_7_41" [dnn/dnn.cpp:504]   --->   Operation 1640 'hadd' 'before_relu_2_41' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.61>
ST_221 : Operation 1641 [2/5] (7.61ns)   --->   "%before_relu_2_41 = fadd half %before_relu_2_40, %tmp_7_41" [dnn/dnn.cpp:504]   --->   Operation 1641 'hadd' 'before_relu_2_41' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.61>
ST_222 : Operation 1642 [1/5] (7.61ns)   --->   "%before_relu_2_41 = fadd half %before_relu_2_40, %tmp_7_41" [dnn/dnn.cpp:504]   --->   Operation 1642 'hadd' 'before_relu_2_41' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.61>
ST_223 : Operation 1643 [5/5] (7.61ns)   --->   "%before_relu_2_42 = fadd half %before_relu_2_41, %tmp_7_42" [dnn/dnn.cpp:504]   --->   Operation 1643 'hadd' 'before_relu_2_42' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.61>
ST_224 : Operation 1644 [4/5] (7.61ns)   --->   "%before_relu_2_42 = fadd half %before_relu_2_41, %tmp_7_42" [dnn/dnn.cpp:504]   --->   Operation 1644 'hadd' 'before_relu_2_42' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.61>
ST_225 : Operation 1645 [3/5] (7.61ns)   --->   "%before_relu_2_42 = fadd half %before_relu_2_41, %tmp_7_42" [dnn/dnn.cpp:504]   --->   Operation 1645 'hadd' 'before_relu_2_42' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.61>
ST_226 : Operation 1646 [2/5] (7.61ns)   --->   "%before_relu_2_42 = fadd half %before_relu_2_41, %tmp_7_42" [dnn/dnn.cpp:504]   --->   Operation 1646 'hadd' 'before_relu_2_42' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.61>
ST_227 : Operation 1647 [1/5] (7.61ns)   --->   "%before_relu_2_42 = fadd half %before_relu_2_41, %tmp_7_42" [dnn/dnn.cpp:504]   --->   Operation 1647 'hadd' 'before_relu_2_42' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 7.61>
ST_228 : Operation 1648 [5/5] (7.61ns)   --->   "%before_relu_2_43 = fadd half %before_relu_2_42, %tmp_7_43" [dnn/dnn.cpp:504]   --->   Operation 1648 'hadd' 'before_relu_2_43' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 7.61>
ST_229 : Operation 1649 [4/5] (7.61ns)   --->   "%before_relu_2_43 = fadd half %before_relu_2_42, %tmp_7_43" [dnn/dnn.cpp:504]   --->   Operation 1649 'hadd' 'before_relu_2_43' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.61>
ST_230 : Operation 1650 [3/5] (7.61ns)   --->   "%before_relu_2_43 = fadd half %before_relu_2_42, %tmp_7_43" [dnn/dnn.cpp:504]   --->   Operation 1650 'hadd' 'before_relu_2_43' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.61>
ST_231 : Operation 1651 [2/5] (7.61ns)   --->   "%before_relu_2_43 = fadd half %before_relu_2_42, %tmp_7_43" [dnn/dnn.cpp:504]   --->   Operation 1651 'hadd' 'before_relu_2_43' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.61>
ST_232 : Operation 1652 [1/5] (7.61ns)   --->   "%before_relu_2_43 = fadd half %before_relu_2_42, %tmp_7_43" [dnn/dnn.cpp:504]   --->   Operation 1652 'hadd' 'before_relu_2_43' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.61>
ST_233 : Operation 1653 [5/5] (7.61ns)   --->   "%before_relu_2_44 = fadd half %before_relu_2_43, %tmp_7_44" [dnn/dnn.cpp:504]   --->   Operation 1653 'hadd' 'before_relu_2_44' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.61>
ST_234 : Operation 1654 [4/5] (7.61ns)   --->   "%before_relu_2_44 = fadd half %before_relu_2_43, %tmp_7_44" [dnn/dnn.cpp:504]   --->   Operation 1654 'hadd' 'before_relu_2_44' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.61>
ST_235 : Operation 1655 [3/5] (7.61ns)   --->   "%before_relu_2_44 = fadd half %before_relu_2_43, %tmp_7_44" [dnn/dnn.cpp:504]   --->   Operation 1655 'hadd' 'before_relu_2_44' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.61>
ST_236 : Operation 1656 [2/5] (7.61ns)   --->   "%before_relu_2_44 = fadd half %before_relu_2_43, %tmp_7_44" [dnn/dnn.cpp:504]   --->   Operation 1656 'hadd' 'before_relu_2_44' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.61>
ST_237 : Operation 1657 [1/5] (7.61ns)   --->   "%before_relu_2_44 = fadd half %before_relu_2_43, %tmp_7_44" [dnn/dnn.cpp:504]   --->   Operation 1657 'hadd' 'before_relu_2_44' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.61>
ST_238 : Operation 1658 [5/5] (7.61ns)   --->   "%before_relu_2_45 = fadd half %before_relu_2_44, %tmp_7_45" [dnn/dnn.cpp:504]   --->   Operation 1658 'hadd' 'before_relu_2_45' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 7.61>
ST_239 : Operation 1659 [4/5] (7.61ns)   --->   "%before_relu_2_45 = fadd half %before_relu_2_44, %tmp_7_45" [dnn/dnn.cpp:504]   --->   Operation 1659 'hadd' 'before_relu_2_45' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.61>
ST_240 : Operation 1660 [3/5] (7.61ns)   --->   "%before_relu_2_45 = fadd half %before_relu_2_44, %tmp_7_45" [dnn/dnn.cpp:504]   --->   Operation 1660 'hadd' 'before_relu_2_45' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.61>
ST_241 : Operation 1661 [2/5] (7.61ns)   --->   "%before_relu_2_45 = fadd half %before_relu_2_44, %tmp_7_45" [dnn/dnn.cpp:504]   --->   Operation 1661 'hadd' 'before_relu_2_45' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.61>
ST_242 : Operation 1662 [1/5] (7.61ns)   --->   "%before_relu_2_45 = fadd half %before_relu_2_44, %tmp_7_45" [dnn/dnn.cpp:504]   --->   Operation 1662 'hadd' 'before_relu_2_45' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 7.61>
ST_243 : Operation 1663 [5/5] (7.61ns)   --->   "%before_relu_2_46 = fadd half %before_relu_2_45, %tmp_7_46" [dnn/dnn.cpp:504]   --->   Operation 1663 'hadd' 'before_relu_2_46' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 7.61>
ST_244 : Operation 1664 [4/5] (7.61ns)   --->   "%before_relu_2_46 = fadd half %before_relu_2_45, %tmp_7_46" [dnn/dnn.cpp:504]   --->   Operation 1664 'hadd' 'before_relu_2_46' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.61>
ST_245 : Operation 1665 [3/5] (7.61ns)   --->   "%before_relu_2_46 = fadd half %before_relu_2_45, %tmp_7_46" [dnn/dnn.cpp:504]   --->   Operation 1665 'hadd' 'before_relu_2_46' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.61>
ST_246 : Operation 1666 [2/5] (7.61ns)   --->   "%before_relu_2_46 = fadd half %before_relu_2_45, %tmp_7_46" [dnn/dnn.cpp:504]   --->   Operation 1666 'hadd' 'before_relu_2_46' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.61>
ST_247 : Operation 1667 [1/5] (7.61ns)   --->   "%before_relu_2_46 = fadd half %before_relu_2_45, %tmp_7_46" [dnn/dnn.cpp:504]   --->   Operation 1667 'hadd' 'before_relu_2_46' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 7.61>
ST_248 : Operation 1668 [5/5] (7.61ns)   --->   "%before_relu_2_47 = fadd half %before_relu_2_46, %tmp_7_47" [dnn/dnn.cpp:504]   --->   Operation 1668 'hadd' 'before_relu_2_47' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 7.61>
ST_249 : Operation 1669 [4/5] (7.61ns)   --->   "%before_relu_2_47 = fadd half %before_relu_2_46, %tmp_7_47" [dnn/dnn.cpp:504]   --->   Operation 1669 'hadd' 'before_relu_2_47' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.61>
ST_250 : Operation 1670 [3/5] (7.61ns)   --->   "%before_relu_2_47 = fadd half %before_relu_2_46, %tmp_7_47" [dnn/dnn.cpp:504]   --->   Operation 1670 'hadd' 'before_relu_2_47' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.61>
ST_251 : Operation 1671 [2/5] (7.61ns)   --->   "%before_relu_2_47 = fadd half %before_relu_2_46, %tmp_7_47" [dnn/dnn.cpp:504]   --->   Operation 1671 'hadd' 'before_relu_2_47' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.61>
ST_252 : Operation 1672 [1/5] (7.61ns)   --->   "%before_relu_2_47 = fadd half %before_relu_2_46, %tmp_7_47" [dnn/dnn.cpp:504]   --->   Operation 1672 'hadd' 'before_relu_2_47' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 7.61>
ST_253 : Operation 1673 [5/5] (7.61ns)   --->   "%before_relu_2_48 = fadd half %before_relu_2_47, %tmp_7_48" [dnn/dnn.cpp:504]   --->   Operation 1673 'hadd' 'before_relu_2_48' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 7.61>
ST_254 : Operation 1674 [4/5] (7.61ns)   --->   "%before_relu_2_48 = fadd half %before_relu_2_47, %tmp_7_48" [dnn/dnn.cpp:504]   --->   Operation 1674 'hadd' 'before_relu_2_48' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.61>
ST_255 : Operation 1675 [3/5] (7.61ns)   --->   "%before_relu_2_48 = fadd half %before_relu_2_47, %tmp_7_48" [dnn/dnn.cpp:504]   --->   Operation 1675 'hadd' 'before_relu_2_48' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.61>
ST_256 : Operation 1676 [2/5] (7.61ns)   --->   "%before_relu_2_48 = fadd half %before_relu_2_47, %tmp_7_48" [dnn/dnn.cpp:504]   --->   Operation 1676 'hadd' 'before_relu_2_48' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.61>
ST_257 : Operation 1677 [1/5] (7.61ns)   --->   "%before_relu_2_48 = fadd half %before_relu_2_47, %tmp_7_48" [dnn/dnn.cpp:504]   --->   Operation 1677 'hadd' 'before_relu_2_48' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 7.61>
ST_258 : Operation 1678 [5/5] (7.61ns)   --->   "%before_relu_2_49 = fadd half %before_relu_2_48, %tmp_7_49" [dnn/dnn.cpp:504]   --->   Operation 1678 'hadd' 'before_relu_2_49' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 7.61>
ST_259 : Operation 1679 [4/5] (7.61ns)   --->   "%before_relu_2_49 = fadd half %before_relu_2_48, %tmp_7_49" [dnn/dnn.cpp:504]   --->   Operation 1679 'hadd' 'before_relu_2_49' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.61>
ST_260 : Operation 1680 [3/5] (7.61ns)   --->   "%before_relu_2_49 = fadd half %before_relu_2_48, %tmp_7_49" [dnn/dnn.cpp:504]   --->   Operation 1680 'hadd' 'before_relu_2_49' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.61>
ST_261 : Operation 1681 [2/5] (7.61ns)   --->   "%before_relu_2_49 = fadd half %before_relu_2_48, %tmp_7_49" [dnn/dnn.cpp:504]   --->   Operation 1681 'hadd' 'before_relu_2_49' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.61>
ST_262 : Operation 1682 [1/5] (7.61ns)   --->   "%before_relu_2_49 = fadd half %before_relu_2_48, %tmp_7_49" [dnn/dnn.cpp:504]   --->   Operation 1682 'hadd' 'before_relu_2_49' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 7.61>
ST_263 : Operation 1683 [5/5] (7.61ns)   --->   "%before_relu_2_50 = fadd half %before_relu_2_49, %tmp_7_50" [dnn/dnn.cpp:504]   --->   Operation 1683 'hadd' 'before_relu_2_50' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 7.61>
ST_264 : Operation 1684 [4/5] (7.61ns)   --->   "%before_relu_2_50 = fadd half %before_relu_2_49, %tmp_7_50" [dnn/dnn.cpp:504]   --->   Operation 1684 'hadd' 'before_relu_2_50' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.61>
ST_265 : Operation 1685 [3/5] (7.61ns)   --->   "%before_relu_2_50 = fadd half %before_relu_2_49, %tmp_7_50" [dnn/dnn.cpp:504]   --->   Operation 1685 'hadd' 'before_relu_2_50' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.61>
ST_266 : Operation 1686 [2/5] (7.61ns)   --->   "%before_relu_2_50 = fadd half %before_relu_2_49, %tmp_7_50" [dnn/dnn.cpp:504]   --->   Operation 1686 'hadd' 'before_relu_2_50' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.61>
ST_267 : Operation 1687 [1/5] (7.61ns)   --->   "%before_relu_2_50 = fadd half %before_relu_2_49, %tmp_7_50" [dnn/dnn.cpp:504]   --->   Operation 1687 'hadd' 'before_relu_2_50' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 7.61>
ST_268 : Operation 1688 [5/5] (7.61ns)   --->   "%before_relu_2_51 = fadd half %before_relu_2_50, %tmp_7_51" [dnn/dnn.cpp:504]   --->   Operation 1688 'hadd' 'before_relu_2_51' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 7.61>
ST_269 : Operation 1689 [4/5] (7.61ns)   --->   "%before_relu_2_51 = fadd half %before_relu_2_50, %tmp_7_51" [dnn/dnn.cpp:504]   --->   Operation 1689 'hadd' 'before_relu_2_51' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 7.61>
ST_270 : Operation 1690 [3/5] (7.61ns)   --->   "%before_relu_2_51 = fadd half %before_relu_2_50, %tmp_7_51" [dnn/dnn.cpp:504]   --->   Operation 1690 'hadd' 'before_relu_2_51' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 7.61>
ST_271 : Operation 1691 [2/5] (7.61ns)   --->   "%before_relu_2_51 = fadd half %before_relu_2_50, %tmp_7_51" [dnn/dnn.cpp:504]   --->   Operation 1691 'hadd' 'before_relu_2_51' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 7.61>
ST_272 : Operation 1692 [1/5] (7.61ns)   --->   "%before_relu_2_51 = fadd half %before_relu_2_50, %tmp_7_51" [dnn/dnn.cpp:504]   --->   Operation 1692 'hadd' 'before_relu_2_51' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 7.61>
ST_273 : Operation 1693 [5/5] (7.61ns)   --->   "%before_relu_2_52 = fadd half %before_relu_2_51, %tmp_7_52" [dnn/dnn.cpp:504]   --->   Operation 1693 'hadd' 'before_relu_2_52' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 7.61>
ST_274 : Operation 1694 [4/5] (7.61ns)   --->   "%before_relu_2_52 = fadd half %before_relu_2_51, %tmp_7_52" [dnn/dnn.cpp:504]   --->   Operation 1694 'hadd' 'before_relu_2_52' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 7.61>
ST_275 : Operation 1695 [3/5] (7.61ns)   --->   "%before_relu_2_52 = fadd half %before_relu_2_51, %tmp_7_52" [dnn/dnn.cpp:504]   --->   Operation 1695 'hadd' 'before_relu_2_52' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 7.61>
ST_276 : Operation 1696 [2/5] (7.61ns)   --->   "%before_relu_2_52 = fadd half %before_relu_2_51, %tmp_7_52" [dnn/dnn.cpp:504]   --->   Operation 1696 'hadd' 'before_relu_2_52' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 7.61>
ST_277 : Operation 1697 [1/5] (7.61ns)   --->   "%before_relu_2_52 = fadd half %before_relu_2_51, %tmp_7_52" [dnn/dnn.cpp:504]   --->   Operation 1697 'hadd' 'before_relu_2_52' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 7.61>
ST_278 : Operation 1698 [5/5] (7.61ns)   --->   "%before_relu_2_53 = fadd half %before_relu_2_52, %tmp_7_53" [dnn/dnn.cpp:504]   --->   Operation 1698 'hadd' 'before_relu_2_53' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 7.61>
ST_279 : Operation 1699 [4/5] (7.61ns)   --->   "%before_relu_2_53 = fadd half %before_relu_2_52, %tmp_7_53" [dnn/dnn.cpp:504]   --->   Operation 1699 'hadd' 'before_relu_2_53' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 7.61>
ST_280 : Operation 1700 [3/5] (7.61ns)   --->   "%before_relu_2_53 = fadd half %before_relu_2_52, %tmp_7_53" [dnn/dnn.cpp:504]   --->   Operation 1700 'hadd' 'before_relu_2_53' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 7.61>
ST_281 : Operation 1701 [2/5] (7.61ns)   --->   "%before_relu_2_53 = fadd half %before_relu_2_52, %tmp_7_53" [dnn/dnn.cpp:504]   --->   Operation 1701 'hadd' 'before_relu_2_53' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 7.61>
ST_282 : Operation 1702 [1/5] (7.61ns)   --->   "%before_relu_2_53 = fadd half %before_relu_2_52, %tmp_7_53" [dnn/dnn.cpp:504]   --->   Operation 1702 'hadd' 'before_relu_2_53' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 7.61>
ST_283 : Operation 1703 [5/5] (7.61ns)   --->   "%before_relu_2_54 = fadd half %before_relu_2_53, %tmp_7_54" [dnn/dnn.cpp:504]   --->   Operation 1703 'hadd' 'before_relu_2_54' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 7.61>
ST_284 : Operation 1704 [4/5] (7.61ns)   --->   "%before_relu_2_54 = fadd half %before_relu_2_53, %tmp_7_54" [dnn/dnn.cpp:504]   --->   Operation 1704 'hadd' 'before_relu_2_54' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 7.61>
ST_285 : Operation 1705 [3/5] (7.61ns)   --->   "%before_relu_2_54 = fadd half %before_relu_2_53, %tmp_7_54" [dnn/dnn.cpp:504]   --->   Operation 1705 'hadd' 'before_relu_2_54' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 7.61>
ST_286 : Operation 1706 [2/5] (7.61ns)   --->   "%before_relu_2_54 = fadd half %before_relu_2_53, %tmp_7_54" [dnn/dnn.cpp:504]   --->   Operation 1706 'hadd' 'before_relu_2_54' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 7.61>
ST_287 : Operation 1707 [1/5] (7.61ns)   --->   "%before_relu_2_54 = fadd half %before_relu_2_53, %tmp_7_54" [dnn/dnn.cpp:504]   --->   Operation 1707 'hadd' 'before_relu_2_54' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 7.61>
ST_288 : Operation 1708 [5/5] (7.61ns)   --->   "%before_relu_2_55 = fadd half %before_relu_2_54, %tmp_7_55" [dnn/dnn.cpp:504]   --->   Operation 1708 'hadd' 'before_relu_2_55' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 7.61>
ST_289 : Operation 1709 [4/5] (7.61ns)   --->   "%before_relu_2_55 = fadd half %before_relu_2_54, %tmp_7_55" [dnn/dnn.cpp:504]   --->   Operation 1709 'hadd' 'before_relu_2_55' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 7.61>
ST_290 : Operation 1710 [3/5] (7.61ns)   --->   "%before_relu_2_55 = fadd half %before_relu_2_54, %tmp_7_55" [dnn/dnn.cpp:504]   --->   Operation 1710 'hadd' 'before_relu_2_55' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 7.61>
ST_291 : Operation 1711 [2/5] (7.61ns)   --->   "%before_relu_2_55 = fadd half %before_relu_2_54, %tmp_7_55" [dnn/dnn.cpp:504]   --->   Operation 1711 'hadd' 'before_relu_2_55' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 7.61>
ST_292 : Operation 1712 [1/5] (7.61ns)   --->   "%before_relu_2_55 = fadd half %before_relu_2_54, %tmp_7_55" [dnn/dnn.cpp:504]   --->   Operation 1712 'hadd' 'before_relu_2_55' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 7.61>
ST_293 : Operation 1713 [5/5] (7.61ns)   --->   "%before_relu_2_56 = fadd half %before_relu_2_55, %tmp_7_56" [dnn/dnn.cpp:504]   --->   Operation 1713 'hadd' 'before_relu_2_56' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 7.61>
ST_294 : Operation 1714 [4/5] (7.61ns)   --->   "%before_relu_2_56 = fadd half %before_relu_2_55, %tmp_7_56" [dnn/dnn.cpp:504]   --->   Operation 1714 'hadd' 'before_relu_2_56' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 7.61>
ST_295 : Operation 1715 [3/5] (7.61ns)   --->   "%before_relu_2_56 = fadd half %before_relu_2_55, %tmp_7_56" [dnn/dnn.cpp:504]   --->   Operation 1715 'hadd' 'before_relu_2_56' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 7.61>
ST_296 : Operation 1716 [2/5] (7.61ns)   --->   "%before_relu_2_56 = fadd half %before_relu_2_55, %tmp_7_56" [dnn/dnn.cpp:504]   --->   Operation 1716 'hadd' 'before_relu_2_56' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 7.61>
ST_297 : Operation 1717 [1/5] (7.61ns)   --->   "%before_relu_2_56 = fadd half %before_relu_2_55, %tmp_7_56" [dnn/dnn.cpp:504]   --->   Operation 1717 'hadd' 'before_relu_2_56' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 7.61>
ST_298 : Operation 1718 [5/5] (7.61ns)   --->   "%before_relu_2_57 = fadd half %before_relu_2_56, %tmp_7_57" [dnn/dnn.cpp:504]   --->   Operation 1718 'hadd' 'before_relu_2_57' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 7.61>
ST_299 : Operation 1719 [4/5] (7.61ns)   --->   "%before_relu_2_57 = fadd half %before_relu_2_56, %tmp_7_57" [dnn/dnn.cpp:504]   --->   Operation 1719 'hadd' 'before_relu_2_57' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 7.61>
ST_300 : Operation 1720 [3/5] (7.61ns)   --->   "%before_relu_2_57 = fadd half %before_relu_2_56, %tmp_7_57" [dnn/dnn.cpp:504]   --->   Operation 1720 'hadd' 'before_relu_2_57' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 7.61>
ST_301 : Operation 1721 [2/5] (7.61ns)   --->   "%before_relu_2_57 = fadd half %before_relu_2_56, %tmp_7_57" [dnn/dnn.cpp:504]   --->   Operation 1721 'hadd' 'before_relu_2_57' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 7.61>
ST_302 : Operation 1722 [1/5] (7.61ns)   --->   "%before_relu_2_57 = fadd half %before_relu_2_56, %tmp_7_57" [dnn/dnn.cpp:504]   --->   Operation 1722 'hadd' 'before_relu_2_57' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 7.61>
ST_303 : Operation 1723 [5/5] (7.61ns)   --->   "%before_relu_2_58 = fadd half %before_relu_2_57, %tmp_7_58" [dnn/dnn.cpp:504]   --->   Operation 1723 'hadd' 'before_relu_2_58' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 7.61>
ST_304 : Operation 1724 [4/5] (7.61ns)   --->   "%before_relu_2_58 = fadd half %before_relu_2_57, %tmp_7_58" [dnn/dnn.cpp:504]   --->   Operation 1724 'hadd' 'before_relu_2_58' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 7.61>
ST_305 : Operation 1725 [3/5] (7.61ns)   --->   "%before_relu_2_58 = fadd half %before_relu_2_57, %tmp_7_58" [dnn/dnn.cpp:504]   --->   Operation 1725 'hadd' 'before_relu_2_58' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 7.61>
ST_306 : Operation 1726 [2/5] (7.61ns)   --->   "%before_relu_2_58 = fadd half %before_relu_2_57, %tmp_7_58" [dnn/dnn.cpp:504]   --->   Operation 1726 'hadd' 'before_relu_2_58' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 7.61>
ST_307 : Operation 1727 [1/5] (7.61ns)   --->   "%before_relu_2_58 = fadd half %before_relu_2_57, %tmp_7_58" [dnn/dnn.cpp:504]   --->   Operation 1727 'hadd' 'before_relu_2_58' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 7.61>
ST_308 : Operation 1728 [5/5] (7.61ns)   --->   "%before_relu_2_59 = fadd half %before_relu_2_58, %tmp_7_59" [dnn/dnn.cpp:504]   --->   Operation 1728 'hadd' 'before_relu_2_59' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 7.61>
ST_309 : Operation 1729 [4/5] (7.61ns)   --->   "%before_relu_2_59 = fadd half %before_relu_2_58, %tmp_7_59" [dnn/dnn.cpp:504]   --->   Operation 1729 'hadd' 'before_relu_2_59' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 7.61>
ST_310 : Operation 1730 [3/5] (7.61ns)   --->   "%before_relu_2_59 = fadd half %before_relu_2_58, %tmp_7_59" [dnn/dnn.cpp:504]   --->   Operation 1730 'hadd' 'before_relu_2_59' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 7.61>
ST_311 : Operation 1731 [2/5] (7.61ns)   --->   "%before_relu_2_59 = fadd half %before_relu_2_58, %tmp_7_59" [dnn/dnn.cpp:504]   --->   Operation 1731 'hadd' 'before_relu_2_59' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 7.61>
ST_312 : Operation 1732 [1/5] (7.61ns)   --->   "%before_relu_2_59 = fadd half %before_relu_2_58, %tmp_7_59" [dnn/dnn.cpp:504]   --->   Operation 1732 'hadd' 'before_relu_2_59' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 7.61>
ST_313 : Operation 1733 [5/5] (7.61ns)   --->   "%before_relu_2_60 = fadd half %before_relu_2_59, %tmp_7_60" [dnn/dnn.cpp:504]   --->   Operation 1733 'hadd' 'before_relu_2_60' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 7.61>
ST_314 : Operation 1734 [4/5] (7.61ns)   --->   "%before_relu_2_60 = fadd half %before_relu_2_59, %tmp_7_60" [dnn/dnn.cpp:504]   --->   Operation 1734 'hadd' 'before_relu_2_60' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 7.61>
ST_315 : Operation 1735 [3/5] (7.61ns)   --->   "%before_relu_2_60 = fadd half %before_relu_2_59, %tmp_7_60" [dnn/dnn.cpp:504]   --->   Operation 1735 'hadd' 'before_relu_2_60' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 7.61>
ST_316 : Operation 1736 [2/5] (7.61ns)   --->   "%before_relu_2_60 = fadd half %before_relu_2_59, %tmp_7_60" [dnn/dnn.cpp:504]   --->   Operation 1736 'hadd' 'before_relu_2_60' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 7.61>
ST_317 : Operation 1737 [1/5] (7.61ns)   --->   "%before_relu_2_60 = fadd half %before_relu_2_59, %tmp_7_60" [dnn/dnn.cpp:504]   --->   Operation 1737 'hadd' 'before_relu_2_60' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 7.61>
ST_318 : Operation 1738 [5/5] (7.61ns)   --->   "%before_relu_2_61 = fadd half %before_relu_2_60, %tmp_7_61" [dnn/dnn.cpp:504]   --->   Operation 1738 'hadd' 'before_relu_2_61' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 7.61>
ST_319 : Operation 1739 [4/5] (7.61ns)   --->   "%before_relu_2_61 = fadd half %before_relu_2_60, %tmp_7_61" [dnn/dnn.cpp:504]   --->   Operation 1739 'hadd' 'before_relu_2_61' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 7.61>
ST_320 : Operation 1740 [3/5] (7.61ns)   --->   "%before_relu_2_61 = fadd half %before_relu_2_60, %tmp_7_61" [dnn/dnn.cpp:504]   --->   Operation 1740 'hadd' 'before_relu_2_61' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 7.61>
ST_321 : Operation 1741 [2/5] (7.61ns)   --->   "%before_relu_2_61 = fadd half %before_relu_2_60, %tmp_7_61" [dnn/dnn.cpp:504]   --->   Operation 1741 'hadd' 'before_relu_2_61' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 7.61>
ST_322 : Operation 1742 [1/5] (7.61ns)   --->   "%before_relu_2_61 = fadd half %before_relu_2_60, %tmp_7_61" [dnn/dnn.cpp:504]   --->   Operation 1742 'hadd' 'before_relu_2_61' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 7.61>
ST_323 : Operation 1743 [5/5] (7.61ns)   --->   "%before_relu_2_62 = fadd half %before_relu_2_61, %tmp_7_62" [dnn/dnn.cpp:504]   --->   Operation 1743 'hadd' 'before_relu_2_62' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 7.61>
ST_324 : Operation 1744 [4/5] (7.61ns)   --->   "%before_relu_2_62 = fadd half %before_relu_2_61, %tmp_7_62" [dnn/dnn.cpp:504]   --->   Operation 1744 'hadd' 'before_relu_2_62' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 7.61>
ST_325 : Operation 1745 [3/5] (7.61ns)   --->   "%before_relu_2_62 = fadd half %before_relu_2_61, %tmp_7_62" [dnn/dnn.cpp:504]   --->   Operation 1745 'hadd' 'before_relu_2_62' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 7.61>
ST_326 : Operation 1746 [2/5] (7.61ns)   --->   "%before_relu_2_62 = fadd half %before_relu_2_61, %tmp_7_62" [dnn/dnn.cpp:504]   --->   Operation 1746 'hadd' 'before_relu_2_62' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 7.61>
ST_327 : Operation 1747 [1/5] (7.61ns)   --->   "%before_relu_2_62 = fadd half %before_relu_2_61, %tmp_7_62" [dnn/dnn.cpp:504]   --->   Operation 1747 'hadd' 'before_relu_2_62' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 7.61>
ST_328 : Operation 1748 [5/5] (7.61ns)   --->   "%before_relu_2_63 = fadd half %before_relu_2_62, %tmp_7_63" [dnn/dnn.cpp:504]   --->   Operation 1748 'hadd' 'before_relu_2_63' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 7.61>
ST_329 : Operation 1749 [4/5] (7.61ns)   --->   "%before_relu_2_63 = fadd half %before_relu_2_62, %tmp_7_63" [dnn/dnn.cpp:504]   --->   Operation 1749 'hadd' 'before_relu_2_63' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 7.61>
ST_330 : Operation 1750 [3/5] (7.61ns)   --->   "%before_relu_2_63 = fadd half %before_relu_2_62, %tmp_7_63" [dnn/dnn.cpp:504]   --->   Operation 1750 'hadd' 'before_relu_2_63' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 7.61>
ST_331 : Operation 1751 [2/5] (7.61ns)   --->   "%before_relu_2_63 = fadd half %before_relu_2_62, %tmp_7_63" [dnn/dnn.cpp:504]   --->   Operation 1751 'hadd' 'before_relu_2_63' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 7.61>
ST_332 : Operation 1752 [1/5] (7.61ns)   --->   "%before_relu_2_63 = fadd half %before_relu_2_62, %tmp_7_63" [dnn/dnn.cpp:504]   --->   Operation 1752 'hadd' 'before_relu_2_63' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 7.61>
ST_333 : Operation 1753 [5/5] (7.61ns)   --->   "%before_relu_2_64 = fadd half %before_relu_2_63, %tmp_7_64" [dnn/dnn.cpp:504]   --->   Operation 1753 'hadd' 'before_relu_2_64' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 7.61>
ST_334 : Operation 1754 [4/5] (7.61ns)   --->   "%before_relu_2_64 = fadd half %before_relu_2_63, %tmp_7_64" [dnn/dnn.cpp:504]   --->   Operation 1754 'hadd' 'before_relu_2_64' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 7.61>
ST_335 : Operation 1755 [3/5] (7.61ns)   --->   "%before_relu_2_64 = fadd half %before_relu_2_63, %tmp_7_64" [dnn/dnn.cpp:504]   --->   Operation 1755 'hadd' 'before_relu_2_64' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 7.61>
ST_336 : Operation 1756 [2/5] (7.61ns)   --->   "%before_relu_2_64 = fadd half %before_relu_2_63, %tmp_7_64" [dnn/dnn.cpp:504]   --->   Operation 1756 'hadd' 'before_relu_2_64' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 7.61>
ST_337 : Operation 1757 [1/5] (7.61ns)   --->   "%before_relu_2_64 = fadd half %before_relu_2_63, %tmp_7_64" [dnn/dnn.cpp:504]   --->   Operation 1757 'hadd' 'before_relu_2_64' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 7.61>
ST_338 : Operation 1758 [5/5] (7.61ns)   --->   "%before_relu_2_65 = fadd half %before_relu_2_64, %tmp_7_65" [dnn/dnn.cpp:504]   --->   Operation 1758 'hadd' 'before_relu_2_65' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 7.61>
ST_339 : Operation 1759 [4/5] (7.61ns)   --->   "%before_relu_2_65 = fadd half %before_relu_2_64, %tmp_7_65" [dnn/dnn.cpp:504]   --->   Operation 1759 'hadd' 'before_relu_2_65' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 7.61>
ST_340 : Operation 1760 [3/5] (7.61ns)   --->   "%before_relu_2_65 = fadd half %before_relu_2_64, %tmp_7_65" [dnn/dnn.cpp:504]   --->   Operation 1760 'hadd' 'before_relu_2_65' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 7.61>
ST_341 : Operation 1761 [2/5] (7.61ns)   --->   "%before_relu_2_65 = fadd half %before_relu_2_64, %tmp_7_65" [dnn/dnn.cpp:504]   --->   Operation 1761 'hadd' 'before_relu_2_65' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 7.61>
ST_342 : Operation 1762 [1/5] (7.61ns)   --->   "%before_relu_2_65 = fadd half %before_relu_2_64, %tmp_7_65" [dnn/dnn.cpp:504]   --->   Operation 1762 'hadd' 'before_relu_2_65' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 7.61>
ST_343 : Operation 1763 [5/5] (7.61ns)   --->   "%before_relu_2_66 = fadd half %before_relu_2_65, %tmp_7_66" [dnn/dnn.cpp:504]   --->   Operation 1763 'hadd' 'before_relu_2_66' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 7.61>
ST_344 : Operation 1764 [4/5] (7.61ns)   --->   "%before_relu_2_66 = fadd half %before_relu_2_65, %tmp_7_66" [dnn/dnn.cpp:504]   --->   Operation 1764 'hadd' 'before_relu_2_66' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 7.61>
ST_345 : Operation 1765 [3/5] (7.61ns)   --->   "%before_relu_2_66 = fadd half %before_relu_2_65, %tmp_7_66" [dnn/dnn.cpp:504]   --->   Operation 1765 'hadd' 'before_relu_2_66' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 7.61>
ST_346 : Operation 1766 [2/5] (7.61ns)   --->   "%before_relu_2_66 = fadd half %before_relu_2_65, %tmp_7_66" [dnn/dnn.cpp:504]   --->   Operation 1766 'hadd' 'before_relu_2_66' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 7.61>
ST_347 : Operation 1767 [1/5] (7.61ns)   --->   "%before_relu_2_66 = fadd half %before_relu_2_65, %tmp_7_66" [dnn/dnn.cpp:504]   --->   Operation 1767 'hadd' 'before_relu_2_66' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 7.61>
ST_348 : Operation 1768 [5/5] (7.61ns)   --->   "%before_relu_2_67 = fadd half %before_relu_2_66, %tmp_7_67" [dnn/dnn.cpp:504]   --->   Operation 1768 'hadd' 'before_relu_2_67' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 7.61>
ST_349 : Operation 1769 [4/5] (7.61ns)   --->   "%before_relu_2_67 = fadd half %before_relu_2_66, %tmp_7_67" [dnn/dnn.cpp:504]   --->   Operation 1769 'hadd' 'before_relu_2_67' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 7.61>
ST_350 : Operation 1770 [3/5] (7.61ns)   --->   "%before_relu_2_67 = fadd half %before_relu_2_66, %tmp_7_67" [dnn/dnn.cpp:504]   --->   Operation 1770 'hadd' 'before_relu_2_67' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 7.61>
ST_351 : Operation 1771 [2/5] (7.61ns)   --->   "%before_relu_2_67 = fadd half %before_relu_2_66, %tmp_7_67" [dnn/dnn.cpp:504]   --->   Operation 1771 'hadd' 'before_relu_2_67' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 7.61>
ST_352 : Operation 1772 [1/5] (7.61ns)   --->   "%before_relu_2_67 = fadd half %before_relu_2_66, %tmp_7_67" [dnn/dnn.cpp:504]   --->   Operation 1772 'hadd' 'before_relu_2_67' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 7.61>
ST_353 : Operation 1773 [5/5] (7.61ns)   --->   "%before_relu_2_68 = fadd half %before_relu_2_67, %tmp_7_68" [dnn/dnn.cpp:504]   --->   Operation 1773 'hadd' 'before_relu_2_68' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 7.61>
ST_354 : Operation 1774 [4/5] (7.61ns)   --->   "%before_relu_2_68 = fadd half %before_relu_2_67, %tmp_7_68" [dnn/dnn.cpp:504]   --->   Operation 1774 'hadd' 'before_relu_2_68' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 7.61>
ST_355 : Operation 1775 [3/5] (7.61ns)   --->   "%before_relu_2_68 = fadd half %before_relu_2_67, %tmp_7_68" [dnn/dnn.cpp:504]   --->   Operation 1775 'hadd' 'before_relu_2_68' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 7.61>
ST_356 : Operation 1776 [2/5] (7.61ns)   --->   "%before_relu_2_68 = fadd half %before_relu_2_67, %tmp_7_68" [dnn/dnn.cpp:504]   --->   Operation 1776 'hadd' 'before_relu_2_68' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 7.61>
ST_357 : Operation 1777 [1/5] (7.61ns)   --->   "%before_relu_2_68 = fadd half %before_relu_2_67, %tmp_7_68" [dnn/dnn.cpp:504]   --->   Operation 1777 'hadd' 'before_relu_2_68' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 7.61>
ST_358 : Operation 1778 [5/5] (7.61ns)   --->   "%before_relu_2_69 = fadd half %before_relu_2_68, %tmp_7_69" [dnn/dnn.cpp:504]   --->   Operation 1778 'hadd' 'before_relu_2_69' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 7.61>
ST_359 : Operation 1779 [4/5] (7.61ns)   --->   "%before_relu_2_69 = fadd half %before_relu_2_68, %tmp_7_69" [dnn/dnn.cpp:504]   --->   Operation 1779 'hadd' 'before_relu_2_69' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 7.61>
ST_360 : Operation 1780 [3/5] (7.61ns)   --->   "%before_relu_2_69 = fadd half %before_relu_2_68, %tmp_7_69" [dnn/dnn.cpp:504]   --->   Operation 1780 'hadd' 'before_relu_2_69' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 7.61>
ST_361 : Operation 1781 [2/5] (7.61ns)   --->   "%before_relu_2_69 = fadd half %before_relu_2_68, %tmp_7_69" [dnn/dnn.cpp:504]   --->   Operation 1781 'hadd' 'before_relu_2_69' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 7.61>
ST_362 : Operation 1782 [1/5] (7.61ns)   --->   "%before_relu_2_69 = fadd half %before_relu_2_68, %tmp_7_69" [dnn/dnn.cpp:504]   --->   Operation 1782 'hadd' 'before_relu_2_69' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 7.61>
ST_363 : Operation 1783 [5/5] (7.61ns)   --->   "%before_relu_2_70 = fadd half %before_relu_2_69, %tmp_7_70" [dnn/dnn.cpp:504]   --->   Operation 1783 'hadd' 'before_relu_2_70' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 7.61>
ST_364 : Operation 1784 [4/5] (7.61ns)   --->   "%before_relu_2_70 = fadd half %before_relu_2_69, %tmp_7_70" [dnn/dnn.cpp:504]   --->   Operation 1784 'hadd' 'before_relu_2_70' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 7.61>
ST_365 : Operation 1785 [3/5] (7.61ns)   --->   "%before_relu_2_70 = fadd half %before_relu_2_69, %tmp_7_70" [dnn/dnn.cpp:504]   --->   Operation 1785 'hadd' 'before_relu_2_70' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 7.61>
ST_366 : Operation 1786 [2/5] (7.61ns)   --->   "%before_relu_2_70 = fadd half %before_relu_2_69, %tmp_7_70" [dnn/dnn.cpp:504]   --->   Operation 1786 'hadd' 'before_relu_2_70' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 7.61>
ST_367 : Operation 1787 [1/5] (7.61ns)   --->   "%before_relu_2_70 = fadd half %before_relu_2_69, %tmp_7_70" [dnn/dnn.cpp:504]   --->   Operation 1787 'hadd' 'before_relu_2_70' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 7.61>
ST_368 : Operation 1788 [5/5] (7.61ns)   --->   "%before_relu_2_71 = fadd half %before_relu_2_70, %tmp_7_71" [dnn/dnn.cpp:504]   --->   Operation 1788 'hadd' 'before_relu_2_71' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 7.61>
ST_369 : Operation 1789 [4/5] (7.61ns)   --->   "%before_relu_2_71 = fadd half %before_relu_2_70, %tmp_7_71" [dnn/dnn.cpp:504]   --->   Operation 1789 'hadd' 'before_relu_2_71' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 7.61>
ST_370 : Operation 1790 [3/5] (7.61ns)   --->   "%before_relu_2_71 = fadd half %before_relu_2_70, %tmp_7_71" [dnn/dnn.cpp:504]   --->   Operation 1790 'hadd' 'before_relu_2_71' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 7.61>
ST_371 : Operation 1791 [2/5] (7.61ns)   --->   "%before_relu_2_71 = fadd half %before_relu_2_70, %tmp_7_71" [dnn/dnn.cpp:504]   --->   Operation 1791 'hadd' 'before_relu_2_71' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 7.61>
ST_372 : Operation 1792 [1/5] (7.61ns)   --->   "%before_relu_2_71 = fadd half %before_relu_2_70, %tmp_7_71" [dnn/dnn.cpp:504]   --->   Operation 1792 'hadd' 'before_relu_2_71' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 7.61>
ST_373 : Operation 1793 [5/5] (7.61ns)   --->   "%before_relu_2_72 = fadd half %before_relu_2_71, %tmp_7_72" [dnn/dnn.cpp:504]   --->   Operation 1793 'hadd' 'before_relu_2_72' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 7.61>
ST_374 : Operation 1794 [4/5] (7.61ns)   --->   "%before_relu_2_72 = fadd half %before_relu_2_71, %tmp_7_72" [dnn/dnn.cpp:504]   --->   Operation 1794 'hadd' 'before_relu_2_72' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 7.61>
ST_375 : Operation 1795 [3/5] (7.61ns)   --->   "%before_relu_2_72 = fadd half %before_relu_2_71, %tmp_7_72" [dnn/dnn.cpp:504]   --->   Operation 1795 'hadd' 'before_relu_2_72' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 7.61>
ST_376 : Operation 1796 [2/5] (7.61ns)   --->   "%before_relu_2_72 = fadd half %before_relu_2_71, %tmp_7_72" [dnn/dnn.cpp:504]   --->   Operation 1796 'hadd' 'before_relu_2_72' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 7.61>
ST_377 : Operation 1797 [1/5] (7.61ns)   --->   "%before_relu_2_72 = fadd half %before_relu_2_71, %tmp_7_72" [dnn/dnn.cpp:504]   --->   Operation 1797 'hadd' 'before_relu_2_72' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 7.61>
ST_378 : Operation 1798 [5/5] (7.61ns)   --->   "%before_relu_2_73 = fadd half %before_relu_2_72, %tmp_7_73" [dnn/dnn.cpp:504]   --->   Operation 1798 'hadd' 'before_relu_2_73' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 7.61>
ST_379 : Operation 1799 [4/5] (7.61ns)   --->   "%before_relu_2_73 = fadd half %before_relu_2_72, %tmp_7_73" [dnn/dnn.cpp:504]   --->   Operation 1799 'hadd' 'before_relu_2_73' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 379> <Delay = 7.61>
ST_380 : Operation 1800 [3/5] (7.61ns)   --->   "%before_relu_2_73 = fadd half %before_relu_2_72, %tmp_7_73" [dnn/dnn.cpp:504]   --->   Operation 1800 'hadd' 'before_relu_2_73' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 7.61>
ST_381 : Operation 1801 [2/5] (7.61ns)   --->   "%before_relu_2_73 = fadd half %before_relu_2_72, %tmp_7_73" [dnn/dnn.cpp:504]   --->   Operation 1801 'hadd' 'before_relu_2_73' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 381> <Delay = 7.61>
ST_382 : Operation 1802 [1/5] (7.61ns)   --->   "%before_relu_2_73 = fadd half %before_relu_2_72, %tmp_7_73" [dnn/dnn.cpp:504]   --->   Operation 1802 'hadd' 'before_relu_2_73' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 382> <Delay = 7.61>
ST_383 : Operation 1803 [5/5] (7.61ns)   --->   "%before_relu_2_74 = fadd half %before_relu_2_73, %tmp_7_74" [dnn/dnn.cpp:504]   --->   Operation 1803 'hadd' 'before_relu_2_74' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 383> <Delay = 7.61>
ST_384 : Operation 1804 [4/5] (7.61ns)   --->   "%before_relu_2_74 = fadd half %before_relu_2_73, %tmp_7_74" [dnn/dnn.cpp:504]   --->   Operation 1804 'hadd' 'before_relu_2_74' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 7.61>
ST_385 : Operation 1805 [3/5] (7.61ns)   --->   "%before_relu_2_74 = fadd half %before_relu_2_73, %tmp_7_74" [dnn/dnn.cpp:504]   --->   Operation 1805 'hadd' 'before_relu_2_74' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 385> <Delay = 7.61>
ST_386 : Operation 1806 [2/5] (7.61ns)   --->   "%before_relu_2_74 = fadd half %before_relu_2_73, %tmp_7_74" [dnn/dnn.cpp:504]   --->   Operation 1806 'hadd' 'before_relu_2_74' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 386> <Delay = 7.61>
ST_387 : Operation 1807 [1/5] (7.61ns)   --->   "%before_relu_2_74 = fadd half %before_relu_2_73, %tmp_7_74" [dnn/dnn.cpp:504]   --->   Operation 1807 'hadd' 'before_relu_2_74' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 387> <Delay = 7.61>
ST_388 : Operation 1808 [5/5] (7.61ns)   --->   "%before_relu_2_75 = fadd half %before_relu_2_74, %tmp_7_75" [dnn/dnn.cpp:504]   --->   Operation 1808 'hadd' 'before_relu_2_75' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 388> <Delay = 7.61>
ST_389 : Operation 1809 [4/5] (7.61ns)   --->   "%before_relu_2_75 = fadd half %before_relu_2_74, %tmp_7_75" [dnn/dnn.cpp:504]   --->   Operation 1809 'hadd' 'before_relu_2_75' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 389> <Delay = 7.61>
ST_390 : Operation 1810 [3/5] (7.61ns)   --->   "%before_relu_2_75 = fadd half %before_relu_2_74, %tmp_7_75" [dnn/dnn.cpp:504]   --->   Operation 1810 'hadd' 'before_relu_2_75' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 390> <Delay = 7.61>
ST_391 : Operation 1811 [2/5] (7.61ns)   --->   "%before_relu_2_75 = fadd half %before_relu_2_74, %tmp_7_75" [dnn/dnn.cpp:504]   --->   Operation 1811 'hadd' 'before_relu_2_75' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 7.61>
ST_392 : Operation 1812 [1/5] (7.61ns)   --->   "%before_relu_2_75 = fadd half %before_relu_2_74, %tmp_7_75" [dnn/dnn.cpp:504]   --->   Operation 1812 'hadd' 'before_relu_2_75' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 392> <Delay = 7.61>
ST_393 : Operation 1813 [5/5] (7.61ns)   --->   "%before_relu_2_76 = fadd half %before_relu_2_75, %tmp_7_76" [dnn/dnn.cpp:504]   --->   Operation 1813 'hadd' 'before_relu_2_76' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 393> <Delay = 7.61>
ST_394 : Operation 1814 [4/5] (7.61ns)   --->   "%before_relu_2_76 = fadd half %before_relu_2_75, %tmp_7_76" [dnn/dnn.cpp:504]   --->   Operation 1814 'hadd' 'before_relu_2_76' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 394> <Delay = 7.61>
ST_395 : Operation 1815 [3/5] (7.61ns)   --->   "%before_relu_2_76 = fadd half %before_relu_2_75, %tmp_7_76" [dnn/dnn.cpp:504]   --->   Operation 1815 'hadd' 'before_relu_2_76' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 395> <Delay = 7.61>
ST_396 : Operation 1816 [2/5] (7.61ns)   --->   "%before_relu_2_76 = fadd half %before_relu_2_75, %tmp_7_76" [dnn/dnn.cpp:504]   --->   Operation 1816 'hadd' 'before_relu_2_76' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 396> <Delay = 7.61>
ST_397 : Operation 1817 [1/5] (7.61ns)   --->   "%before_relu_2_76 = fadd half %before_relu_2_75, %tmp_7_76" [dnn/dnn.cpp:504]   --->   Operation 1817 'hadd' 'before_relu_2_76' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 397> <Delay = 7.61>
ST_398 : Operation 1818 [5/5] (7.61ns)   --->   "%before_relu_2_77 = fadd half %before_relu_2_76, %tmp_7_77" [dnn/dnn.cpp:504]   --->   Operation 1818 'hadd' 'before_relu_2_77' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 398> <Delay = 7.61>
ST_399 : Operation 1819 [4/5] (7.61ns)   --->   "%before_relu_2_77 = fadd half %before_relu_2_76, %tmp_7_77" [dnn/dnn.cpp:504]   --->   Operation 1819 'hadd' 'before_relu_2_77' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 399> <Delay = 7.61>
ST_400 : Operation 1820 [3/5] (7.61ns)   --->   "%before_relu_2_77 = fadd half %before_relu_2_76, %tmp_7_77" [dnn/dnn.cpp:504]   --->   Operation 1820 'hadd' 'before_relu_2_77' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 400> <Delay = 7.61>
ST_401 : Operation 1821 [2/5] (7.61ns)   --->   "%before_relu_2_77 = fadd half %before_relu_2_76, %tmp_7_77" [dnn/dnn.cpp:504]   --->   Operation 1821 'hadd' 'before_relu_2_77' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 401> <Delay = 7.61>
ST_402 : Operation 1822 [1/5] (7.61ns)   --->   "%before_relu_2_77 = fadd half %before_relu_2_76, %tmp_7_77" [dnn/dnn.cpp:504]   --->   Operation 1822 'hadd' 'before_relu_2_77' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 402> <Delay = 7.61>
ST_403 : Operation 1823 [5/5] (7.61ns)   --->   "%before_relu_2_78 = fadd half %before_relu_2_77, %tmp_7_78" [dnn/dnn.cpp:504]   --->   Operation 1823 'hadd' 'before_relu_2_78' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 403> <Delay = 7.61>
ST_404 : Operation 1824 [4/5] (7.61ns)   --->   "%before_relu_2_78 = fadd half %before_relu_2_77, %tmp_7_78" [dnn/dnn.cpp:504]   --->   Operation 1824 'hadd' 'before_relu_2_78' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 404> <Delay = 7.61>
ST_405 : Operation 1825 [3/5] (7.61ns)   --->   "%before_relu_2_78 = fadd half %before_relu_2_77, %tmp_7_78" [dnn/dnn.cpp:504]   --->   Operation 1825 'hadd' 'before_relu_2_78' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 405> <Delay = 7.61>
ST_406 : Operation 1826 [2/5] (7.61ns)   --->   "%before_relu_2_78 = fadd half %before_relu_2_77, %tmp_7_78" [dnn/dnn.cpp:504]   --->   Operation 1826 'hadd' 'before_relu_2_78' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 406> <Delay = 7.61>
ST_407 : Operation 1827 [1/5] (7.61ns)   --->   "%before_relu_2_78 = fadd half %before_relu_2_77, %tmp_7_78" [dnn/dnn.cpp:504]   --->   Operation 1827 'hadd' 'before_relu_2_78' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 407> <Delay = 7.61>
ST_408 : Operation 1828 [5/5] (7.61ns)   --->   "%before_relu_2_79 = fadd half %before_relu_2_78, %tmp_7_79" [dnn/dnn.cpp:504]   --->   Operation 1828 'hadd' 'before_relu_2_79' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 408> <Delay = 7.61>
ST_409 : Operation 1829 [4/5] (7.61ns)   --->   "%before_relu_2_79 = fadd half %before_relu_2_78, %tmp_7_79" [dnn/dnn.cpp:504]   --->   Operation 1829 'hadd' 'before_relu_2_79' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 409> <Delay = 7.61>
ST_410 : Operation 1830 [3/5] (7.61ns)   --->   "%before_relu_2_79 = fadd half %before_relu_2_78, %tmp_7_79" [dnn/dnn.cpp:504]   --->   Operation 1830 'hadd' 'before_relu_2_79' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 410> <Delay = 7.61>
ST_411 : Operation 1831 [2/5] (7.61ns)   --->   "%before_relu_2_79 = fadd half %before_relu_2_78, %tmp_7_79" [dnn/dnn.cpp:504]   --->   Operation 1831 'hadd' 'before_relu_2_79' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 411> <Delay = 7.61>
ST_412 : Operation 1832 [1/5] (7.61ns)   --->   "%before_relu_2_79 = fadd half %before_relu_2_78, %tmp_7_79" [dnn/dnn.cpp:504]   --->   Operation 1832 'hadd' 'before_relu_2_79' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 412> <Delay = 7.61>
ST_413 : Operation 1833 [5/5] (7.61ns)   --->   "%before_relu_2_80 = fadd half %before_relu_2_79, %tmp_7_80" [dnn/dnn.cpp:504]   --->   Operation 1833 'hadd' 'before_relu_2_80' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 413> <Delay = 7.61>
ST_414 : Operation 1834 [4/5] (7.61ns)   --->   "%before_relu_2_80 = fadd half %before_relu_2_79, %tmp_7_80" [dnn/dnn.cpp:504]   --->   Operation 1834 'hadd' 'before_relu_2_80' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 414> <Delay = 7.61>
ST_415 : Operation 1835 [3/5] (7.61ns)   --->   "%before_relu_2_80 = fadd half %before_relu_2_79, %tmp_7_80" [dnn/dnn.cpp:504]   --->   Operation 1835 'hadd' 'before_relu_2_80' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 415> <Delay = 7.61>
ST_416 : Operation 1836 [2/5] (7.61ns)   --->   "%before_relu_2_80 = fadd half %before_relu_2_79, %tmp_7_80" [dnn/dnn.cpp:504]   --->   Operation 1836 'hadd' 'before_relu_2_80' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 416> <Delay = 7.61>
ST_417 : Operation 1837 [1/5] (7.61ns)   --->   "%before_relu_2_80 = fadd half %before_relu_2_79, %tmp_7_80" [dnn/dnn.cpp:504]   --->   Operation 1837 'hadd' 'before_relu_2_80' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 417> <Delay = 7.61>
ST_418 : Operation 1838 [5/5] (7.61ns)   --->   "%before_relu_2_81 = fadd half %before_relu_2_80, %tmp_7_81" [dnn/dnn.cpp:504]   --->   Operation 1838 'hadd' 'before_relu_2_81' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 418> <Delay = 7.61>
ST_419 : Operation 1839 [4/5] (7.61ns)   --->   "%before_relu_2_81 = fadd half %before_relu_2_80, %tmp_7_81" [dnn/dnn.cpp:504]   --->   Operation 1839 'hadd' 'before_relu_2_81' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 419> <Delay = 7.61>
ST_420 : Operation 1840 [3/5] (7.61ns)   --->   "%before_relu_2_81 = fadd half %before_relu_2_80, %tmp_7_81" [dnn/dnn.cpp:504]   --->   Operation 1840 'hadd' 'before_relu_2_81' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 420> <Delay = 7.61>
ST_421 : Operation 1841 [2/5] (7.61ns)   --->   "%before_relu_2_81 = fadd half %before_relu_2_80, %tmp_7_81" [dnn/dnn.cpp:504]   --->   Operation 1841 'hadd' 'before_relu_2_81' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 421> <Delay = 7.61>
ST_422 : Operation 1842 [1/5] (7.61ns)   --->   "%before_relu_2_81 = fadd half %before_relu_2_80, %tmp_7_81" [dnn/dnn.cpp:504]   --->   Operation 1842 'hadd' 'before_relu_2_81' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 422> <Delay = 7.61>
ST_423 : Operation 1843 [5/5] (7.61ns)   --->   "%before_relu_2_82 = fadd half %before_relu_2_81, %tmp_7_82" [dnn/dnn.cpp:504]   --->   Operation 1843 'hadd' 'before_relu_2_82' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 423> <Delay = 7.61>
ST_424 : Operation 1844 [4/5] (7.61ns)   --->   "%before_relu_2_82 = fadd half %before_relu_2_81, %tmp_7_82" [dnn/dnn.cpp:504]   --->   Operation 1844 'hadd' 'before_relu_2_82' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 424> <Delay = 7.61>
ST_425 : Operation 1845 [3/5] (7.61ns)   --->   "%before_relu_2_82 = fadd half %before_relu_2_81, %tmp_7_82" [dnn/dnn.cpp:504]   --->   Operation 1845 'hadd' 'before_relu_2_82' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 425> <Delay = 7.61>
ST_426 : Operation 1846 [2/5] (7.61ns)   --->   "%before_relu_2_82 = fadd half %before_relu_2_81, %tmp_7_82" [dnn/dnn.cpp:504]   --->   Operation 1846 'hadd' 'before_relu_2_82' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 426> <Delay = 7.61>
ST_427 : Operation 1847 [1/5] (7.61ns)   --->   "%before_relu_2_82 = fadd half %before_relu_2_81, %tmp_7_82" [dnn/dnn.cpp:504]   --->   Operation 1847 'hadd' 'before_relu_2_82' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 427> <Delay = 7.61>
ST_428 : Operation 1848 [5/5] (7.61ns)   --->   "%before_relu_2_83 = fadd half %before_relu_2_82, %tmp_7_83" [dnn/dnn.cpp:504]   --->   Operation 1848 'hadd' 'before_relu_2_83' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 428> <Delay = 7.61>
ST_429 : Operation 1849 [4/5] (7.61ns)   --->   "%before_relu_2_83 = fadd half %before_relu_2_82, %tmp_7_83" [dnn/dnn.cpp:504]   --->   Operation 1849 'hadd' 'before_relu_2_83' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 429> <Delay = 7.61>
ST_430 : Operation 1850 [3/5] (7.61ns)   --->   "%before_relu_2_83 = fadd half %before_relu_2_82, %tmp_7_83" [dnn/dnn.cpp:504]   --->   Operation 1850 'hadd' 'before_relu_2_83' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 430> <Delay = 7.61>
ST_431 : Operation 1851 [2/5] (7.61ns)   --->   "%before_relu_2_83 = fadd half %before_relu_2_82, %tmp_7_83" [dnn/dnn.cpp:504]   --->   Operation 1851 'hadd' 'before_relu_2_83' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 431> <Delay = 7.61>
ST_432 : Operation 1852 [1/5] (7.61ns)   --->   "%before_relu_2_83 = fadd half %before_relu_2_82, %tmp_7_83" [dnn/dnn.cpp:504]   --->   Operation 1852 'hadd' 'before_relu_2_83' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 432> <Delay = 7.61>
ST_433 : Operation 1853 [5/5] (7.61ns)   --->   "%before_relu_2_84 = fadd half %before_relu_2_83, %tmp_7_84" [dnn/dnn.cpp:504]   --->   Operation 1853 'hadd' 'before_relu_2_84' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 433> <Delay = 7.61>
ST_434 : Operation 1854 [4/5] (7.61ns)   --->   "%before_relu_2_84 = fadd half %before_relu_2_83, %tmp_7_84" [dnn/dnn.cpp:504]   --->   Operation 1854 'hadd' 'before_relu_2_84' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 434> <Delay = 7.61>
ST_435 : Operation 1855 [3/5] (7.61ns)   --->   "%before_relu_2_84 = fadd half %before_relu_2_83, %tmp_7_84" [dnn/dnn.cpp:504]   --->   Operation 1855 'hadd' 'before_relu_2_84' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 435> <Delay = 7.61>
ST_436 : Operation 1856 [2/5] (7.61ns)   --->   "%before_relu_2_84 = fadd half %before_relu_2_83, %tmp_7_84" [dnn/dnn.cpp:504]   --->   Operation 1856 'hadd' 'before_relu_2_84' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 436> <Delay = 7.61>
ST_437 : Operation 1857 [1/5] (7.61ns)   --->   "%before_relu_2_84 = fadd half %before_relu_2_83, %tmp_7_84" [dnn/dnn.cpp:504]   --->   Operation 1857 'hadd' 'before_relu_2_84' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 437> <Delay = 7.61>
ST_438 : Operation 1858 [5/5] (7.61ns)   --->   "%before_relu_2_85 = fadd half %before_relu_2_84, %tmp_7_85" [dnn/dnn.cpp:504]   --->   Operation 1858 'hadd' 'before_relu_2_85' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 438> <Delay = 7.61>
ST_439 : Operation 1859 [4/5] (7.61ns)   --->   "%before_relu_2_85 = fadd half %before_relu_2_84, %tmp_7_85" [dnn/dnn.cpp:504]   --->   Operation 1859 'hadd' 'before_relu_2_85' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 439> <Delay = 7.61>
ST_440 : Operation 1860 [3/5] (7.61ns)   --->   "%before_relu_2_85 = fadd half %before_relu_2_84, %tmp_7_85" [dnn/dnn.cpp:504]   --->   Operation 1860 'hadd' 'before_relu_2_85' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 440> <Delay = 7.61>
ST_441 : Operation 1861 [2/5] (7.61ns)   --->   "%before_relu_2_85 = fadd half %before_relu_2_84, %tmp_7_85" [dnn/dnn.cpp:504]   --->   Operation 1861 'hadd' 'before_relu_2_85' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 441> <Delay = 7.61>
ST_442 : Operation 1862 [1/5] (7.61ns)   --->   "%before_relu_2_85 = fadd half %before_relu_2_84, %tmp_7_85" [dnn/dnn.cpp:504]   --->   Operation 1862 'hadd' 'before_relu_2_85' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 442> <Delay = 7.61>
ST_443 : Operation 1863 [5/5] (7.61ns)   --->   "%before_relu_2_86 = fadd half %before_relu_2_85, %tmp_7_86" [dnn/dnn.cpp:504]   --->   Operation 1863 'hadd' 'before_relu_2_86' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 443> <Delay = 7.61>
ST_444 : Operation 1864 [4/5] (7.61ns)   --->   "%before_relu_2_86 = fadd half %before_relu_2_85, %tmp_7_86" [dnn/dnn.cpp:504]   --->   Operation 1864 'hadd' 'before_relu_2_86' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 444> <Delay = 7.61>
ST_445 : Operation 1865 [3/5] (7.61ns)   --->   "%before_relu_2_86 = fadd half %before_relu_2_85, %tmp_7_86" [dnn/dnn.cpp:504]   --->   Operation 1865 'hadd' 'before_relu_2_86' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 445> <Delay = 7.61>
ST_446 : Operation 1866 [2/5] (7.61ns)   --->   "%before_relu_2_86 = fadd half %before_relu_2_85, %tmp_7_86" [dnn/dnn.cpp:504]   --->   Operation 1866 'hadd' 'before_relu_2_86' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 446> <Delay = 7.61>
ST_447 : Operation 1867 [1/5] (7.61ns)   --->   "%before_relu_2_86 = fadd half %before_relu_2_85, %tmp_7_86" [dnn/dnn.cpp:504]   --->   Operation 1867 'hadd' 'before_relu_2_86' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 447> <Delay = 7.61>
ST_448 : Operation 1868 [5/5] (7.61ns)   --->   "%before_relu_2_87 = fadd half %before_relu_2_86, %tmp_7_87" [dnn/dnn.cpp:504]   --->   Operation 1868 'hadd' 'before_relu_2_87' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 448> <Delay = 7.61>
ST_449 : Operation 1869 [4/5] (7.61ns)   --->   "%before_relu_2_87 = fadd half %before_relu_2_86, %tmp_7_87" [dnn/dnn.cpp:504]   --->   Operation 1869 'hadd' 'before_relu_2_87' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 449> <Delay = 7.61>
ST_450 : Operation 1870 [3/5] (7.61ns)   --->   "%before_relu_2_87 = fadd half %before_relu_2_86, %tmp_7_87" [dnn/dnn.cpp:504]   --->   Operation 1870 'hadd' 'before_relu_2_87' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 450> <Delay = 7.61>
ST_451 : Operation 1871 [2/5] (7.61ns)   --->   "%before_relu_2_87 = fadd half %before_relu_2_86, %tmp_7_87" [dnn/dnn.cpp:504]   --->   Operation 1871 'hadd' 'before_relu_2_87' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 451> <Delay = 7.61>
ST_452 : Operation 1872 [1/5] (7.61ns)   --->   "%before_relu_2_87 = fadd half %before_relu_2_86, %tmp_7_87" [dnn/dnn.cpp:504]   --->   Operation 1872 'hadd' 'before_relu_2_87' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 452> <Delay = 7.61>
ST_453 : Operation 1873 [5/5] (7.61ns)   --->   "%before_relu_2_88 = fadd half %before_relu_2_87, %tmp_7_88" [dnn/dnn.cpp:504]   --->   Operation 1873 'hadd' 'before_relu_2_88' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 453> <Delay = 7.61>
ST_454 : Operation 1874 [4/5] (7.61ns)   --->   "%before_relu_2_88 = fadd half %before_relu_2_87, %tmp_7_88" [dnn/dnn.cpp:504]   --->   Operation 1874 'hadd' 'before_relu_2_88' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 454> <Delay = 7.61>
ST_455 : Operation 1875 [3/5] (7.61ns)   --->   "%before_relu_2_88 = fadd half %before_relu_2_87, %tmp_7_88" [dnn/dnn.cpp:504]   --->   Operation 1875 'hadd' 'before_relu_2_88' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 455> <Delay = 7.61>
ST_456 : Operation 1876 [2/5] (7.61ns)   --->   "%before_relu_2_88 = fadd half %before_relu_2_87, %tmp_7_88" [dnn/dnn.cpp:504]   --->   Operation 1876 'hadd' 'before_relu_2_88' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 456> <Delay = 7.61>
ST_457 : Operation 1877 [1/5] (7.61ns)   --->   "%before_relu_2_88 = fadd half %before_relu_2_87, %tmp_7_88" [dnn/dnn.cpp:504]   --->   Operation 1877 'hadd' 'before_relu_2_88' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 457> <Delay = 7.61>
ST_458 : Operation 1878 [5/5] (7.61ns)   --->   "%before_relu_2_89 = fadd half %before_relu_2_88, %tmp_7_89" [dnn/dnn.cpp:504]   --->   Operation 1878 'hadd' 'before_relu_2_89' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 458> <Delay = 7.61>
ST_459 : Operation 1879 [4/5] (7.61ns)   --->   "%before_relu_2_89 = fadd half %before_relu_2_88, %tmp_7_89" [dnn/dnn.cpp:504]   --->   Operation 1879 'hadd' 'before_relu_2_89' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 459> <Delay = 7.61>
ST_460 : Operation 1880 [3/5] (7.61ns)   --->   "%before_relu_2_89 = fadd half %before_relu_2_88, %tmp_7_89" [dnn/dnn.cpp:504]   --->   Operation 1880 'hadd' 'before_relu_2_89' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 460> <Delay = 7.61>
ST_461 : Operation 1881 [2/5] (7.61ns)   --->   "%before_relu_2_89 = fadd half %before_relu_2_88, %tmp_7_89" [dnn/dnn.cpp:504]   --->   Operation 1881 'hadd' 'before_relu_2_89' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 461> <Delay = 7.61>
ST_462 : Operation 1882 [1/5] (7.61ns)   --->   "%before_relu_2_89 = fadd half %before_relu_2_88, %tmp_7_89" [dnn/dnn.cpp:504]   --->   Operation 1882 'hadd' 'before_relu_2_89' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 462> <Delay = 7.61>
ST_463 : Operation 1883 [5/5] (7.61ns)   --->   "%before_relu_2_90 = fadd half %before_relu_2_89, %tmp_7_90" [dnn/dnn.cpp:504]   --->   Operation 1883 'hadd' 'before_relu_2_90' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 463> <Delay = 7.61>
ST_464 : Operation 1884 [4/5] (7.61ns)   --->   "%before_relu_2_90 = fadd half %before_relu_2_89, %tmp_7_90" [dnn/dnn.cpp:504]   --->   Operation 1884 'hadd' 'before_relu_2_90' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 464> <Delay = 7.61>
ST_465 : Operation 1885 [3/5] (7.61ns)   --->   "%before_relu_2_90 = fadd half %before_relu_2_89, %tmp_7_90" [dnn/dnn.cpp:504]   --->   Operation 1885 'hadd' 'before_relu_2_90' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 465> <Delay = 7.61>
ST_466 : Operation 1886 [2/5] (7.61ns)   --->   "%before_relu_2_90 = fadd half %before_relu_2_89, %tmp_7_90" [dnn/dnn.cpp:504]   --->   Operation 1886 'hadd' 'before_relu_2_90' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 466> <Delay = 7.61>
ST_467 : Operation 1887 [1/5] (7.61ns)   --->   "%before_relu_2_90 = fadd half %before_relu_2_89, %tmp_7_90" [dnn/dnn.cpp:504]   --->   Operation 1887 'hadd' 'before_relu_2_90' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 467> <Delay = 7.61>
ST_468 : Operation 1888 [5/5] (7.61ns)   --->   "%before_relu_2_91 = fadd half %before_relu_2_90, %tmp_7_91" [dnn/dnn.cpp:504]   --->   Operation 1888 'hadd' 'before_relu_2_91' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 468> <Delay = 7.61>
ST_469 : Operation 1889 [4/5] (7.61ns)   --->   "%before_relu_2_91 = fadd half %before_relu_2_90, %tmp_7_91" [dnn/dnn.cpp:504]   --->   Operation 1889 'hadd' 'before_relu_2_91' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 469> <Delay = 7.61>
ST_470 : Operation 1890 [3/5] (7.61ns)   --->   "%before_relu_2_91 = fadd half %before_relu_2_90, %tmp_7_91" [dnn/dnn.cpp:504]   --->   Operation 1890 'hadd' 'before_relu_2_91' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 470> <Delay = 7.61>
ST_471 : Operation 1891 [2/5] (7.61ns)   --->   "%before_relu_2_91 = fadd half %before_relu_2_90, %tmp_7_91" [dnn/dnn.cpp:504]   --->   Operation 1891 'hadd' 'before_relu_2_91' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 471> <Delay = 7.61>
ST_472 : Operation 1892 [1/5] (7.61ns)   --->   "%before_relu_2_91 = fadd half %before_relu_2_90, %tmp_7_91" [dnn/dnn.cpp:504]   --->   Operation 1892 'hadd' 'before_relu_2_91' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 472> <Delay = 7.61>
ST_473 : Operation 1893 [5/5] (7.61ns)   --->   "%before_relu_2_92 = fadd half %before_relu_2_91, %tmp_7_92" [dnn/dnn.cpp:504]   --->   Operation 1893 'hadd' 'before_relu_2_92' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 473> <Delay = 7.61>
ST_474 : Operation 1894 [4/5] (7.61ns)   --->   "%before_relu_2_92 = fadd half %before_relu_2_91, %tmp_7_92" [dnn/dnn.cpp:504]   --->   Operation 1894 'hadd' 'before_relu_2_92' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 474> <Delay = 7.61>
ST_475 : Operation 1895 [3/5] (7.61ns)   --->   "%before_relu_2_92 = fadd half %before_relu_2_91, %tmp_7_92" [dnn/dnn.cpp:504]   --->   Operation 1895 'hadd' 'before_relu_2_92' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 475> <Delay = 7.61>
ST_476 : Operation 1896 [2/5] (7.61ns)   --->   "%before_relu_2_92 = fadd half %before_relu_2_91, %tmp_7_92" [dnn/dnn.cpp:504]   --->   Operation 1896 'hadd' 'before_relu_2_92' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 476> <Delay = 7.61>
ST_477 : Operation 1897 [1/5] (7.61ns)   --->   "%before_relu_2_92 = fadd half %before_relu_2_91, %tmp_7_92" [dnn/dnn.cpp:504]   --->   Operation 1897 'hadd' 'before_relu_2_92' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 477> <Delay = 7.61>
ST_478 : Operation 1898 [5/5] (7.61ns)   --->   "%before_relu_2_93 = fadd half %before_relu_2_92, %tmp_7_93" [dnn/dnn.cpp:504]   --->   Operation 1898 'hadd' 'before_relu_2_93' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 478> <Delay = 7.61>
ST_479 : Operation 1899 [4/5] (7.61ns)   --->   "%before_relu_2_93 = fadd half %before_relu_2_92, %tmp_7_93" [dnn/dnn.cpp:504]   --->   Operation 1899 'hadd' 'before_relu_2_93' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 479> <Delay = 7.61>
ST_480 : Operation 1900 [3/5] (7.61ns)   --->   "%before_relu_2_93 = fadd half %before_relu_2_92, %tmp_7_93" [dnn/dnn.cpp:504]   --->   Operation 1900 'hadd' 'before_relu_2_93' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 480> <Delay = 7.61>
ST_481 : Operation 1901 [2/5] (7.61ns)   --->   "%before_relu_2_93 = fadd half %before_relu_2_92, %tmp_7_93" [dnn/dnn.cpp:504]   --->   Operation 1901 'hadd' 'before_relu_2_93' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 481> <Delay = 7.61>
ST_482 : Operation 1902 [1/5] (7.61ns)   --->   "%before_relu_2_93 = fadd half %before_relu_2_92, %tmp_7_93" [dnn/dnn.cpp:504]   --->   Operation 1902 'hadd' 'before_relu_2_93' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 482> <Delay = 7.61>
ST_483 : Operation 1903 [5/5] (7.61ns)   --->   "%before_relu_2_94 = fadd half %before_relu_2_93, %tmp_7_94" [dnn/dnn.cpp:504]   --->   Operation 1903 'hadd' 'before_relu_2_94' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 483> <Delay = 7.61>
ST_484 : Operation 1904 [4/5] (7.61ns)   --->   "%before_relu_2_94 = fadd half %before_relu_2_93, %tmp_7_94" [dnn/dnn.cpp:504]   --->   Operation 1904 'hadd' 'before_relu_2_94' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 484> <Delay = 7.61>
ST_485 : Operation 1905 [3/5] (7.61ns)   --->   "%before_relu_2_94 = fadd half %before_relu_2_93, %tmp_7_94" [dnn/dnn.cpp:504]   --->   Operation 1905 'hadd' 'before_relu_2_94' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 485> <Delay = 7.61>
ST_486 : Operation 1906 [2/5] (7.61ns)   --->   "%before_relu_2_94 = fadd half %before_relu_2_93, %tmp_7_94" [dnn/dnn.cpp:504]   --->   Operation 1906 'hadd' 'before_relu_2_94' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 486> <Delay = 7.61>
ST_487 : Operation 1907 [1/5] (7.61ns)   --->   "%before_relu_2_94 = fadd half %before_relu_2_93, %tmp_7_94" [dnn/dnn.cpp:504]   --->   Operation 1907 'hadd' 'before_relu_2_94' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 487> <Delay = 7.61>
ST_488 : Operation 1908 [5/5] (7.61ns)   --->   "%before_relu_2_95 = fadd half %before_relu_2_94, %tmp_7_95" [dnn/dnn.cpp:504]   --->   Operation 1908 'hadd' 'before_relu_2_95' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 488> <Delay = 7.61>
ST_489 : Operation 1909 [4/5] (7.61ns)   --->   "%before_relu_2_95 = fadd half %before_relu_2_94, %tmp_7_95" [dnn/dnn.cpp:504]   --->   Operation 1909 'hadd' 'before_relu_2_95' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 489> <Delay = 7.61>
ST_490 : Operation 1910 [3/5] (7.61ns)   --->   "%before_relu_2_95 = fadd half %before_relu_2_94, %tmp_7_95" [dnn/dnn.cpp:504]   --->   Operation 1910 'hadd' 'before_relu_2_95' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 490> <Delay = 7.61>
ST_491 : Operation 1911 [2/5] (7.61ns)   --->   "%before_relu_2_95 = fadd half %before_relu_2_94, %tmp_7_95" [dnn/dnn.cpp:504]   --->   Operation 1911 'hadd' 'before_relu_2_95' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 491> <Delay = 7.61>
ST_492 : Operation 1912 [1/5] (7.61ns)   --->   "%before_relu_2_95 = fadd half %before_relu_2_94, %tmp_7_95" [dnn/dnn.cpp:504]   --->   Operation 1912 'hadd' 'before_relu_2_95' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 492> <Delay = 7.61>
ST_493 : Operation 1913 [5/5] (7.61ns)   --->   "%before_relu_2_96 = fadd half %before_relu_2_95, %tmp_7_96" [dnn/dnn.cpp:504]   --->   Operation 1913 'hadd' 'before_relu_2_96' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 493> <Delay = 7.61>
ST_494 : Operation 1914 [4/5] (7.61ns)   --->   "%before_relu_2_96 = fadd half %before_relu_2_95, %tmp_7_96" [dnn/dnn.cpp:504]   --->   Operation 1914 'hadd' 'before_relu_2_96' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 494> <Delay = 7.61>
ST_495 : Operation 1915 [3/5] (7.61ns)   --->   "%before_relu_2_96 = fadd half %before_relu_2_95, %tmp_7_96" [dnn/dnn.cpp:504]   --->   Operation 1915 'hadd' 'before_relu_2_96' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 495> <Delay = 7.61>
ST_496 : Operation 1916 [2/5] (7.61ns)   --->   "%before_relu_2_96 = fadd half %before_relu_2_95, %tmp_7_96" [dnn/dnn.cpp:504]   --->   Operation 1916 'hadd' 'before_relu_2_96' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 496> <Delay = 7.61>
ST_497 : Operation 1917 [1/5] (7.61ns)   --->   "%before_relu_2_96 = fadd half %before_relu_2_95, %tmp_7_96" [dnn/dnn.cpp:504]   --->   Operation 1917 'hadd' 'before_relu_2_96' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 497> <Delay = 7.61>
ST_498 : Operation 1918 [5/5] (7.61ns)   --->   "%before_relu_2_97 = fadd half %before_relu_2_96, %tmp_7_97" [dnn/dnn.cpp:504]   --->   Operation 1918 'hadd' 'before_relu_2_97' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 498> <Delay = 7.61>
ST_499 : Operation 1919 [4/5] (7.61ns)   --->   "%before_relu_2_97 = fadd half %before_relu_2_96, %tmp_7_97" [dnn/dnn.cpp:504]   --->   Operation 1919 'hadd' 'before_relu_2_97' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 499> <Delay = 7.61>
ST_500 : Operation 1920 [3/5] (7.61ns)   --->   "%before_relu_2_97 = fadd half %before_relu_2_96, %tmp_7_97" [dnn/dnn.cpp:504]   --->   Operation 1920 'hadd' 'before_relu_2_97' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 500> <Delay = 7.61>
ST_501 : Operation 1921 [2/5] (7.61ns)   --->   "%before_relu_2_97 = fadd half %before_relu_2_96, %tmp_7_97" [dnn/dnn.cpp:504]   --->   Operation 1921 'hadd' 'before_relu_2_97' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 501> <Delay = 7.61>
ST_502 : Operation 1922 [1/5] (7.61ns)   --->   "%before_relu_2_97 = fadd half %before_relu_2_96, %tmp_7_97" [dnn/dnn.cpp:504]   --->   Operation 1922 'hadd' 'before_relu_2_97' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 502> <Delay = 7.61>
ST_503 : Operation 1923 [5/5] (7.61ns)   --->   "%before_relu_2_98 = fadd half %before_relu_2_97, %tmp_7_98" [dnn/dnn.cpp:504]   --->   Operation 1923 'hadd' 'before_relu_2_98' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 503> <Delay = 7.61>
ST_504 : Operation 1924 [4/5] (7.61ns)   --->   "%before_relu_2_98 = fadd half %before_relu_2_97, %tmp_7_98" [dnn/dnn.cpp:504]   --->   Operation 1924 'hadd' 'before_relu_2_98' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 504> <Delay = 7.61>
ST_505 : Operation 1925 [3/5] (7.61ns)   --->   "%before_relu_2_98 = fadd half %before_relu_2_97, %tmp_7_98" [dnn/dnn.cpp:504]   --->   Operation 1925 'hadd' 'before_relu_2_98' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 505> <Delay = 7.61>
ST_506 : Operation 1926 [2/5] (7.61ns)   --->   "%before_relu_2_98 = fadd half %before_relu_2_97, %tmp_7_98" [dnn/dnn.cpp:504]   --->   Operation 1926 'hadd' 'before_relu_2_98' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 506> <Delay = 7.61>
ST_507 : Operation 1927 [1/5] (7.61ns)   --->   "%before_relu_2_98 = fadd half %before_relu_2_97, %tmp_7_98" [dnn/dnn.cpp:504]   --->   Operation 1927 'hadd' 'before_relu_2_98' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 507> <Delay = 7.61>
ST_508 : Operation 1928 [5/5] (7.61ns)   --->   "%before_relu_2_99 = fadd half %before_relu_2_98, %tmp_7_99" [dnn/dnn.cpp:504]   --->   Operation 1928 'hadd' 'before_relu_2_99' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 508> <Delay = 7.61>
ST_509 : Operation 1929 [4/5] (7.61ns)   --->   "%before_relu_2_99 = fadd half %before_relu_2_98, %tmp_7_99" [dnn/dnn.cpp:504]   --->   Operation 1929 'hadd' 'before_relu_2_99' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 509> <Delay = 7.61>
ST_510 : Operation 1930 [3/5] (7.61ns)   --->   "%before_relu_2_99 = fadd half %before_relu_2_98, %tmp_7_99" [dnn/dnn.cpp:504]   --->   Operation 1930 'hadd' 'before_relu_2_99' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 510> <Delay = 7.61>
ST_511 : Operation 1931 [2/5] (7.61ns)   --->   "%before_relu_2_99 = fadd half %before_relu_2_98, %tmp_7_99" [dnn/dnn.cpp:504]   --->   Operation 1931 'hadd' 'before_relu_2_99' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 511> <Delay = 7.61>
ST_512 : Operation 1932 [1/5] (7.61ns)   --->   "%before_relu_2_99 = fadd half %before_relu_2_98, %tmp_7_99" [dnn/dnn.cpp:504]   --->   Operation 1932 'hadd' 'before_relu_2_99' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 512> <Delay = 7.61>
ST_513 : Operation 1933 [5/5] (7.61ns)   --->   "%before_relu_2_100 = fadd half %before_relu_2_99, %tmp_7_100" [dnn/dnn.cpp:504]   --->   Operation 1933 'hadd' 'before_relu_2_100' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 513> <Delay = 7.61>
ST_514 : Operation 1934 [4/5] (7.61ns)   --->   "%before_relu_2_100 = fadd half %before_relu_2_99, %tmp_7_100" [dnn/dnn.cpp:504]   --->   Operation 1934 'hadd' 'before_relu_2_100' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 514> <Delay = 7.61>
ST_515 : Operation 1935 [3/5] (7.61ns)   --->   "%before_relu_2_100 = fadd half %before_relu_2_99, %tmp_7_100" [dnn/dnn.cpp:504]   --->   Operation 1935 'hadd' 'before_relu_2_100' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 515> <Delay = 7.61>
ST_516 : Operation 1936 [2/5] (7.61ns)   --->   "%before_relu_2_100 = fadd half %before_relu_2_99, %tmp_7_100" [dnn/dnn.cpp:504]   --->   Operation 1936 'hadd' 'before_relu_2_100' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 516> <Delay = 7.61>
ST_517 : Operation 1937 [1/5] (7.61ns)   --->   "%before_relu_2_100 = fadd half %before_relu_2_99, %tmp_7_100" [dnn/dnn.cpp:504]   --->   Operation 1937 'hadd' 'before_relu_2_100' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 518 <SV = 517> <Delay = 7.61>
ST_518 : Operation 1938 [5/5] (7.61ns)   --->   "%before_relu_2_101 = fadd half %before_relu_2_100, %tmp_7_101" [dnn/dnn.cpp:504]   --->   Operation 1938 'hadd' 'before_relu_2_101' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 519 <SV = 518> <Delay = 7.61>
ST_519 : Operation 1939 [4/5] (7.61ns)   --->   "%before_relu_2_101 = fadd half %before_relu_2_100, %tmp_7_101" [dnn/dnn.cpp:504]   --->   Operation 1939 'hadd' 'before_relu_2_101' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 520 <SV = 519> <Delay = 7.61>
ST_520 : Operation 1940 [3/5] (7.61ns)   --->   "%before_relu_2_101 = fadd half %before_relu_2_100, %tmp_7_101" [dnn/dnn.cpp:504]   --->   Operation 1940 'hadd' 'before_relu_2_101' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 521 <SV = 520> <Delay = 7.61>
ST_521 : Operation 1941 [2/5] (7.61ns)   --->   "%before_relu_2_101 = fadd half %before_relu_2_100, %tmp_7_101" [dnn/dnn.cpp:504]   --->   Operation 1941 'hadd' 'before_relu_2_101' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 521> <Delay = 7.61>
ST_522 : Operation 1942 [1/5] (7.61ns)   --->   "%before_relu_2_101 = fadd half %before_relu_2_100, %tmp_7_101" [dnn/dnn.cpp:504]   --->   Operation 1942 'hadd' 'before_relu_2_101' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 522> <Delay = 7.61>
ST_523 : Operation 1943 [5/5] (7.61ns)   --->   "%x_assign = fadd half %before_relu_2_101, %tmp_7_102" [dnn/dnn.cpp:504]   --->   Operation 1943 'hadd' 'x_assign' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 523> <Delay = 7.61>
ST_524 : Operation 1944 [4/5] (7.61ns)   --->   "%x_assign = fadd half %before_relu_2_101, %tmp_7_102" [dnn/dnn.cpp:504]   --->   Operation 1944 'hadd' 'x_assign' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 524> <Delay = 7.61>
ST_525 : Operation 1945 [3/5] (7.61ns)   --->   "%x_assign = fadd half %before_relu_2_101, %tmp_7_102" [dnn/dnn.cpp:504]   --->   Operation 1945 'hadd' 'x_assign' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 525> <Delay = 7.61>
ST_526 : Operation 1946 [2/5] (7.61ns)   --->   "%x_assign = fadd half %before_relu_2_101, %tmp_7_102" [dnn/dnn.cpp:504]   --->   Operation 1946 'hadd' 'x_assign' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 527 <SV = 526> <Delay = 7.61>
ST_527 : Operation 1947 [1/5] (7.61ns)   --->   "%x_assign = fadd half %before_relu_2_101, %tmp_7_102" [dnn/dnn.cpp:504]   --->   Operation 1947 'hadd' 'x_assign' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 528 <SV = 527> <Delay = 5.18>
ST_528 : Operation 1948 [2/2] (5.18ns)   --->   "%tmp_i = fcmp olt half %x_assign, 0x0" [dnn/dnn.cpp:104->dnn/dnn.cpp:506]   --->   Operation 1948 'hcmp' 'tmp_i' <Predicate = true> <Delay = 5.18> <Core = "HCmp">   --->   Core 98 'HCmp' <Latency = 1> <II = 1> <Delay = 5.18> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 1949 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1949 'br' <Predicate = (lshr_ln == 24)> <Delay = 0.00>
ST_528 : Operation 1950 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1950 'br' <Predicate = (lshr_ln == 23)> <Delay = 0.00>
ST_528 : Operation 1951 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1951 'br' <Predicate = (lshr_ln == 22)> <Delay = 0.00>
ST_528 : Operation 1952 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1952 'br' <Predicate = (lshr_ln == 21)> <Delay = 0.00>
ST_528 : Operation 1953 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1953 'br' <Predicate = (lshr_ln == 20)> <Delay = 0.00>
ST_528 : Operation 1954 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1954 'br' <Predicate = (lshr_ln == 19)> <Delay = 0.00>
ST_528 : Operation 1955 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1955 'br' <Predicate = (lshr_ln == 18)> <Delay = 0.00>
ST_528 : Operation 1956 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1956 'br' <Predicate = (lshr_ln == 17)> <Delay = 0.00>
ST_528 : Operation 1957 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1957 'br' <Predicate = (lshr_ln == 16)> <Delay = 0.00>
ST_528 : Operation 1958 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1958 'br' <Predicate = (lshr_ln == 15)> <Delay = 0.00>
ST_528 : Operation 1959 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1959 'br' <Predicate = (lshr_ln == 14)> <Delay = 0.00>
ST_528 : Operation 1960 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1960 'br' <Predicate = (lshr_ln == 13)> <Delay = 0.00>
ST_528 : Operation 1961 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1961 'br' <Predicate = (lshr_ln == 12)> <Delay = 0.00>
ST_528 : Operation 1962 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1962 'br' <Predicate = (lshr_ln == 11)> <Delay = 0.00>
ST_528 : Operation 1963 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1963 'br' <Predicate = (lshr_ln == 10)> <Delay = 0.00>
ST_528 : Operation 1964 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1964 'br' <Predicate = (lshr_ln == 9)> <Delay = 0.00>
ST_528 : Operation 1965 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1965 'br' <Predicate = (lshr_ln == 8)> <Delay = 0.00>
ST_528 : Operation 1966 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1966 'br' <Predicate = (lshr_ln == 7)> <Delay = 0.00>
ST_528 : Operation 1967 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1967 'br' <Predicate = (lshr_ln == 6)> <Delay = 0.00>
ST_528 : Operation 1968 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1968 'br' <Predicate = (lshr_ln == 5)> <Delay = 0.00>
ST_528 : Operation 1969 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1969 'br' <Predicate = (lshr_ln == 4)> <Delay = 0.00>
ST_528 : Operation 1970 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1970 'br' <Predicate = (lshr_ln == 3)> <Delay = 0.00>
ST_528 : Operation 1971 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1971 'br' <Predicate = (lshr_ln == 2)> <Delay = 0.00>
ST_528 : Operation 1972 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1972 'br' <Predicate = (lshr_ln == 1)> <Delay = 0.00>
ST_528 : Operation 1973 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1973 'br' <Predicate = (lshr_ln == 0)> <Delay = 0.00>
ST_528 : Operation 1974 [1/1] (0.00ns)   --->   "br label %layer_2_end" [dnn/dnn.cpp:506]   --->   Operation 1974 'br' <Predicate = (lshr_ln == 31) | (lshr_ln == 30) | (lshr_ln == 29) | (lshr_ln == 28) | (lshr_ln == 27) | (lshr_ln == 26) | (lshr_ln == 25)> <Delay = 0.00>

State 529 <SV = 528> <Delay = 6.79>
ST_529 : Operation 1975 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [dnn/dnn.cpp:498]   --->   Operation 1975 'specloopname' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3)" [dnn/dnn.cpp:498]   --->   Operation 1976 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 1977 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dnn/dnn.cpp:500]   --->   Operation 1977 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_529 : Operation 1978 [1/2] (5.18ns)   --->   "%tmp_i = fcmp olt half %x_assign, 0x0" [dnn/dnn.cpp:104->dnn/dnn.cpp:506]   --->   Operation 1978 'hcmp' 'tmp_i' <Predicate = true> <Delay = 5.18> <Core = "HCmp">   --->   Core 98 'HCmp' <Latency = 1> <II = 1> <Delay = 5.18> <FuncUnit> <Opcode : 'hcmp'> <InPorts = 2> <OutPorts = 1>
ST_529 : Operation 1979 [1/1] (0.80ns)   --->   "%select_ln104 = select i1 %tmp_i, half 0x0, half %x_assign" [dnn/dnn.cpp:104->dnn/dnn.cpp:506]   --->   Operation 1979 'select' 'select_ln104' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1980 [1/1] (0.00ns)   --->   "%y_L217877_04_load_1 = load half* %y_L217877_04" [dnn/dnn.cpp:506]   --->   Operation 1980 'load' 'y_L217877_04_load_1' <Predicate = (lshr_ln == 24 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1981 [1/1] (0.00ns)   --->   "%y_L2178_06_load_1 = load half* %y_L2178_06" [dnn/dnn.cpp:506]   --->   Operation 1981 'load' 'y_L2178_06_load_1' <Predicate = (lshr_ln == 24 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1982 [1/1] (0.80ns)   --->   "%select_ln506_50 = select i1 %trunc_ln506, half %y_L2178_06_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 1982 'select' 'select_ln506_50' <Predicate = (lshr_ln == 24)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1983 [1/1] (0.80ns)   --->   "%select_ln506_51 = select i1 %trunc_ln506, half %select_ln104, half %y_L217877_04_load_1" [dnn/dnn.cpp:506]   --->   Operation 1983 'select' 'select_ln506_51' <Predicate = (lshr_ln == 24)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1984 [1/1] (0.00ns)   --->   "store half %select_ln506_50, half* %y_L2178_06" [dnn/dnn.cpp:506]   --->   Operation 1984 'store' <Predicate = (lshr_ln == 24)> <Delay = 0.00>
ST_529 : Operation 1985 [1/1] (0.00ns)   --->   "store half %select_ln506_51, half* %y_L217877_04" [dnn/dnn.cpp:506]   --->   Operation 1985 'store' <Predicate = (lshr_ln == 24)> <Delay = 0.00>
ST_529 : Operation 1986 [1/1] (0.00ns)   --->   "%y_L217776_07_load_1 = load half* %y_L217776_07" [dnn/dnn.cpp:506]   --->   Operation 1986 'load' 'y_L217776_07_load_1' <Predicate = (lshr_ln == 23 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1987 [1/1] (0.00ns)   --->   "%y_L2177_09_load_1 = load half* %y_L2177_09" [dnn/dnn.cpp:506]   --->   Operation 1987 'load' 'y_L2177_09_load_1' <Predicate = (lshr_ln == 23 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1988 [1/1] (0.80ns)   --->   "%select_ln506_48 = select i1 %trunc_ln506, half %y_L2177_09_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 1988 'select' 'select_ln506_48' <Predicate = (lshr_ln == 23)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1989 [1/1] (0.80ns)   --->   "%select_ln506_49 = select i1 %trunc_ln506, half %select_ln104, half %y_L217776_07_load_1" [dnn/dnn.cpp:506]   --->   Operation 1989 'select' 'select_ln506_49' <Predicate = (lshr_ln == 23)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1990 [1/1] (0.00ns)   --->   "store half %select_ln506_48, half* %y_L2177_09" [dnn/dnn.cpp:506]   --->   Operation 1990 'store' <Predicate = (lshr_ln == 23)> <Delay = 0.00>
ST_529 : Operation 1991 [1/1] (0.00ns)   --->   "store half %select_ln506_49, half* %y_L217776_07" [dnn/dnn.cpp:506]   --->   Operation 1991 'store' <Predicate = (lshr_ln == 23)> <Delay = 0.00>
ST_529 : Operation 1992 [1/1] (0.00ns)   --->   "%y_L217675_010_load_1 = load half* %y_L217675_010" [dnn/dnn.cpp:506]   --->   Operation 1992 'load' 'y_L217675_010_load_1' <Predicate = (lshr_ln == 22 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1993 [1/1] (0.00ns)   --->   "%y_L2176_012_load_1 = load half* %y_L2176_012" [dnn/dnn.cpp:506]   --->   Operation 1993 'load' 'y_L2176_012_load_1' <Predicate = (lshr_ln == 22 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1994 [1/1] (0.80ns)   --->   "%select_ln506_46 = select i1 %trunc_ln506, half %y_L2176_012_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 1994 'select' 'select_ln506_46' <Predicate = (lshr_ln == 22)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1995 [1/1] (0.80ns)   --->   "%select_ln506_47 = select i1 %trunc_ln506, half %select_ln104, half %y_L217675_010_load_1" [dnn/dnn.cpp:506]   --->   Operation 1995 'select' 'select_ln506_47' <Predicate = (lshr_ln == 22)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 1996 [1/1] (0.00ns)   --->   "store half %select_ln506_46, half* %y_L2176_012" [dnn/dnn.cpp:506]   --->   Operation 1996 'store' <Predicate = (lshr_ln == 22)> <Delay = 0.00>
ST_529 : Operation 1997 [1/1] (0.00ns)   --->   "store half %select_ln506_47, half* %y_L217675_010" [dnn/dnn.cpp:506]   --->   Operation 1997 'store' <Predicate = (lshr_ln == 22)> <Delay = 0.00>
ST_529 : Operation 1998 [1/1] (0.00ns)   --->   "%y_L217574_013_load_1 = load half* %y_L217574_013" [dnn/dnn.cpp:506]   --->   Operation 1998 'load' 'y_L217574_013_load_1' <Predicate = (lshr_ln == 21 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 1999 [1/1] (0.00ns)   --->   "%y_L2175_015_load_1 = load half* %y_L2175_015" [dnn/dnn.cpp:506]   --->   Operation 1999 'load' 'y_L2175_015_load_1' <Predicate = (lshr_ln == 21 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2000 [1/1] (0.80ns)   --->   "%select_ln506_44 = select i1 %trunc_ln506, half %y_L2175_015_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2000 'select' 'select_ln506_44' <Predicate = (lshr_ln == 21)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2001 [1/1] (0.80ns)   --->   "%select_ln506_45 = select i1 %trunc_ln506, half %select_ln104, half %y_L217574_013_load_1" [dnn/dnn.cpp:506]   --->   Operation 2001 'select' 'select_ln506_45' <Predicate = (lshr_ln == 21)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2002 [1/1] (0.00ns)   --->   "store half %select_ln506_44, half* %y_L2175_015" [dnn/dnn.cpp:506]   --->   Operation 2002 'store' <Predicate = (lshr_ln == 21)> <Delay = 0.00>
ST_529 : Operation 2003 [1/1] (0.00ns)   --->   "store half %select_ln506_45, half* %y_L217574_013" [dnn/dnn.cpp:506]   --->   Operation 2003 'store' <Predicate = (lshr_ln == 21)> <Delay = 0.00>
ST_529 : Operation 2004 [1/1] (0.00ns)   --->   "%y_L217473_016_load_1 = load half* %y_L217473_016" [dnn/dnn.cpp:506]   --->   Operation 2004 'load' 'y_L217473_016_load_1' <Predicate = (lshr_ln == 20 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2005 [1/1] (0.00ns)   --->   "%y_L2174_018_load_1 = load half* %y_L2174_018" [dnn/dnn.cpp:506]   --->   Operation 2005 'load' 'y_L2174_018_load_1' <Predicate = (lshr_ln == 20 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2006 [1/1] (0.80ns)   --->   "%select_ln506_42 = select i1 %trunc_ln506, half %y_L2174_018_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2006 'select' 'select_ln506_42' <Predicate = (lshr_ln == 20)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2007 [1/1] (0.80ns)   --->   "%select_ln506_43 = select i1 %trunc_ln506, half %select_ln104, half %y_L217473_016_load_1" [dnn/dnn.cpp:506]   --->   Operation 2007 'select' 'select_ln506_43' <Predicate = (lshr_ln == 20)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2008 [1/1] (0.00ns)   --->   "store half %select_ln506_42, half* %y_L2174_018" [dnn/dnn.cpp:506]   --->   Operation 2008 'store' <Predicate = (lshr_ln == 20)> <Delay = 0.00>
ST_529 : Operation 2009 [1/1] (0.00ns)   --->   "store half %select_ln506_43, half* %y_L217473_016" [dnn/dnn.cpp:506]   --->   Operation 2009 'store' <Predicate = (lshr_ln == 20)> <Delay = 0.00>
ST_529 : Operation 2010 [1/1] (0.00ns)   --->   "%y_L217372_019_load_1 = load half* %y_L217372_019" [dnn/dnn.cpp:506]   --->   Operation 2010 'load' 'y_L217372_019_load_1' <Predicate = (lshr_ln == 19 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2011 [1/1] (0.00ns)   --->   "%y_L2173_021_load_1 = load half* %y_L2173_021" [dnn/dnn.cpp:506]   --->   Operation 2011 'load' 'y_L2173_021_load_1' <Predicate = (lshr_ln == 19 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2012 [1/1] (0.80ns)   --->   "%select_ln506_40 = select i1 %trunc_ln506, half %y_L2173_021_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2012 'select' 'select_ln506_40' <Predicate = (lshr_ln == 19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2013 [1/1] (0.80ns)   --->   "%select_ln506_41 = select i1 %trunc_ln506, half %select_ln104, half %y_L217372_019_load_1" [dnn/dnn.cpp:506]   --->   Operation 2013 'select' 'select_ln506_41' <Predicate = (lshr_ln == 19)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2014 [1/1] (0.00ns)   --->   "store half %select_ln506_40, half* %y_L2173_021" [dnn/dnn.cpp:506]   --->   Operation 2014 'store' <Predicate = (lshr_ln == 19)> <Delay = 0.00>
ST_529 : Operation 2015 [1/1] (0.00ns)   --->   "store half %select_ln506_41, half* %y_L217372_019" [dnn/dnn.cpp:506]   --->   Operation 2015 'store' <Predicate = (lshr_ln == 19)> <Delay = 0.00>
ST_529 : Operation 2016 [1/1] (0.00ns)   --->   "%y_L217271_022_load_1 = load half* %y_L217271_022" [dnn/dnn.cpp:506]   --->   Operation 2016 'load' 'y_L217271_022_load_1' <Predicate = (lshr_ln == 18 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2017 [1/1] (0.00ns)   --->   "%y_L2172_024_load_1 = load half* %y_L2172_024" [dnn/dnn.cpp:506]   --->   Operation 2017 'load' 'y_L2172_024_load_1' <Predicate = (lshr_ln == 18 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2018 [1/1] (0.80ns)   --->   "%select_ln506_38 = select i1 %trunc_ln506, half %y_L2172_024_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2018 'select' 'select_ln506_38' <Predicate = (lshr_ln == 18)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2019 [1/1] (0.80ns)   --->   "%select_ln506_39 = select i1 %trunc_ln506, half %select_ln104, half %y_L217271_022_load_1" [dnn/dnn.cpp:506]   --->   Operation 2019 'select' 'select_ln506_39' <Predicate = (lshr_ln == 18)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2020 [1/1] (0.00ns)   --->   "store half %select_ln506_38, half* %y_L2172_024" [dnn/dnn.cpp:506]   --->   Operation 2020 'store' <Predicate = (lshr_ln == 18)> <Delay = 0.00>
ST_529 : Operation 2021 [1/1] (0.00ns)   --->   "store half %select_ln506_39, half* %y_L217271_022" [dnn/dnn.cpp:506]   --->   Operation 2021 'store' <Predicate = (lshr_ln == 18)> <Delay = 0.00>
ST_529 : Operation 2022 [1/1] (0.00ns)   --->   "%y_L217170_025_load_1 = load half* %y_L217170_025" [dnn/dnn.cpp:506]   --->   Operation 2022 'load' 'y_L217170_025_load_1' <Predicate = (lshr_ln == 17 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2023 [1/1] (0.00ns)   --->   "%y_L2171_027_load_1 = load half* %y_L2171_027" [dnn/dnn.cpp:506]   --->   Operation 2023 'load' 'y_L2171_027_load_1' <Predicate = (lshr_ln == 17 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2024 [1/1] (0.80ns)   --->   "%select_ln506_36 = select i1 %trunc_ln506, half %y_L2171_027_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2024 'select' 'select_ln506_36' <Predicate = (lshr_ln == 17)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2025 [1/1] (0.80ns)   --->   "%select_ln506_37 = select i1 %trunc_ln506, half %select_ln104, half %y_L217170_025_load_1" [dnn/dnn.cpp:506]   --->   Operation 2025 'select' 'select_ln506_37' <Predicate = (lshr_ln == 17)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2026 [1/1] (0.00ns)   --->   "store half %select_ln506_36, half* %y_L2171_027" [dnn/dnn.cpp:506]   --->   Operation 2026 'store' <Predicate = (lshr_ln == 17)> <Delay = 0.00>
ST_529 : Operation 2027 [1/1] (0.00ns)   --->   "store half %select_ln506_37, half* %y_L217170_025" [dnn/dnn.cpp:506]   --->   Operation 2027 'store' <Predicate = (lshr_ln == 17)> <Delay = 0.00>
ST_529 : Operation 2028 [1/1] (0.00ns)   --->   "%y_L217069_028_load_1 = load half* %y_L217069_028" [dnn/dnn.cpp:506]   --->   Operation 2028 'load' 'y_L217069_028_load_1' <Predicate = (lshr_ln == 16 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2029 [1/1] (0.00ns)   --->   "%y_L2170_030_load_1 = load half* %y_L2170_030" [dnn/dnn.cpp:506]   --->   Operation 2029 'load' 'y_L2170_030_load_1' <Predicate = (lshr_ln == 16 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2030 [1/1] (0.80ns)   --->   "%select_ln506_34 = select i1 %trunc_ln506, half %y_L2170_030_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2030 'select' 'select_ln506_34' <Predicate = (lshr_ln == 16)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2031 [1/1] (0.80ns)   --->   "%select_ln506_35 = select i1 %trunc_ln506, half %select_ln104, half %y_L217069_028_load_1" [dnn/dnn.cpp:506]   --->   Operation 2031 'select' 'select_ln506_35' <Predicate = (lshr_ln == 16)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2032 [1/1] (0.00ns)   --->   "store half %select_ln506_34, half* %y_L2170_030" [dnn/dnn.cpp:506]   --->   Operation 2032 'store' <Predicate = (lshr_ln == 16)> <Delay = 0.00>
ST_529 : Operation 2033 [1/1] (0.00ns)   --->   "store half %select_ln506_35, half* %y_L217069_028" [dnn/dnn.cpp:506]   --->   Operation 2033 'store' <Predicate = (lshr_ln == 16)> <Delay = 0.00>
ST_529 : Operation 2034 [1/1] (0.00ns)   --->   "%y_L216968_031_load_1 = load half* %y_L216968_031" [dnn/dnn.cpp:506]   --->   Operation 2034 'load' 'y_L216968_031_load_1' <Predicate = (lshr_ln == 15 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2035 [1/1] (0.00ns)   --->   "%y_L2169_033_load_1 = load half* %y_L2169_033" [dnn/dnn.cpp:506]   --->   Operation 2035 'load' 'y_L2169_033_load_1' <Predicate = (lshr_ln == 15 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2036 [1/1] (0.80ns)   --->   "%select_ln506_32 = select i1 %trunc_ln506, half %y_L2169_033_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2036 'select' 'select_ln506_32' <Predicate = (lshr_ln == 15)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2037 [1/1] (0.80ns)   --->   "%select_ln506_33 = select i1 %trunc_ln506, half %select_ln104, half %y_L216968_031_load_1" [dnn/dnn.cpp:506]   --->   Operation 2037 'select' 'select_ln506_33' <Predicate = (lshr_ln == 15)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2038 [1/1] (0.00ns)   --->   "store half %select_ln506_32, half* %y_L2169_033" [dnn/dnn.cpp:506]   --->   Operation 2038 'store' <Predicate = (lshr_ln == 15)> <Delay = 0.00>
ST_529 : Operation 2039 [1/1] (0.00ns)   --->   "store half %select_ln506_33, half* %y_L216968_031" [dnn/dnn.cpp:506]   --->   Operation 2039 'store' <Predicate = (lshr_ln == 15)> <Delay = 0.00>
ST_529 : Operation 2040 [1/1] (0.00ns)   --->   "%y_L2168_032_load_1 = load half* %y_L2168_032" [dnn/dnn.cpp:506]   --->   Operation 2040 'load' 'y_L2168_032_load_1' <Predicate = (lshr_ln == 14 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2041 [1/1] (0.00ns)   --->   "%y_L216867_034_load_1 = load half* %y_L216867_034" [dnn/dnn.cpp:506]   --->   Operation 2041 'load' 'y_L216867_034_load_1' <Predicate = (lshr_ln == 14 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2042 [1/1] (0.80ns)   --->   "%select_ln506_30 = select i1 %trunc_ln506, half %select_ln104, half %y_L216867_034_load_1" [dnn/dnn.cpp:506]   --->   Operation 2042 'select' 'select_ln506_30' <Predicate = (lshr_ln == 14)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2043 [1/1] (0.80ns)   --->   "%select_ln506_31 = select i1 %trunc_ln506, half %y_L2168_032_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2043 'select' 'select_ln506_31' <Predicate = (lshr_ln == 14)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2044 [1/1] (0.00ns)   --->   "store half %select_ln506_30, half* %y_L216867_034" [dnn/dnn.cpp:506]   --->   Operation 2044 'store' <Predicate = (lshr_ln == 14)> <Delay = 0.00>
ST_529 : Operation 2045 [1/1] (0.00ns)   --->   "store half %select_ln506_31, half* %y_L2168_032" [dnn/dnn.cpp:506]   --->   Operation 2045 'store' <Predicate = (lshr_ln == 14)> <Delay = 0.00>
ST_529 : Operation 2046 [1/1] (0.00ns)   --->   "%y_L2167_026_load_1 = load half* %y_L2167_026" [dnn/dnn.cpp:506]   --->   Operation 2046 'load' 'y_L2167_026_load_1' <Predicate = (lshr_ln == 13 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2047 [1/1] (0.00ns)   --->   "%y_L216766_029_load_1 = load half* %y_L216766_029" [dnn/dnn.cpp:506]   --->   Operation 2047 'load' 'y_L216766_029_load_1' <Predicate = (lshr_ln == 13 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2048 [1/1] (0.80ns)   --->   "%select_ln506_28 = select i1 %trunc_ln506, half %select_ln104, half %y_L216766_029_load_1" [dnn/dnn.cpp:506]   --->   Operation 2048 'select' 'select_ln506_28' <Predicate = (lshr_ln == 13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2049 [1/1] (0.80ns)   --->   "%select_ln506_29 = select i1 %trunc_ln506, half %y_L2167_026_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2049 'select' 'select_ln506_29' <Predicate = (lshr_ln == 13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2050 [1/1] (0.00ns)   --->   "store half %select_ln506_28, half* %y_L216766_029" [dnn/dnn.cpp:506]   --->   Operation 2050 'store' <Predicate = (lshr_ln == 13)> <Delay = 0.00>
ST_529 : Operation 2051 [1/1] (0.00ns)   --->   "store half %select_ln506_29, half* %y_L2167_026" [dnn/dnn.cpp:506]   --->   Operation 2051 'store' <Predicate = (lshr_ln == 13)> <Delay = 0.00>
ST_529 : Operation 2052 [1/1] (0.00ns)   --->   "%y_L2166_020_load_1 = load half* %y_L2166_020" [dnn/dnn.cpp:506]   --->   Operation 2052 'load' 'y_L2166_020_load_1' <Predicate = (lshr_ln == 12 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2053 [1/1] (0.00ns)   --->   "%y_L216665_023_load_1 = load half* %y_L216665_023" [dnn/dnn.cpp:506]   --->   Operation 2053 'load' 'y_L216665_023_load_1' <Predicate = (lshr_ln == 12 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2054 [1/1] (0.80ns)   --->   "%select_ln506_26 = select i1 %trunc_ln506, half %select_ln104, half %y_L216665_023_load_1" [dnn/dnn.cpp:506]   --->   Operation 2054 'select' 'select_ln506_26' <Predicate = (lshr_ln == 12)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2055 [1/1] (0.80ns)   --->   "%select_ln506_27 = select i1 %trunc_ln506, half %y_L2166_020_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2055 'select' 'select_ln506_27' <Predicate = (lshr_ln == 12)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2056 [1/1] (0.00ns)   --->   "store half %select_ln506_26, half* %y_L216665_023" [dnn/dnn.cpp:506]   --->   Operation 2056 'store' <Predicate = (lshr_ln == 12)> <Delay = 0.00>
ST_529 : Operation 2057 [1/1] (0.00ns)   --->   "store half %select_ln506_27, half* %y_L2166_020" [dnn/dnn.cpp:506]   --->   Operation 2057 'store' <Predicate = (lshr_ln == 12)> <Delay = 0.00>
ST_529 : Operation 2058 [1/1] (0.00ns)   --->   "%y_L2165_014_load_1 = load half* %y_L2165_014" [dnn/dnn.cpp:506]   --->   Operation 2058 'load' 'y_L2165_014_load_1' <Predicate = (lshr_ln == 11 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2059 [1/1] (0.00ns)   --->   "%y_L216564_017_load_1 = load half* %y_L216564_017" [dnn/dnn.cpp:506]   --->   Operation 2059 'load' 'y_L216564_017_load_1' <Predicate = (lshr_ln == 11 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2060 [1/1] (0.80ns)   --->   "%select_ln506_24 = select i1 %trunc_ln506, half %select_ln104, half %y_L216564_017_load_1" [dnn/dnn.cpp:506]   --->   Operation 2060 'select' 'select_ln506_24' <Predicate = (lshr_ln == 11)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2061 [1/1] (0.80ns)   --->   "%select_ln506_25 = select i1 %trunc_ln506, half %y_L2165_014_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2061 'select' 'select_ln506_25' <Predicate = (lshr_ln == 11)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2062 [1/1] (0.00ns)   --->   "store half %select_ln506_24, half* %y_L216564_017" [dnn/dnn.cpp:506]   --->   Operation 2062 'store' <Predicate = (lshr_ln == 11)> <Delay = 0.00>
ST_529 : Operation 2063 [1/1] (0.00ns)   --->   "store half %select_ln506_25, half* %y_L2165_014" [dnn/dnn.cpp:506]   --->   Operation 2063 'store' <Predicate = (lshr_ln == 11)> <Delay = 0.00>
ST_529 : Operation 2064 [1/1] (0.00ns)   --->   "%y_L2164_08_load_1 = load half* %y_L2164_08" [dnn/dnn.cpp:506]   --->   Operation 2064 'load' 'y_L2164_08_load_1' <Predicate = (lshr_ln == 10 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2065 [1/1] (0.00ns)   --->   "%y_L216463_011_load_1 = load half* %y_L216463_011" [dnn/dnn.cpp:506]   --->   Operation 2065 'load' 'y_L216463_011_load_1' <Predicate = (lshr_ln == 10 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2066 [1/1] (0.80ns)   --->   "%select_ln506_22 = select i1 %trunc_ln506, half %select_ln104, half %y_L216463_011_load_1" [dnn/dnn.cpp:506]   --->   Operation 2066 'select' 'select_ln506_22' <Predicate = (lshr_ln == 10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2067 [1/1] (0.80ns)   --->   "%select_ln506_23 = select i1 %trunc_ln506, half %y_L2164_08_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2067 'select' 'select_ln506_23' <Predicate = (lshr_ln == 10)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2068 [1/1] (0.00ns)   --->   "store half %select_ln506_22, half* %y_L216463_011" [dnn/dnn.cpp:506]   --->   Operation 2068 'store' <Predicate = (lshr_ln == 10)> <Delay = 0.00>
ST_529 : Operation 2069 [1/1] (0.00ns)   --->   "store half %select_ln506_23, half* %y_L2164_08" [dnn/dnn.cpp:506]   --->   Operation 2069 'store' <Predicate = (lshr_ln == 10)> <Delay = 0.00>
ST_529 : Operation 2070 [1/1] (0.00ns)   --->   "%y_L2163_02_load_1 = load half* %y_L2163_02" [dnn/dnn.cpp:506]   --->   Operation 2070 'load' 'y_L2163_02_load_1' <Predicate = (lshr_ln == 9 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2071 [1/1] (0.00ns)   --->   "%y_L216362_05_load_1 = load half* %y_L216362_05" [dnn/dnn.cpp:506]   --->   Operation 2071 'load' 'y_L216362_05_load_1' <Predicate = (lshr_ln == 9 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2072 [1/1] (0.80ns)   --->   "%select_ln506_20 = select i1 %trunc_ln506, half %select_ln104, half %y_L216362_05_load_1" [dnn/dnn.cpp:506]   --->   Operation 2072 'select' 'select_ln506_20' <Predicate = (lshr_ln == 9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2073 [1/1] (0.80ns)   --->   "%select_ln506_21 = select i1 %trunc_ln506, half %y_L2163_02_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2073 'select' 'select_ln506_21' <Predicate = (lshr_ln == 9)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2074 [1/1] (0.00ns)   --->   "store half %select_ln506_20, half* %y_L216362_05" [dnn/dnn.cpp:506]   --->   Operation 2074 'store' <Predicate = (lshr_ln == 9)> <Delay = 0.00>
ST_529 : Operation 2075 [1/1] (0.00ns)   --->   "store half %select_ln506_21, half* %y_L2163_02" [dnn/dnn.cpp:506]   --->   Operation 2075 'store' <Predicate = (lshr_ln == 9)> <Delay = 0.00>
ST_529 : Operation 2076 [1/1] (0.00ns)   --->   "%y_L216261_035_load_1 = load half* %y_L216261_035" [dnn/dnn.cpp:506]   --->   Operation 2076 'load' 'y_L216261_035_load_1' <Predicate = (lshr_ln == 8 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2077 [1/1] (0.00ns)   --->   "%y_L2162_036_load_1 = load half* %y_L2162_036" [dnn/dnn.cpp:506]   --->   Operation 2077 'load' 'y_L2162_036_load_1' <Predicate = (lshr_ln == 8 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2078 [1/1] (0.80ns)   --->   "%select_ln506_18 = select i1 %trunc_ln506, half %y_L2162_036_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2078 'select' 'select_ln506_18' <Predicate = (lshr_ln == 8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2079 [1/1] (0.80ns)   --->   "%select_ln506_19 = select i1 %trunc_ln506, half %select_ln104, half %y_L216261_035_load_1" [dnn/dnn.cpp:506]   --->   Operation 2079 'select' 'select_ln506_19' <Predicate = (lshr_ln == 8)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2080 [1/1] (0.00ns)   --->   "store half %select_ln506_18, half* %y_L2162_036" [dnn/dnn.cpp:506]   --->   Operation 2080 'store' <Predicate = (lshr_ln == 8)> <Delay = 0.00>
ST_529 : Operation 2081 [1/1] (0.00ns)   --->   "store half %select_ln506_19, half* %y_L216261_035" [dnn/dnn.cpp:506]   --->   Operation 2081 'store' <Predicate = (lshr_ln == 8)> <Delay = 0.00>
ST_529 : Operation 2082 [1/1] (0.00ns)   --->   "%y_L216160_038_load_1 = load half* %y_L216160_038" [dnn/dnn.cpp:506]   --->   Operation 2082 'load' 'y_L216160_038_load_1' <Predicate = (lshr_ln == 7 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2083 [1/1] (0.00ns)   --->   "%y_L2161_039_load_1 = load half* %y_L2161_039" [dnn/dnn.cpp:506]   --->   Operation 2083 'load' 'y_L2161_039_load_1' <Predicate = (lshr_ln == 7 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2084 [1/1] (0.80ns)   --->   "%select_ln506_16 = select i1 %trunc_ln506, half %y_L2161_039_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2084 'select' 'select_ln506_16' <Predicate = (lshr_ln == 7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2085 [1/1] (0.80ns)   --->   "%select_ln506_17 = select i1 %trunc_ln506, half %select_ln104, half %y_L216160_038_load_1" [dnn/dnn.cpp:506]   --->   Operation 2085 'select' 'select_ln506_17' <Predicate = (lshr_ln == 7)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2086 [1/1] (0.00ns)   --->   "store half %select_ln506_16, half* %y_L2161_039" [dnn/dnn.cpp:506]   --->   Operation 2086 'store' <Predicate = (lshr_ln == 7)> <Delay = 0.00>
ST_529 : Operation 2087 [1/1] (0.00ns)   --->   "store half %select_ln506_17, half* %y_L216160_038" [dnn/dnn.cpp:506]   --->   Operation 2087 'store' <Predicate = (lshr_ln == 7)> <Delay = 0.00>
ST_529 : Operation 2088 [1/1] (0.00ns)   --->   "%y_L216059_041_load_1 = load half* %y_L216059_041" [dnn/dnn.cpp:506]   --->   Operation 2088 'load' 'y_L216059_041_load_1' <Predicate = (lshr_ln == 6 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2089 [1/1] (0.00ns)   --->   "%y_L2160_042_load_1 = load half* %y_L2160_042" [dnn/dnn.cpp:506]   --->   Operation 2089 'load' 'y_L2160_042_load_1' <Predicate = (lshr_ln == 6 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2090 [1/1] (0.80ns)   --->   "%select_ln506_14 = select i1 %trunc_ln506, half %y_L2160_042_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2090 'select' 'select_ln506_14' <Predicate = (lshr_ln == 6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2091 [1/1] (0.80ns)   --->   "%select_ln506_15 = select i1 %trunc_ln506, half %select_ln104, half %y_L216059_041_load_1" [dnn/dnn.cpp:506]   --->   Operation 2091 'select' 'select_ln506_15' <Predicate = (lshr_ln == 6)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2092 [1/1] (0.00ns)   --->   "store half %select_ln506_14, half* %y_L2160_042" [dnn/dnn.cpp:506]   --->   Operation 2092 'store' <Predicate = (lshr_ln == 6)> <Delay = 0.00>
ST_529 : Operation 2093 [1/1] (0.00ns)   --->   "store half %select_ln506_15, half* %y_L216059_041" [dnn/dnn.cpp:506]   --->   Operation 2093 'store' <Predicate = (lshr_ln == 6)> <Delay = 0.00>
ST_529 : Operation 2094 [1/1] (0.00ns)   --->   "%y_L215958_044_load_1 = load half* %y_L215958_044" [dnn/dnn.cpp:506]   --->   Operation 2094 'load' 'y_L215958_044_load_1' <Predicate = (lshr_ln == 5 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2095 [1/1] (0.00ns)   --->   "%y_L2159_045_load_1 = load half* %y_L2159_045" [dnn/dnn.cpp:506]   --->   Operation 2095 'load' 'y_L2159_045_load_1' <Predicate = (lshr_ln == 5 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2096 [1/1] (0.80ns)   --->   "%select_ln506_12 = select i1 %trunc_ln506, half %y_L2159_045_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2096 'select' 'select_ln506_12' <Predicate = (lshr_ln == 5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2097 [1/1] (0.80ns)   --->   "%select_ln506_13 = select i1 %trunc_ln506, half %select_ln104, half %y_L215958_044_load_1" [dnn/dnn.cpp:506]   --->   Operation 2097 'select' 'select_ln506_13' <Predicate = (lshr_ln == 5)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2098 [1/1] (0.00ns)   --->   "store half %select_ln506_12, half* %y_L2159_045" [dnn/dnn.cpp:506]   --->   Operation 2098 'store' <Predicate = (lshr_ln == 5)> <Delay = 0.00>
ST_529 : Operation 2099 [1/1] (0.00ns)   --->   "store half %select_ln506_13, half* %y_L215958_044" [dnn/dnn.cpp:506]   --->   Operation 2099 'store' <Predicate = (lshr_ln == 5)> <Delay = 0.00>
ST_529 : Operation 2100 [1/1] (0.00ns)   --->   "%y_L215857_047_load_1 = load half* %y_L215857_047" [dnn/dnn.cpp:506]   --->   Operation 2100 'load' 'y_L215857_047_load_1' <Predicate = (lshr_ln == 4 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2101 [1/1] (0.00ns)   --->   "%y_L2158_048_load_1 = load half* %y_L2158_048" [dnn/dnn.cpp:506]   --->   Operation 2101 'load' 'y_L2158_048_load_1' <Predicate = (lshr_ln == 4 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2102 [1/1] (0.80ns)   --->   "%select_ln506_10 = select i1 %trunc_ln506, half %y_L2158_048_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2102 'select' 'select_ln506_10' <Predicate = (lshr_ln == 4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2103 [1/1] (0.80ns)   --->   "%select_ln506_11 = select i1 %trunc_ln506, half %select_ln104, half %y_L215857_047_load_1" [dnn/dnn.cpp:506]   --->   Operation 2103 'select' 'select_ln506_11' <Predicate = (lshr_ln == 4)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2104 [1/1] (0.00ns)   --->   "store half %select_ln506_10, half* %y_L2158_048" [dnn/dnn.cpp:506]   --->   Operation 2104 'store' <Predicate = (lshr_ln == 4)> <Delay = 0.00>
ST_529 : Operation 2105 [1/1] (0.00ns)   --->   "store half %select_ln506_11, half* %y_L215857_047" [dnn/dnn.cpp:506]   --->   Operation 2105 'store' <Predicate = (lshr_ln == 4)> <Delay = 0.00>
ST_529 : Operation 2106 [1/1] (0.00ns)   --->   "%y_L215756_050_load_1 = load half* %y_L215756_050" [dnn/dnn.cpp:506]   --->   Operation 2106 'load' 'y_L215756_050_load_1' <Predicate = (lshr_ln == 3 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2107 [1/1] (0.00ns)   --->   "%y_L2157_051_load_1 = load half* %y_L2157_051" [dnn/dnn.cpp:506]   --->   Operation 2107 'load' 'y_L2157_051_load_1' <Predicate = (lshr_ln == 3 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2108 [1/1] (0.80ns)   --->   "%select_ln506_8 = select i1 %trunc_ln506, half %y_L2157_051_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2108 'select' 'select_ln506_8' <Predicate = (lshr_ln == 3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2109 [1/1] (0.80ns)   --->   "%select_ln506_9 = select i1 %trunc_ln506, half %select_ln104, half %y_L215756_050_load_1" [dnn/dnn.cpp:506]   --->   Operation 2109 'select' 'select_ln506_9' <Predicate = (lshr_ln == 3)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2110 [1/1] (0.00ns)   --->   "store half %select_ln506_8, half* %y_L2157_051" [dnn/dnn.cpp:506]   --->   Operation 2110 'store' <Predicate = (lshr_ln == 3)> <Delay = 0.00>
ST_529 : Operation 2111 [1/1] (0.00ns)   --->   "store half %select_ln506_9, half* %y_L215756_050" [dnn/dnn.cpp:506]   --->   Operation 2111 'store' <Predicate = (lshr_ln == 3)> <Delay = 0.00>
ST_529 : Operation 2112 [1/1] (0.00ns)   --->   "%y_L2156_049_load_1 = load half* %y_L2156_049" [dnn/dnn.cpp:506]   --->   Operation 2112 'load' 'y_L2156_049_load_1' <Predicate = (lshr_ln == 2 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2113 [1/1] (0.00ns)   --->   "%y_L215655_052_load_1 = load half* %y_L215655_052" [dnn/dnn.cpp:506]   --->   Operation 2113 'load' 'y_L215655_052_load_1' <Predicate = (lshr_ln == 2 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2114 [1/1] (0.80ns)   --->   "%select_ln506_6 = select i1 %trunc_ln506, half %select_ln104, half %y_L215655_052_load_1" [dnn/dnn.cpp:506]   --->   Operation 2114 'select' 'select_ln506_6' <Predicate = (lshr_ln == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2115 [1/1] (0.80ns)   --->   "%select_ln506_7 = select i1 %trunc_ln506, half %y_L2156_049_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2115 'select' 'select_ln506_7' <Predicate = (lshr_ln == 2)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2116 [1/1] (0.00ns)   --->   "store half %select_ln506_6, half* %y_L215655_052" [dnn/dnn.cpp:506]   --->   Operation 2116 'store' <Predicate = (lshr_ln == 2)> <Delay = 0.00>
ST_529 : Operation 2117 [1/1] (0.00ns)   --->   "store half %select_ln506_7, half* %y_L2156_049" [dnn/dnn.cpp:506]   --->   Operation 2117 'store' <Predicate = (lshr_ln == 2)> <Delay = 0.00>
ST_529 : Operation 2118 [1/1] (0.00ns)   --->   "%y_L2155_043_load_1 = load half* %y_L2155_043" [dnn/dnn.cpp:506]   --->   Operation 2118 'load' 'y_L2155_043_load_1' <Predicate = (lshr_ln == 1 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2119 [1/1] (0.00ns)   --->   "%y_L215554_046_load_1 = load half* %y_L215554_046" [dnn/dnn.cpp:506]   --->   Operation 2119 'load' 'y_L215554_046_load_1' <Predicate = (lshr_ln == 1 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2120 [1/1] (0.80ns)   --->   "%select_ln506_4 = select i1 %trunc_ln506, half %select_ln104, half %y_L215554_046_load_1" [dnn/dnn.cpp:506]   --->   Operation 2120 'select' 'select_ln506_4' <Predicate = (lshr_ln == 1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2121 [1/1] (0.80ns)   --->   "%select_ln506_5 = select i1 %trunc_ln506, half %y_L2155_043_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2121 'select' 'select_ln506_5' <Predicate = (lshr_ln == 1)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2122 [1/1] (0.00ns)   --->   "store half %select_ln506_4, half* %y_L215554_046" [dnn/dnn.cpp:506]   --->   Operation 2122 'store' <Predicate = (lshr_ln == 1)> <Delay = 0.00>
ST_529 : Operation 2123 [1/1] (0.00ns)   --->   "store half %select_ln506_5, half* %y_L2155_043" [dnn/dnn.cpp:506]   --->   Operation 2123 'store' <Predicate = (lshr_ln == 1)> <Delay = 0.00>
ST_529 : Operation 2124 [1/1] (0.00ns)   --->   "%y_L2_037_load_1 = load half* %y_L2_037" [dnn/dnn.cpp:506]   --->   Operation 2124 'load' 'y_L2_037_load_1' <Predicate = (lshr_ln == 0 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2125 [1/1] (0.00ns)   --->   "%y_L253_040_load_1 = load half* %y_L253_040" [dnn/dnn.cpp:506]   --->   Operation 2125 'load' 'y_L253_040_load_1' <Predicate = (lshr_ln == 0 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2126 [1/1] (0.80ns)   --->   "%select_ln506_2 = select i1 %trunc_ln506, half %select_ln104, half %y_L253_040_load_1" [dnn/dnn.cpp:506]   --->   Operation 2126 'select' 'select_ln506_2' <Predicate = (lshr_ln == 0)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2127 [1/1] (0.80ns)   --->   "%select_ln506_3 = select i1 %trunc_ln506, half %y_L2_037_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2127 'select' 'select_ln506_3' <Predicate = (lshr_ln == 0)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2128 [1/1] (0.00ns)   --->   "store half %select_ln506_2, half* %y_L253_040" [dnn/dnn.cpp:506]   --->   Operation 2128 'store' <Predicate = (lshr_ln == 0)> <Delay = 0.00>
ST_529 : Operation 2129 [1/1] (0.00ns)   --->   "store half %select_ln506_3, half* %y_L2_037" [dnn/dnn.cpp:506]   --->   Operation 2129 'store' <Predicate = (lshr_ln == 0)> <Delay = 0.00>
ST_529 : Operation 2130 [1/1] (0.00ns)   --->   "%y_L217978_01_load_1 = load half* %y_L217978_01" [dnn/dnn.cpp:506]   --->   Operation 2130 'load' 'y_L217978_01_load_1' <Predicate = (lshr_ln == 31 & !trunc_ln506) | (lshr_ln == 30 & !trunc_ln506) | (lshr_ln == 29 & !trunc_ln506) | (lshr_ln == 28 & !trunc_ln506) | (lshr_ln == 27 & !trunc_ln506) | (lshr_ln == 26 & !trunc_ln506) | (lshr_ln == 25 & !trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2131 [1/1] (0.00ns)   --->   "%y_L2179_03_load_1 = load half* %y_L2179_03" [dnn/dnn.cpp:506]   --->   Operation 2131 'load' 'y_L2179_03_load_1' <Predicate = (lshr_ln == 31 & trunc_ln506) | (lshr_ln == 30 & trunc_ln506) | (lshr_ln == 29 & trunc_ln506) | (lshr_ln == 28 & trunc_ln506) | (lshr_ln == 27 & trunc_ln506) | (lshr_ln == 26 & trunc_ln506) | (lshr_ln == 25 & trunc_ln506)> <Delay = 0.00>
ST_529 : Operation 2132 [1/1] (0.80ns)   --->   "%select_ln506 = select i1 %trunc_ln506, half %y_L2179_03_load_1, half %select_ln104" [dnn/dnn.cpp:506]   --->   Operation 2132 'select' 'select_ln506' <Predicate = (lshr_ln == 31) | (lshr_ln == 30) | (lshr_ln == 29) | (lshr_ln == 28) | (lshr_ln == 27) | (lshr_ln == 26) | (lshr_ln == 25)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2133 [1/1] (0.80ns)   --->   "%select_ln506_1 = select i1 %trunc_ln506, half %select_ln104, half %y_L217978_01_load_1" [dnn/dnn.cpp:506]   --->   Operation 2133 'select' 'select_ln506_1' <Predicate = (lshr_ln == 31) | (lshr_ln == 30) | (lshr_ln == 29) | (lshr_ln == 28) | (lshr_ln == 27) | (lshr_ln == 26) | (lshr_ln == 25)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_529 : Operation 2134 [1/1] (0.00ns)   --->   "store half %select_ln506, half* %y_L2179_03" [dnn/dnn.cpp:506]   --->   Operation 2134 'store' <Predicate = (lshr_ln == 31) | (lshr_ln == 30) | (lshr_ln == 29) | (lshr_ln == 28) | (lshr_ln == 27) | (lshr_ln == 26) | (lshr_ln == 25)> <Delay = 0.00>
ST_529 : Operation 2135 [1/1] (0.00ns)   --->   "store half %select_ln506_1, half* %y_L217978_01" [dnn/dnn.cpp:506]   --->   Operation 2135 'store' <Predicate = (lshr_ln == 31) | (lshr_ln == 30) | (lshr_ln == 29) | (lshr_ln == 28) | (lshr_ln == 27) | (lshr_ln == 26) | (lshr_ln == 25)> <Delay = 0.00>
ST_529 : Operation 2136 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp)" [dnn/dnn.cpp:508]   --->   Operation 2136 'specregionend' 'empty_21' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_529 : Operation 2137 [1/1] (0.00ns)   --->   "br label %1" [dnn/dnn.cpp:498]   --->   Operation 2137 'br' <Predicate = (!icmp_ln498)> <Delay = 0.00>

State 530 <SV = 2> <Delay = 0.00>
ST_530 : Operation 2138 [1/1] (0.00ns)   --->   "%y_L217978_01_load = load half* %y_L217978_01" [dnn/dnn.cpp:510]   --->   Operation 2138 'load' 'y_L217978_01_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2139 [1/1] (0.00ns)   --->   "%y_L2163_02_load = load half* %y_L2163_02" [dnn/dnn.cpp:510]   --->   Operation 2139 'load' 'y_L2163_02_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2140 [1/1] (0.00ns)   --->   "%y_L2179_03_load = load half* %y_L2179_03" [dnn/dnn.cpp:510]   --->   Operation 2140 'load' 'y_L2179_03_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2141 [1/1] (0.00ns)   --->   "%y_L217877_04_load = load half* %y_L217877_04" [dnn/dnn.cpp:510]   --->   Operation 2141 'load' 'y_L217877_04_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2142 [1/1] (0.00ns)   --->   "%y_L216362_05_load = load half* %y_L216362_05" [dnn/dnn.cpp:510]   --->   Operation 2142 'load' 'y_L216362_05_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2143 [1/1] (0.00ns)   --->   "%y_L2178_06_load = load half* %y_L2178_06" [dnn/dnn.cpp:510]   --->   Operation 2143 'load' 'y_L2178_06_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2144 [1/1] (0.00ns)   --->   "%y_L217776_07_load = load half* %y_L217776_07" [dnn/dnn.cpp:510]   --->   Operation 2144 'load' 'y_L217776_07_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2145 [1/1] (0.00ns)   --->   "%y_L2164_08_load = load half* %y_L2164_08" [dnn/dnn.cpp:510]   --->   Operation 2145 'load' 'y_L2164_08_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2146 [1/1] (0.00ns)   --->   "%y_L2177_09_load = load half* %y_L2177_09" [dnn/dnn.cpp:510]   --->   Operation 2146 'load' 'y_L2177_09_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2147 [1/1] (0.00ns)   --->   "%y_L217675_010_load = load half* %y_L217675_010" [dnn/dnn.cpp:510]   --->   Operation 2147 'load' 'y_L217675_010_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2148 [1/1] (0.00ns)   --->   "%y_L216463_011_load = load half* %y_L216463_011" [dnn/dnn.cpp:510]   --->   Operation 2148 'load' 'y_L216463_011_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2149 [1/1] (0.00ns)   --->   "%y_L2176_012_load = load half* %y_L2176_012" [dnn/dnn.cpp:510]   --->   Operation 2149 'load' 'y_L2176_012_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2150 [1/1] (0.00ns)   --->   "%y_L217574_013_load = load half* %y_L217574_013" [dnn/dnn.cpp:510]   --->   Operation 2150 'load' 'y_L217574_013_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2151 [1/1] (0.00ns)   --->   "%y_L2165_014_load = load half* %y_L2165_014" [dnn/dnn.cpp:510]   --->   Operation 2151 'load' 'y_L2165_014_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2152 [1/1] (0.00ns)   --->   "%y_L2175_015_load = load half* %y_L2175_015" [dnn/dnn.cpp:510]   --->   Operation 2152 'load' 'y_L2175_015_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2153 [1/1] (0.00ns)   --->   "%y_L217473_016_load = load half* %y_L217473_016" [dnn/dnn.cpp:510]   --->   Operation 2153 'load' 'y_L217473_016_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2154 [1/1] (0.00ns)   --->   "%y_L216564_017_load = load half* %y_L216564_017" [dnn/dnn.cpp:510]   --->   Operation 2154 'load' 'y_L216564_017_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2155 [1/1] (0.00ns)   --->   "%y_L2174_018_load = load half* %y_L2174_018" [dnn/dnn.cpp:510]   --->   Operation 2155 'load' 'y_L2174_018_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2156 [1/1] (0.00ns)   --->   "%y_L217372_019_load = load half* %y_L217372_019" [dnn/dnn.cpp:510]   --->   Operation 2156 'load' 'y_L217372_019_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2157 [1/1] (0.00ns)   --->   "%y_L2166_020_load = load half* %y_L2166_020" [dnn/dnn.cpp:510]   --->   Operation 2157 'load' 'y_L2166_020_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2158 [1/1] (0.00ns)   --->   "%y_L2173_021_load = load half* %y_L2173_021" [dnn/dnn.cpp:510]   --->   Operation 2158 'load' 'y_L2173_021_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2159 [1/1] (0.00ns)   --->   "%y_L217271_022_load = load half* %y_L217271_022" [dnn/dnn.cpp:510]   --->   Operation 2159 'load' 'y_L217271_022_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2160 [1/1] (0.00ns)   --->   "%y_L216665_023_load = load half* %y_L216665_023" [dnn/dnn.cpp:510]   --->   Operation 2160 'load' 'y_L216665_023_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2161 [1/1] (0.00ns)   --->   "%y_L2172_024_load = load half* %y_L2172_024" [dnn/dnn.cpp:510]   --->   Operation 2161 'load' 'y_L2172_024_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2162 [1/1] (0.00ns)   --->   "%y_L217170_025_load = load half* %y_L217170_025" [dnn/dnn.cpp:510]   --->   Operation 2162 'load' 'y_L217170_025_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2163 [1/1] (0.00ns)   --->   "%y_L2167_026_load = load half* %y_L2167_026" [dnn/dnn.cpp:510]   --->   Operation 2163 'load' 'y_L2167_026_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2164 [1/1] (0.00ns)   --->   "%y_L2171_027_load = load half* %y_L2171_027" [dnn/dnn.cpp:510]   --->   Operation 2164 'load' 'y_L2171_027_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2165 [1/1] (0.00ns)   --->   "%y_L217069_028_load = load half* %y_L217069_028" [dnn/dnn.cpp:510]   --->   Operation 2165 'load' 'y_L217069_028_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2166 [1/1] (0.00ns)   --->   "%y_L216766_029_load = load half* %y_L216766_029" [dnn/dnn.cpp:510]   --->   Operation 2166 'load' 'y_L216766_029_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2167 [1/1] (0.00ns)   --->   "%y_L2170_030_load = load half* %y_L2170_030" [dnn/dnn.cpp:510]   --->   Operation 2167 'load' 'y_L2170_030_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2168 [1/1] (0.00ns)   --->   "%y_L216968_031_load = load half* %y_L216968_031" [dnn/dnn.cpp:510]   --->   Operation 2168 'load' 'y_L216968_031_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2169 [1/1] (0.00ns)   --->   "%y_L2168_032_load = load half* %y_L2168_032" [dnn/dnn.cpp:510]   --->   Operation 2169 'load' 'y_L2168_032_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2170 [1/1] (0.00ns)   --->   "%y_L2169_033_load = load half* %y_L2169_033" [dnn/dnn.cpp:510]   --->   Operation 2170 'load' 'y_L2169_033_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2171 [1/1] (0.00ns)   --->   "%y_L216867_034_load = load half* %y_L216867_034" [dnn/dnn.cpp:510]   --->   Operation 2171 'load' 'y_L216867_034_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2172 [1/1] (0.00ns)   --->   "%y_L216261_035_load = load half* %y_L216261_035" [dnn/dnn.cpp:510]   --->   Operation 2172 'load' 'y_L216261_035_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2173 [1/1] (0.00ns)   --->   "%y_L2162_036_load = load half* %y_L2162_036" [dnn/dnn.cpp:510]   --->   Operation 2173 'load' 'y_L2162_036_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2174 [1/1] (0.00ns)   --->   "%y_L2_037_load = load half* %y_L2_037" [dnn/dnn.cpp:510]   --->   Operation 2174 'load' 'y_L2_037_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2175 [1/1] (0.00ns)   --->   "%y_L216160_038_load = load half* %y_L216160_038" [dnn/dnn.cpp:510]   --->   Operation 2175 'load' 'y_L216160_038_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2176 [1/1] (0.00ns)   --->   "%y_L2161_039_load = load half* %y_L2161_039" [dnn/dnn.cpp:510]   --->   Operation 2176 'load' 'y_L2161_039_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2177 [1/1] (0.00ns)   --->   "%y_L253_040_load = load half* %y_L253_040" [dnn/dnn.cpp:510]   --->   Operation 2177 'load' 'y_L253_040_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2178 [1/1] (0.00ns)   --->   "%y_L216059_041_load = load half* %y_L216059_041" [dnn/dnn.cpp:510]   --->   Operation 2178 'load' 'y_L216059_041_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2179 [1/1] (0.00ns)   --->   "%y_L2160_042_load = load half* %y_L2160_042" [dnn/dnn.cpp:510]   --->   Operation 2179 'load' 'y_L2160_042_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2180 [1/1] (0.00ns)   --->   "%y_L2155_043_load = load half* %y_L2155_043" [dnn/dnn.cpp:510]   --->   Operation 2180 'load' 'y_L2155_043_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2181 [1/1] (0.00ns)   --->   "%y_L215958_044_load = load half* %y_L215958_044" [dnn/dnn.cpp:510]   --->   Operation 2181 'load' 'y_L215958_044_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2182 [1/1] (0.00ns)   --->   "%y_L2159_045_load = load half* %y_L2159_045" [dnn/dnn.cpp:510]   --->   Operation 2182 'load' 'y_L2159_045_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2183 [1/1] (0.00ns)   --->   "%y_L215554_046_load = load half* %y_L215554_046" [dnn/dnn.cpp:510]   --->   Operation 2183 'load' 'y_L215554_046_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2184 [1/1] (0.00ns)   --->   "%y_L215857_047_load = load half* %y_L215857_047" [dnn/dnn.cpp:510]   --->   Operation 2184 'load' 'y_L215857_047_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2185 [1/1] (0.00ns)   --->   "%y_L2158_048_load = load half* %y_L2158_048" [dnn/dnn.cpp:510]   --->   Operation 2185 'load' 'y_L2158_048_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2186 [1/1] (0.00ns)   --->   "%y_L2156_049_load = load half* %y_L2156_049" [dnn/dnn.cpp:510]   --->   Operation 2186 'load' 'y_L2156_049_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2187 [1/1] (0.00ns)   --->   "%y_L215756_050_load = load half* %y_L215756_050" [dnn/dnn.cpp:510]   --->   Operation 2187 'load' 'y_L215756_050_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2188 [1/1] (0.00ns)   --->   "%y_L2157_051_load = load half* %y_L2157_051" [dnn/dnn.cpp:510]   --->   Operation 2188 'load' 'y_L2157_051_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2189 [1/1] (0.00ns)   --->   "%y_L215655_052_load = load half* %y_L215655_052" [dnn/dnn.cpp:510]   --->   Operation 2189 'load' 'y_L215655_052_load' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2190 [1/1] (0.00ns)   --->   "%mrv = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } undef, half %y_L2_037_load, 0" [dnn/dnn.cpp:510]   --->   Operation 2190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv, half %y_L253_040_load, 1" [dnn/dnn.cpp:510]   --->   Operation 2191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_1, half %y_L2155_043_load, 2" [dnn/dnn.cpp:510]   --->   Operation 2192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_2, half %y_L215554_046_load, 3" [dnn/dnn.cpp:510]   --->   Operation 2193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2194 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_3, half %y_L2156_049_load, 4" [dnn/dnn.cpp:510]   --->   Operation 2194 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2195 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_4, half %y_L215655_052_load, 5" [dnn/dnn.cpp:510]   --->   Operation 2195 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2196 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_5, half %y_L2157_051_load, 6" [dnn/dnn.cpp:510]   --->   Operation 2196 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2197 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_6, half %y_L215756_050_load, 7" [dnn/dnn.cpp:510]   --->   Operation 2197 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2198 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_7, half %y_L2158_048_load, 8" [dnn/dnn.cpp:510]   --->   Operation 2198 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2199 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_8, half %y_L215857_047_load, 9" [dnn/dnn.cpp:510]   --->   Operation 2199 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2200 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_9, half %y_L2159_045_load, 10" [dnn/dnn.cpp:510]   --->   Operation 2200 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2201 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_10, half %y_L215958_044_load, 11" [dnn/dnn.cpp:510]   --->   Operation 2201 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2202 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_11, half %y_L2160_042_load, 12" [dnn/dnn.cpp:510]   --->   Operation 2202 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2203 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_12, half %y_L216059_041_load, 13" [dnn/dnn.cpp:510]   --->   Operation 2203 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2204 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_13, half %y_L2161_039_load, 14" [dnn/dnn.cpp:510]   --->   Operation 2204 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2205 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_14, half %y_L216160_038_load, 15" [dnn/dnn.cpp:510]   --->   Operation 2205 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2206 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_15, half %y_L2162_036_load, 16" [dnn/dnn.cpp:510]   --->   Operation 2206 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2207 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_16, half %y_L216261_035_load, 17" [dnn/dnn.cpp:510]   --->   Operation 2207 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2208 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_17, half %y_L2163_02_load, 18" [dnn/dnn.cpp:510]   --->   Operation 2208 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2209 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_18, half %y_L216362_05_load, 19" [dnn/dnn.cpp:510]   --->   Operation 2209 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2210 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_19, half %y_L2164_08_load, 20" [dnn/dnn.cpp:510]   --->   Operation 2210 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2211 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_20, half %y_L216463_011_load, 21" [dnn/dnn.cpp:510]   --->   Operation 2211 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2212 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_21, half %y_L2165_014_load, 22" [dnn/dnn.cpp:510]   --->   Operation 2212 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2213 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_22, half %y_L216564_017_load, 23" [dnn/dnn.cpp:510]   --->   Operation 2213 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2214 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_23, half %y_L2166_020_load, 24" [dnn/dnn.cpp:510]   --->   Operation 2214 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2215 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_24, half %y_L216665_023_load, 25" [dnn/dnn.cpp:510]   --->   Operation 2215 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2216 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_25, half %y_L2167_026_load, 26" [dnn/dnn.cpp:510]   --->   Operation 2216 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2217 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_26, half %y_L216766_029_load, 27" [dnn/dnn.cpp:510]   --->   Operation 2217 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2218 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_27, half %y_L2168_032_load, 28" [dnn/dnn.cpp:510]   --->   Operation 2218 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2219 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_28, half %y_L216867_034_load, 29" [dnn/dnn.cpp:510]   --->   Operation 2219 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2220 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_29, half %y_L2169_033_load, 30" [dnn/dnn.cpp:510]   --->   Operation 2220 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2221 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_30, half %y_L216968_031_load, 31" [dnn/dnn.cpp:510]   --->   Operation 2221 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2222 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_31, half %y_L2170_030_load, 32" [dnn/dnn.cpp:510]   --->   Operation 2222 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2223 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_32, half %y_L217069_028_load, 33" [dnn/dnn.cpp:510]   --->   Operation 2223 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2224 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_33, half %y_L2171_027_load, 34" [dnn/dnn.cpp:510]   --->   Operation 2224 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2225 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_34, half %y_L217170_025_load, 35" [dnn/dnn.cpp:510]   --->   Operation 2225 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2226 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_35, half %y_L2172_024_load, 36" [dnn/dnn.cpp:510]   --->   Operation 2226 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2227 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_36, half %y_L217271_022_load, 37" [dnn/dnn.cpp:510]   --->   Operation 2227 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2228 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_37, half %y_L2173_021_load, 38" [dnn/dnn.cpp:510]   --->   Operation 2228 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2229 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_38, half %y_L217372_019_load, 39" [dnn/dnn.cpp:510]   --->   Operation 2229 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2230 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_39, half %y_L2174_018_load, 40" [dnn/dnn.cpp:510]   --->   Operation 2230 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2231 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_40, half %y_L217473_016_load, 41" [dnn/dnn.cpp:510]   --->   Operation 2231 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2232 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_41, half %y_L2175_015_load, 42" [dnn/dnn.cpp:510]   --->   Operation 2232 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2233 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_42, half %y_L217574_013_load, 43" [dnn/dnn.cpp:510]   --->   Operation 2233 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2234 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_43, half %y_L2176_012_load, 44" [dnn/dnn.cpp:510]   --->   Operation 2234 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2235 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_44, half %y_L217675_010_load, 45" [dnn/dnn.cpp:510]   --->   Operation 2235 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2236 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_45, half %y_L2177_09_load, 46" [dnn/dnn.cpp:510]   --->   Operation 2236 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2237 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_46, half %y_L217776_07_load, 47" [dnn/dnn.cpp:510]   --->   Operation 2237 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2238 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_47, half %y_L2178_06_load, 48" [dnn/dnn.cpp:510]   --->   Operation 2238 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2239 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_48, half %y_L217877_04_load, 49" [dnn/dnn.cpp:510]   --->   Operation 2239 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2240 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_49, half %y_L2179_03_load, 50" [dnn/dnn.cpp:510]   --->   Operation 2240 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2241 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_50, half %y_L217978_01_load, 51" [dnn/dnn.cpp:510]   --->   Operation 2241 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_530 : Operation 2242 [1/1] (0.00ns)   --->   "ret { half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half, half } %mrv_51" [dnn/dnn.cpp:510]   --->   Operation 2242 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:498) [368]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dnn/dnn.cpp:498) [368]  (0 ns)
	'getelementptr' operation ('L1_WEIGHTS_0_addr', dnn/dnn.cpp:504) [380]  (0 ns)
	'load' operation ('L1_WEIGHTS_0_load', dnn/dnn.cpp:504) on array 'L1_WEIGHTS_0' [381]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('L1_WEIGHTS_0_load', dnn/dnn.cpp:504) on array 'L1_WEIGHTS_0' [381]  (3.25 ns)

 <State 4>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_7', dnn/dnn.cpp:504) [382]  (6.87 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_7', dnn/dnn.cpp:504) [382]  (6.87 ns)

 <State 6>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_7', dnn/dnn.cpp:504) [382]  (6.87 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_7', dnn/dnn.cpp:504) [382]  (6.87 ns)

 <State 8>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2', dnn/dnn.cpp:504) [383]  (7.61 ns)

 <State 9>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2', dnn/dnn.cpp:504) [383]  (7.61 ns)

 <State 10>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2', dnn/dnn.cpp:504) [383]  (7.61 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2', dnn/dnn.cpp:504) [383]  (7.61 ns)

 <State 12>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2', dnn/dnn.cpp:504) [383]  (7.61 ns)

 <State 13>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_1', dnn/dnn.cpp:504) [387]  (7.61 ns)

 <State 14>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_1', dnn/dnn.cpp:504) [387]  (7.61 ns)

 <State 15>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_1', dnn/dnn.cpp:504) [387]  (7.61 ns)

 <State 16>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_1', dnn/dnn.cpp:504) [387]  (7.61 ns)

 <State 17>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_1', dnn/dnn.cpp:504) [387]  (7.61 ns)

 <State 18>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_2', dnn/dnn.cpp:504) [391]  (7.61 ns)

 <State 19>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_2', dnn/dnn.cpp:504) [391]  (7.61 ns)

 <State 20>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_2', dnn/dnn.cpp:504) [391]  (7.61 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_2', dnn/dnn.cpp:504) [391]  (7.61 ns)

 <State 22>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_2', dnn/dnn.cpp:504) [391]  (7.61 ns)

 <State 23>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_3', dnn/dnn.cpp:504) [395]  (7.61 ns)

 <State 24>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_3', dnn/dnn.cpp:504) [395]  (7.61 ns)

 <State 25>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_3', dnn/dnn.cpp:504) [395]  (7.61 ns)

 <State 26>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_3', dnn/dnn.cpp:504) [395]  (7.61 ns)

 <State 27>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_3', dnn/dnn.cpp:504) [395]  (7.61 ns)

 <State 28>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_4', dnn/dnn.cpp:504) [399]  (7.61 ns)

 <State 29>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_4', dnn/dnn.cpp:504) [399]  (7.61 ns)

 <State 30>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_4', dnn/dnn.cpp:504) [399]  (7.61 ns)

 <State 31>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_4', dnn/dnn.cpp:504) [399]  (7.61 ns)

 <State 32>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_4', dnn/dnn.cpp:504) [399]  (7.61 ns)

 <State 33>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_5', dnn/dnn.cpp:504) [403]  (7.61 ns)

 <State 34>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_5', dnn/dnn.cpp:504) [403]  (7.61 ns)

 <State 35>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_5', dnn/dnn.cpp:504) [403]  (7.61 ns)

 <State 36>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_5', dnn/dnn.cpp:504) [403]  (7.61 ns)

 <State 37>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_5', dnn/dnn.cpp:504) [403]  (7.61 ns)

 <State 38>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_6', dnn/dnn.cpp:504) [407]  (7.61 ns)

 <State 39>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_6', dnn/dnn.cpp:504) [407]  (7.61 ns)

 <State 40>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_6', dnn/dnn.cpp:504) [407]  (7.61 ns)

 <State 41>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_6', dnn/dnn.cpp:504) [407]  (7.61 ns)

 <State 42>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_6', dnn/dnn.cpp:504) [407]  (7.61 ns)

 <State 43>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_7', dnn/dnn.cpp:504) [411]  (7.61 ns)

 <State 44>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_7', dnn/dnn.cpp:504) [411]  (7.61 ns)

 <State 45>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_7', dnn/dnn.cpp:504) [411]  (7.61 ns)

 <State 46>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_7', dnn/dnn.cpp:504) [411]  (7.61 ns)

 <State 47>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_7', dnn/dnn.cpp:504) [411]  (7.61 ns)

 <State 48>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_8', dnn/dnn.cpp:504) [415]  (7.61 ns)

 <State 49>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_8', dnn/dnn.cpp:504) [415]  (7.61 ns)

 <State 50>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_8', dnn/dnn.cpp:504) [415]  (7.61 ns)

 <State 51>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_8', dnn/dnn.cpp:504) [415]  (7.61 ns)

 <State 52>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_8', dnn/dnn.cpp:504) [415]  (7.61 ns)

 <State 53>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_9', dnn/dnn.cpp:504) [419]  (7.61 ns)

 <State 54>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_9', dnn/dnn.cpp:504) [419]  (7.61 ns)

 <State 55>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_9', dnn/dnn.cpp:504) [419]  (7.61 ns)

 <State 56>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_9', dnn/dnn.cpp:504) [419]  (7.61 ns)

 <State 57>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_9', dnn/dnn.cpp:504) [419]  (7.61 ns)

 <State 58>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_s', dnn/dnn.cpp:504) [423]  (7.61 ns)

 <State 59>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_s', dnn/dnn.cpp:504) [423]  (7.61 ns)

 <State 60>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_s', dnn/dnn.cpp:504) [423]  (7.61 ns)

 <State 61>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_s', dnn/dnn.cpp:504) [423]  (7.61 ns)

 <State 62>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_s', dnn/dnn.cpp:504) [423]  (7.61 ns)

 <State 63>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_10', dnn/dnn.cpp:504) [427]  (7.61 ns)

 <State 64>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_10', dnn/dnn.cpp:504) [427]  (7.61 ns)

 <State 65>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_10', dnn/dnn.cpp:504) [427]  (7.61 ns)

 <State 66>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_10', dnn/dnn.cpp:504) [427]  (7.61 ns)

 <State 67>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_10', dnn/dnn.cpp:504) [427]  (7.61 ns)

 <State 68>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_11', dnn/dnn.cpp:504) [431]  (7.61 ns)

 <State 69>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_11', dnn/dnn.cpp:504) [431]  (7.61 ns)

 <State 70>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_11', dnn/dnn.cpp:504) [431]  (7.61 ns)

 <State 71>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_11', dnn/dnn.cpp:504) [431]  (7.61 ns)

 <State 72>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_11', dnn/dnn.cpp:504) [431]  (7.61 ns)

 <State 73>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_12', dnn/dnn.cpp:504) [435]  (7.61 ns)

 <State 74>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_12', dnn/dnn.cpp:504) [435]  (7.61 ns)

 <State 75>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_12', dnn/dnn.cpp:504) [435]  (7.61 ns)

 <State 76>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_12', dnn/dnn.cpp:504) [435]  (7.61 ns)

 <State 77>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_12', dnn/dnn.cpp:504) [435]  (7.61 ns)

 <State 78>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_13', dnn/dnn.cpp:504) [439]  (7.61 ns)

 <State 79>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_13', dnn/dnn.cpp:504) [439]  (7.61 ns)

 <State 80>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_13', dnn/dnn.cpp:504) [439]  (7.61 ns)

 <State 81>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_13', dnn/dnn.cpp:504) [439]  (7.61 ns)

 <State 82>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_13', dnn/dnn.cpp:504) [439]  (7.61 ns)

 <State 83>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_14', dnn/dnn.cpp:504) [443]  (7.61 ns)

 <State 84>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_14', dnn/dnn.cpp:504) [443]  (7.61 ns)

 <State 85>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_14', dnn/dnn.cpp:504) [443]  (7.61 ns)

 <State 86>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_14', dnn/dnn.cpp:504) [443]  (7.61 ns)

 <State 87>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_14', dnn/dnn.cpp:504) [443]  (7.61 ns)

 <State 88>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_15', dnn/dnn.cpp:504) [447]  (7.61 ns)

 <State 89>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_15', dnn/dnn.cpp:504) [447]  (7.61 ns)

 <State 90>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_15', dnn/dnn.cpp:504) [447]  (7.61 ns)

 <State 91>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_15', dnn/dnn.cpp:504) [447]  (7.61 ns)

 <State 92>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_15', dnn/dnn.cpp:504) [447]  (7.61 ns)

 <State 93>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_16', dnn/dnn.cpp:504) [451]  (7.61 ns)

 <State 94>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_16', dnn/dnn.cpp:504) [451]  (7.61 ns)

 <State 95>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_16', dnn/dnn.cpp:504) [451]  (7.61 ns)

 <State 96>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_16', dnn/dnn.cpp:504) [451]  (7.61 ns)

 <State 97>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_16', dnn/dnn.cpp:504) [451]  (7.61 ns)

 <State 98>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_17', dnn/dnn.cpp:504) [455]  (7.61 ns)

 <State 99>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_17', dnn/dnn.cpp:504) [455]  (7.61 ns)

 <State 100>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_17', dnn/dnn.cpp:504) [455]  (7.61 ns)

 <State 101>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_17', dnn/dnn.cpp:504) [455]  (7.61 ns)

 <State 102>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_17', dnn/dnn.cpp:504) [455]  (7.61 ns)

 <State 103>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_18', dnn/dnn.cpp:504) [459]  (7.61 ns)

 <State 104>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_18', dnn/dnn.cpp:504) [459]  (7.61 ns)

 <State 105>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_18', dnn/dnn.cpp:504) [459]  (7.61 ns)

 <State 106>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_18', dnn/dnn.cpp:504) [459]  (7.61 ns)

 <State 107>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_18', dnn/dnn.cpp:504) [459]  (7.61 ns)

 <State 108>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_19', dnn/dnn.cpp:504) [463]  (7.61 ns)

 <State 109>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_19', dnn/dnn.cpp:504) [463]  (7.61 ns)

 <State 110>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_19', dnn/dnn.cpp:504) [463]  (7.61 ns)

 <State 111>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_19', dnn/dnn.cpp:504) [463]  (7.61 ns)

 <State 112>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_19', dnn/dnn.cpp:504) [463]  (7.61 ns)

 <State 113>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_20', dnn/dnn.cpp:504) [467]  (7.61 ns)

 <State 114>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_20', dnn/dnn.cpp:504) [467]  (7.61 ns)

 <State 115>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_20', dnn/dnn.cpp:504) [467]  (7.61 ns)

 <State 116>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_20', dnn/dnn.cpp:504) [467]  (7.61 ns)

 <State 117>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_20', dnn/dnn.cpp:504) [467]  (7.61 ns)

 <State 118>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_21', dnn/dnn.cpp:504) [471]  (7.61 ns)

 <State 119>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_21', dnn/dnn.cpp:504) [471]  (7.61 ns)

 <State 120>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_21', dnn/dnn.cpp:504) [471]  (7.61 ns)

 <State 121>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_21', dnn/dnn.cpp:504) [471]  (7.61 ns)

 <State 122>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_21', dnn/dnn.cpp:504) [471]  (7.61 ns)

 <State 123>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_22', dnn/dnn.cpp:504) [475]  (7.61 ns)

 <State 124>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_22', dnn/dnn.cpp:504) [475]  (7.61 ns)

 <State 125>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_22', dnn/dnn.cpp:504) [475]  (7.61 ns)

 <State 126>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_22', dnn/dnn.cpp:504) [475]  (7.61 ns)

 <State 127>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_22', dnn/dnn.cpp:504) [475]  (7.61 ns)

 <State 128>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_23', dnn/dnn.cpp:504) [479]  (7.61 ns)

 <State 129>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_23', dnn/dnn.cpp:504) [479]  (7.61 ns)

 <State 130>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_23', dnn/dnn.cpp:504) [479]  (7.61 ns)

 <State 131>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_23', dnn/dnn.cpp:504) [479]  (7.61 ns)

 <State 132>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_23', dnn/dnn.cpp:504) [479]  (7.61 ns)

 <State 133>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_24', dnn/dnn.cpp:504) [483]  (7.61 ns)

 <State 134>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_24', dnn/dnn.cpp:504) [483]  (7.61 ns)

 <State 135>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_24', dnn/dnn.cpp:504) [483]  (7.61 ns)

 <State 136>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_24', dnn/dnn.cpp:504) [483]  (7.61 ns)

 <State 137>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_24', dnn/dnn.cpp:504) [483]  (7.61 ns)

 <State 138>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_25', dnn/dnn.cpp:504) [487]  (7.61 ns)

 <State 139>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_25', dnn/dnn.cpp:504) [487]  (7.61 ns)

 <State 140>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_25', dnn/dnn.cpp:504) [487]  (7.61 ns)

 <State 141>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_25', dnn/dnn.cpp:504) [487]  (7.61 ns)

 <State 142>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_25', dnn/dnn.cpp:504) [487]  (7.61 ns)

 <State 143>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_26', dnn/dnn.cpp:504) [491]  (7.61 ns)

 <State 144>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_26', dnn/dnn.cpp:504) [491]  (7.61 ns)

 <State 145>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_26', dnn/dnn.cpp:504) [491]  (7.61 ns)

 <State 146>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_26', dnn/dnn.cpp:504) [491]  (7.61 ns)

 <State 147>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_26', dnn/dnn.cpp:504) [491]  (7.61 ns)

 <State 148>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_27', dnn/dnn.cpp:504) [495]  (7.61 ns)

 <State 149>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_27', dnn/dnn.cpp:504) [495]  (7.61 ns)

 <State 150>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_27', dnn/dnn.cpp:504) [495]  (7.61 ns)

 <State 151>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_27', dnn/dnn.cpp:504) [495]  (7.61 ns)

 <State 152>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_27', dnn/dnn.cpp:504) [495]  (7.61 ns)

 <State 153>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_28', dnn/dnn.cpp:504) [499]  (7.61 ns)

 <State 154>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_28', dnn/dnn.cpp:504) [499]  (7.61 ns)

 <State 155>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_28', dnn/dnn.cpp:504) [499]  (7.61 ns)

 <State 156>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_28', dnn/dnn.cpp:504) [499]  (7.61 ns)

 <State 157>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_28', dnn/dnn.cpp:504) [499]  (7.61 ns)

 <State 158>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_29', dnn/dnn.cpp:504) [503]  (7.61 ns)

 <State 159>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_29', dnn/dnn.cpp:504) [503]  (7.61 ns)

 <State 160>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_29', dnn/dnn.cpp:504) [503]  (7.61 ns)

 <State 161>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_29', dnn/dnn.cpp:504) [503]  (7.61 ns)

 <State 162>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_29', dnn/dnn.cpp:504) [503]  (7.61 ns)

 <State 163>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_30', dnn/dnn.cpp:504) [507]  (7.61 ns)

 <State 164>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_30', dnn/dnn.cpp:504) [507]  (7.61 ns)

 <State 165>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_30', dnn/dnn.cpp:504) [507]  (7.61 ns)

 <State 166>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_30', dnn/dnn.cpp:504) [507]  (7.61 ns)

 <State 167>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_30', dnn/dnn.cpp:504) [507]  (7.61 ns)

 <State 168>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_31', dnn/dnn.cpp:504) [511]  (7.61 ns)

 <State 169>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_31', dnn/dnn.cpp:504) [511]  (7.61 ns)

 <State 170>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_31', dnn/dnn.cpp:504) [511]  (7.61 ns)

 <State 171>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_31', dnn/dnn.cpp:504) [511]  (7.61 ns)

 <State 172>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_31', dnn/dnn.cpp:504) [511]  (7.61 ns)

 <State 173>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_32', dnn/dnn.cpp:504) [515]  (7.61 ns)

 <State 174>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_32', dnn/dnn.cpp:504) [515]  (7.61 ns)

 <State 175>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_32', dnn/dnn.cpp:504) [515]  (7.61 ns)

 <State 176>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_32', dnn/dnn.cpp:504) [515]  (7.61 ns)

 <State 177>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_32', dnn/dnn.cpp:504) [515]  (7.61 ns)

 <State 178>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_33', dnn/dnn.cpp:504) [519]  (7.61 ns)

 <State 179>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_33', dnn/dnn.cpp:504) [519]  (7.61 ns)

 <State 180>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_33', dnn/dnn.cpp:504) [519]  (7.61 ns)

 <State 181>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_33', dnn/dnn.cpp:504) [519]  (7.61 ns)

 <State 182>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_33', dnn/dnn.cpp:504) [519]  (7.61 ns)

 <State 183>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_34', dnn/dnn.cpp:504) [523]  (7.61 ns)

 <State 184>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_34', dnn/dnn.cpp:504) [523]  (7.61 ns)

 <State 185>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_34', dnn/dnn.cpp:504) [523]  (7.61 ns)

 <State 186>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_34', dnn/dnn.cpp:504) [523]  (7.61 ns)

 <State 187>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_34', dnn/dnn.cpp:504) [523]  (7.61 ns)

 <State 188>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_35', dnn/dnn.cpp:504) [527]  (7.61 ns)

 <State 189>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_35', dnn/dnn.cpp:504) [527]  (7.61 ns)

 <State 190>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_35', dnn/dnn.cpp:504) [527]  (7.61 ns)

 <State 191>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_35', dnn/dnn.cpp:504) [527]  (7.61 ns)

 <State 192>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_35', dnn/dnn.cpp:504) [527]  (7.61 ns)

 <State 193>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_36', dnn/dnn.cpp:504) [531]  (7.61 ns)

 <State 194>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_36', dnn/dnn.cpp:504) [531]  (7.61 ns)

 <State 195>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_36', dnn/dnn.cpp:504) [531]  (7.61 ns)

 <State 196>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_36', dnn/dnn.cpp:504) [531]  (7.61 ns)

 <State 197>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_36', dnn/dnn.cpp:504) [531]  (7.61 ns)

 <State 198>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_37', dnn/dnn.cpp:504) [535]  (7.61 ns)

 <State 199>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_37', dnn/dnn.cpp:504) [535]  (7.61 ns)

 <State 200>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_37', dnn/dnn.cpp:504) [535]  (7.61 ns)

 <State 201>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_37', dnn/dnn.cpp:504) [535]  (7.61 ns)

 <State 202>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_37', dnn/dnn.cpp:504) [535]  (7.61 ns)

 <State 203>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_38', dnn/dnn.cpp:504) [539]  (7.61 ns)

 <State 204>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_38', dnn/dnn.cpp:504) [539]  (7.61 ns)

 <State 205>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_38', dnn/dnn.cpp:504) [539]  (7.61 ns)

 <State 206>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_38', dnn/dnn.cpp:504) [539]  (7.61 ns)

 <State 207>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_38', dnn/dnn.cpp:504) [539]  (7.61 ns)

 <State 208>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_39', dnn/dnn.cpp:504) [543]  (7.61 ns)

 <State 209>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_39', dnn/dnn.cpp:504) [543]  (7.61 ns)

 <State 210>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_39', dnn/dnn.cpp:504) [543]  (7.61 ns)

 <State 211>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_39', dnn/dnn.cpp:504) [543]  (7.61 ns)

 <State 212>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_39', dnn/dnn.cpp:504) [543]  (7.61 ns)

 <State 213>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_40', dnn/dnn.cpp:504) [547]  (7.61 ns)

 <State 214>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_40', dnn/dnn.cpp:504) [547]  (7.61 ns)

 <State 215>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_40', dnn/dnn.cpp:504) [547]  (7.61 ns)

 <State 216>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_40', dnn/dnn.cpp:504) [547]  (7.61 ns)

 <State 217>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_40', dnn/dnn.cpp:504) [547]  (7.61 ns)

 <State 218>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_41', dnn/dnn.cpp:504) [551]  (7.61 ns)

 <State 219>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_41', dnn/dnn.cpp:504) [551]  (7.61 ns)

 <State 220>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_41', dnn/dnn.cpp:504) [551]  (7.61 ns)

 <State 221>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_41', dnn/dnn.cpp:504) [551]  (7.61 ns)

 <State 222>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_41', dnn/dnn.cpp:504) [551]  (7.61 ns)

 <State 223>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_42', dnn/dnn.cpp:504) [555]  (7.61 ns)

 <State 224>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_42', dnn/dnn.cpp:504) [555]  (7.61 ns)

 <State 225>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_42', dnn/dnn.cpp:504) [555]  (7.61 ns)

 <State 226>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_42', dnn/dnn.cpp:504) [555]  (7.61 ns)

 <State 227>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_42', dnn/dnn.cpp:504) [555]  (7.61 ns)

 <State 228>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_43', dnn/dnn.cpp:504) [559]  (7.61 ns)

 <State 229>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_43', dnn/dnn.cpp:504) [559]  (7.61 ns)

 <State 230>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_43', dnn/dnn.cpp:504) [559]  (7.61 ns)

 <State 231>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_43', dnn/dnn.cpp:504) [559]  (7.61 ns)

 <State 232>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_43', dnn/dnn.cpp:504) [559]  (7.61 ns)

 <State 233>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_44', dnn/dnn.cpp:504) [563]  (7.61 ns)

 <State 234>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_44', dnn/dnn.cpp:504) [563]  (7.61 ns)

 <State 235>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_44', dnn/dnn.cpp:504) [563]  (7.61 ns)

 <State 236>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_44', dnn/dnn.cpp:504) [563]  (7.61 ns)

 <State 237>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_44', dnn/dnn.cpp:504) [563]  (7.61 ns)

 <State 238>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_45', dnn/dnn.cpp:504) [567]  (7.61 ns)

 <State 239>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_45', dnn/dnn.cpp:504) [567]  (7.61 ns)

 <State 240>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_45', dnn/dnn.cpp:504) [567]  (7.61 ns)

 <State 241>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_45', dnn/dnn.cpp:504) [567]  (7.61 ns)

 <State 242>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_45', dnn/dnn.cpp:504) [567]  (7.61 ns)

 <State 243>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_46', dnn/dnn.cpp:504) [571]  (7.61 ns)

 <State 244>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_46', dnn/dnn.cpp:504) [571]  (7.61 ns)

 <State 245>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_46', dnn/dnn.cpp:504) [571]  (7.61 ns)

 <State 246>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_46', dnn/dnn.cpp:504) [571]  (7.61 ns)

 <State 247>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_46', dnn/dnn.cpp:504) [571]  (7.61 ns)

 <State 248>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_47', dnn/dnn.cpp:504) [575]  (7.61 ns)

 <State 249>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_47', dnn/dnn.cpp:504) [575]  (7.61 ns)

 <State 250>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_47', dnn/dnn.cpp:504) [575]  (7.61 ns)

 <State 251>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_47', dnn/dnn.cpp:504) [575]  (7.61 ns)

 <State 252>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_47', dnn/dnn.cpp:504) [575]  (7.61 ns)

 <State 253>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_48', dnn/dnn.cpp:504) [579]  (7.61 ns)

 <State 254>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_48', dnn/dnn.cpp:504) [579]  (7.61 ns)

 <State 255>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_48', dnn/dnn.cpp:504) [579]  (7.61 ns)

 <State 256>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_48', dnn/dnn.cpp:504) [579]  (7.61 ns)

 <State 257>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_48', dnn/dnn.cpp:504) [579]  (7.61 ns)

 <State 258>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_49', dnn/dnn.cpp:504) [583]  (7.61 ns)

 <State 259>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_49', dnn/dnn.cpp:504) [583]  (7.61 ns)

 <State 260>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_49', dnn/dnn.cpp:504) [583]  (7.61 ns)

 <State 261>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_49', dnn/dnn.cpp:504) [583]  (7.61 ns)

 <State 262>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_49', dnn/dnn.cpp:504) [583]  (7.61 ns)

 <State 263>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_50', dnn/dnn.cpp:504) [587]  (7.61 ns)

 <State 264>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_50', dnn/dnn.cpp:504) [587]  (7.61 ns)

 <State 265>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_50', dnn/dnn.cpp:504) [587]  (7.61 ns)

 <State 266>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_50', dnn/dnn.cpp:504) [587]  (7.61 ns)

 <State 267>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_50', dnn/dnn.cpp:504) [587]  (7.61 ns)

 <State 268>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_51', dnn/dnn.cpp:504) [591]  (7.61 ns)

 <State 269>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_51', dnn/dnn.cpp:504) [591]  (7.61 ns)

 <State 270>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_51', dnn/dnn.cpp:504) [591]  (7.61 ns)

 <State 271>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_51', dnn/dnn.cpp:504) [591]  (7.61 ns)

 <State 272>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_51', dnn/dnn.cpp:504) [591]  (7.61 ns)

 <State 273>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_52', dnn/dnn.cpp:504) [595]  (7.61 ns)

 <State 274>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_52', dnn/dnn.cpp:504) [595]  (7.61 ns)

 <State 275>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_52', dnn/dnn.cpp:504) [595]  (7.61 ns)

 <State 276>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_52', dnn/dnn.cpp:504) [595]  (7.61 ns)

 <State 277>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_52', dnn/dnn.cpp:504) [595]  (7.61 ns)

 <State 278>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_53', dnn/dnn.cpp:504) [599]  (7.61 ns)

 <State 279>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_53', dnn/dnn.cpp:504) [599]  (7.61 ns)

 <State 280>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_53', dnn/dnn.cpp:504) [599]  (7.61 ns)

 <State 281>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_53', dnn/dnn.cpp:504) [599]  (7.61 ns)

 <State 282>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_53', dnn/dnn.cpp:504) [599]  (7.61 ns)

 <State 283>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_54', dnn/dnn.cpp:504) [603]  (7.61 ns)

 <State 284>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_54', dnn/dnn.cpp:504) [603]  (7.61 ns)

 <State 285>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_54', dnn/dnn.cpp:504) [603]  (7.61 ns)

 <State 286>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_54', dnn/dnn.cpp:504) [603]  (7.61 ns)

 <State 287>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_54', dnn/dnn.cpp:504) [603]  (7.61 ns)

 <State 288>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_55', dnn/dnn.cpp:504) [607]  (7.61 ns)

 <State 289>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_55', dnn/dnn.cpp:504) [607]  (7.61 ns)

 <State 290>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_55', dnn/dnn.cpp:504) [607]  (7.61 ns)

 <State 291>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_55', dnn/dnn.cpp:504) [607]  (7.61 ns)

 <State 292>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_55', dnn/dnn.cpp:504) [607]  (7.61 ns)

 <State 293>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_56', dnn/dnn.cpp:504) [611]  (7.61 ns)

 <State 294>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_56', dnn/dnn.cpp:504) [611]  (7.61 ns)

 <State 295>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_56', dnn/dnn.cpp:504) [611]  (7.61 ns)

 <State 296>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_56', dnn/dnn.cpp:504) [611]  (7.61 ns)

 <State 297>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_56', dnn/dnn.cpp:504) [611]  (7.61 ns)

 <State 298>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_57', dnn/dnn.cpp:504) [615]  (7.61 ns)

 <State 299>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_57', dnn/dnn.cpp:504) [615]  (7.61 ns)

 <State 300>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_57', dnn/dnn.cpp:504) [615]  (7.61 ns)

 <State 301>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_57', dnn/dnn.cpp:504) [615]  (7.61 ns)

 <State 302>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_57', dnn/dnn.cpp:504) [615]  (7.61 ns)

 <State 303>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_58', dnn/dnn.cpp:504) [619]  (7.61 ns)

 <State 304>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_58', dnn/dnn.cpp:504) [619]  (7.61 ns)

 <State 305>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_58', dnn/dnn.cpp:504) [619]  (7.61 ns)

 <State 306>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_58', dnn/dnn.cpp:504) [619]  (7.61 ns)

 <State 307>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_58', dnn/dnn.cpp:504) [619]  (7.61 ns)

 <State 308>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_59', dnn/dnn.cpp:504) [623]  (7.61 ns)

 <State 309>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_59', dnn/dnn.cpp:504) [623]  (7.61 ns)

 <State 310>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_59', dnn/dnn.cpp:504) [623]  (7.61 ns)

 <State 311>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_59', dnn/dnn.cpp:504) [623]  (7.61 ns)

 <State 312>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_59', dnn/dnn.cpp:504) [623]  (7.61 ns)

 <State 313>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_60', dnn/dnn.cpp:504) [627]  (7.61 ns)

 <State 314>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_60', dnn/dnn.cpp:504) [627]  (7.61 ns)

 <State 315>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_60', dnn/dnn.cpp:504) [627]  (7.61 ns)

 <State 316>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_60', dnn/dnn.cpp:504) [627]  (7.61 ns)

 <State 317>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_60', dnn/dnn.cpp:504) [627]  (7.61 ns)

 <State 318>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_61', dnn/dnn.cpp:504) [631]  (7.61 ns)

 <State 319>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_61', dnn/dnn.cpp:504) [631]  (7.61 ns)

 <State 320>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_61', dnn/dnn.cpp:504) [631]  (7.61 ns)

 <State 321>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_61', dnn/dnn.cpp:504) [631]  (7.61 ns)

 <State 322>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_61', dnn/dnn.cpp:504) [631]  (7.61 ns)

 <State 323>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_62', dnn/dnn.cpp:504) [635]  (7.61 ns)

 <State 324>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_62', dnn/dnn.cpp:504) [635]  (7.61 ns)

 <State 325>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_62', dnn/dnn.cpp:504) [635]  (7.61 ns)

 <State 326>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_62', dnn/dnn.cpp:504) [635]  (7.61 ns)

 <State 327>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_62', dnn/dnn.cpp:504) [635]  (7.61 ns)

 <State 328>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_63', dnn/dnn.cpp:504) [639]  (7.61 ns)

 <State 329>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_63', dnn/dnn.cpp:504) [639]  (7.61 ns)

 <State 330>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_63', dnn/dnn.cpp:504) [639]  (7.61 ns)

 <State 331>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_63', dnn/dnn.cpp:504) [639]  (7.61 ns)

 <State 332>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_63', dnn/dnn.cpp:504) [639]  (7.61 ns)

 <State 333>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_64', dnn/dnn.cpp:504) [643]  (7.61 ns)

 <State 334>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_64', dnn/dnn.cpp:504) [643]  (7.61 ns)

 <State 335>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_64', dnn/dnn.cpp:504) [643]  (7.61 ns)

 <State 336>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_64', dnn/dnn.cpp:504) [643]  (7.61 ns)

 <State 337>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_64', dnn/dnn.cpp:504) [643]  (7.61 ns)

 <State 338>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_65', dnn/dnn.cpp:504) [647]  (7.61 ns)

 <State 339>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_65', dnn/dnn.cpp:504) [647]  (7.61 ns)

 <State 340>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_65', dnn/dnn.cpp:504) [647]  (7.61 ns)

 <State 341>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_65', dnn/dnn.cpp:504) [647]  (7.61 ns)

 <State 342>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_65', dnn/dnn.cpp:504) [647]  (7.61 ns)

 <State 343>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_66', dnn/dnn.cpp:504) [651]  (7.61 ns)

 <State 344>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_66', dnn/dnn.cpp:504) [651]  (7.61 ns)

 <State 345>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_66', dnn/dnn.cpp:504) [651]  (7.61 ns)

 <State 346>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_66', dnn/dnn.cpp:504) [651]  (7.61 ns)

 <State 347>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_66', dnn/dnn.cpp:504) [651]  (7.61 ns)

 <State 348>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_67', dnn/dnn.cpp:504) [655]  (7.61 ns)

 <State 349>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_67', dnn/dnn.cpp:504) [655]  (7.61 ns)

 <State 350>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_67', dnn/dnn.cpp:504) [655]  (7.61 ns)

 <State 351>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_67', dnn/dnn.cpp:504) [655]  (7.61 ns)

 <State 352>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_67', dnn/dnn.cpp:504) [655]  (7.61 ns)

 <State 353>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_68', dnn/dnn.cpp:504) [659]  (7.61 ns)

 <State 354>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_68', dnn/dnn.cpp:504) [659]  (7.61 ns)

 <State 355>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_68', dnn/dnn.cpp:504) [659]  (7.61 ns)

 <State 356>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_68', dnn/dnn.cpp:504) [659]  (7.61 ns)

 <State 357>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_68', dnn/dnn.cpp:504) [659]  (7.61 ns)

 <State 358>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_69', dnn/dnn.cpp:504) [663]  (7.61 ns)

 <State 359>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_69', dnn/dnn.cpp:504) [663]  (7.61 ns)

 <State 360>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_69', dnn/dnn.cpp:504) [663]  (7.61 ns)

 <State 361>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_69', dnn/dnn.cpp:504) [663]  (7.61 ns)

 <State 362>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_69', dnn/dnn.cpp:504) [663]  (7.61 ns)

 <State 363>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_70', dnn/dnn.cpp:504) [667]  (7.61 ns)

 <State 364>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_70', dnn/dnn.cpp:504) [667]  (7.61 ns)

 <State 365>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_70', dnn/dnn.cpp:504) [667]  (7.61 ns)

 <State 366>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_70', dnn/dnn.cpp:504) [667]  (7.61 ns)

 <State 367>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_70', dnn/dnn.cpp:504) [667]  (7.61 ns)

 <State 368>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_71', dnn/dnn.cpp:504) [671]  (7.61 ns)

 <State 369>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_71', dnn/dnn.cpp:504) [671]  (7.61 ns)

 <State 370>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_71', dnn/dnn.cpp:504) [671]  (7.61 ns)

 <State 371>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_71', dnn/dnn.cpp:504) [671]  (7.61 ns)

 <State 372>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_71', dnn/dnn.cpp:504) [671]  (7.61 ns)

 <State 373>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_72', dnn/dnn.cpp:504) [675]  (7.61 ns)

 <State 374>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_72', dnn/dnn.cpp:504) [675]  (7.61 ns)

 <State 375>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_72', dnn/dnn.cpp:504) [675]  (7.61 ns)

 <State 376>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_72', dnn/dnn.cpp:504) [675]  (7.61 ns)

 <State 377>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_72', dnn/dnn.cpp:504) [675]  (7.61 ns)

 <State 378>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_73', dnn/dnn.cpp:504) [679]  (7.61 ns)

 <State 379>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_73', dnn/dnn.cpp:504) [679]  (7.61 ns)

 <State 380>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_73', dnn/dnn.cpp:504) [679]  (7.61 ns)

 <State 381>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_73', dnn/dnn.cpp:504) [679]  (7.61 ns)

 <State 382>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_73', dnn/dnn.cpp:504) [679]  (7.61 ns)

 <State 383>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_74', dnn/dnn.cpp:504) [683]  (7.61 ns)

 <State 384>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_74', dnn/dnn.cpp:504) [683]  (7.61 ns)

 <State 385>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_74', dnn/dnn.cpp:504) [683]  (7.61 ns)

 <State 386>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_74', dnn/dnn.cpp:504) [683]  (7.61 ns)

 <State 387>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_74', dnn/dnn.cpp:504) [683]  (7.61 ns)

 <State 388>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_75', dnn/dnn.cpp:504) [687]  (7.61 ns)

 <State 389>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_75', dnn/dnn.cpp:504) [687]  (7.61 ns)

 <State 390>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_75', dnn/dnn.cpp:504) [687]  (7.61 ns)

 <State 391>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_75', dnn/dnn.cpp:504) [687]  (7.61 ns)

 <State 392>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_75', dnn/dnn.cpp:504) [687]  (7.61 ns)

 <State 393>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_76', dnn/dnn.cpp:504) [691]  (7.61 ns)

 <State 394>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_76', dnn/dnn.cpp:504) [691]  (7.61 ns)

 <State 395>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_76', dnn/dnn.cpp:504) [691]  (7.61 ns)

 <State 396>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_76', dnn/dnn.cpp:504) [691]  (7.61 ns)

 <State 397>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_76', dnn/dnn.cpp:504) [691]  (7.61 ns)

 <State 398>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_77', dnn/dnn.cpp:504) [695]  (7.61 ns)

 <State 399>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_77', dnn/dnn.cpp:504) [695]  (7.61 ns)

 <State 400>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_77', dnn/dnn.cpp:504) [695]  (7.61 ns)

 <State 401>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_77', dnn/dnn.cpp:504) [695]  (7.61 ns)

 <State 402>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_77', dnn/dnn.cpp:504) [695]  (7.61 ns)

 <State 403>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_78', dnn/dnn.cpp:504) [699]  (7.61 ns)

 <State 404>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_78', dnn/dnn.cpp:504) [699]  (7.61 ns)

 <State 405>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_78', dnn/dnn.cpp:504) [699]  (7.61 ns)

 <State 406>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_78', dnn/dnn.cpp:504) [699]  (7.61 ns)

 <State 407>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_78', dnn/dnn.cpp:504) [699]  (7.61 ns)

 <State 408>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_79', dnn/dnn.cpp:504) [703]  (7.61 ns)

 <State 409>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_79', dnn/dnn.cpp:504) [703]  (7.61 ns)

 <State 410>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_79', dnn/dnn.cpp:504) [703]  (7.61 ns)

 <State 411>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_79', dnn/dnn.cpp:504) [703]  (7.61 ns)

 <State 412>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_79', dnn/dnn.cpp:504) [703]  (7.61 ns)

 <State 413>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_80', dnn/dnn.cpp:504) [707]  (7.61 ns)

 <State 414>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_80', dnn/dnn.cpp:504) [707]  (7.61 ns)

 <State 415>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_80', dnn/dnn.cpp:504) [707]  (7.61 ns)

 <State 416>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_80', dnn/dnn.cpp:504) [707]  (7.61 ns)

 <State 417>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_80', dnn/dnn.cpp:504) [707]  (7.61 ns)

 <State 418>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_81', dnn/dnn.cpp:504) [711]  (7.61 ns)

 <State 419>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_81', dnn/dnn.cpp:504) [711]  (7.61 ns)

 <State 420>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_81', dnn/dnn.cpp:504) [711]  (7.61 ns)

 <State 421>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_81', dnn/dnn.cpp:504) [711]  (7.61 ns)

 <State 422>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_81', dnn/dnn.cpp:504) [711]  (7.61 ns)

 <State 423>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_82', dnn/dnn.cpp:504) [715]  (7.61 ns)

 <State 424>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_82', dnn/dnn.cpp:504) [715]  (7.61 ns)

 <State 425>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_82', dnn/dnn.cpp:504) [715]  (7.61 ns)

 <State 426>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_82', dnn/dnn.cpp:504) [715]  (7.61 ns)

 <State 427>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_82', dnn/dnn.cpp:504) [715]  (7.61 ns)

 <State 428>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_83', dnn/dnn.cpp:504) [719]  (7.61 ns)

 <State 429>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_83', dnn/dnn.cpp:504) [719]  (7.61 ns)

 <State 430>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_83', dnn/dnn.cpp:504) [719]  (7.61 ns)

 <State 431>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_83', dnn/dnn.cpp:504) [719]  (7.61 ns)

 <State 432>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_83', dnn/dnn.cpp:504) [719]  (7.61 ns)

 <State 433>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_84', dnn/dnn.cpp:504) [723]  (7.61 ns)

 <State 434>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_84', dnn/dnn.cpp:504) [723]  (7.61 ns)

 <State 435>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_84', dnn/dnn.cpp:504) [723]  (7.61 ns)

 <State 436>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_84', dnn/dnn.cpp:504) [723]  (7.61 ns)

 <State 437>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_84', dnn/dnn.cpp:504) [723]  (7.61 ns)

 <State 438>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_85', dnn/dnn.cpp:504) [727]  (7.61 ns)

 <State 439>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_85', dnn/dnn.cpp:504) [727]  (7.61 ns)

 <State 440>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_85', dnn/dnn.cpp:504) [727]  (7.61 ns)

 <State 441>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_85', dnn/dnn.cpp:504) [727]  (7.61 ns)

 <State 442>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_85', dnn/dnn.cpp:504) [727]  (7.61 ns)

 <State 443>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_86', dnn/dnn.cpp:504) [731]  (7.61 ns)

 <State 444>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_86', dnn/dnn.cpp:504) [731]  (7.61 ns)

 <State 445>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_86', dnn/dnn.cpp:504) [731]  (7.61 ns)

 <State 446>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_86', dnn/dnn.cpp:504) [731]  (7.61 ns)

 <State 447>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_86', dnn/dnn.cpp:504) [731]  (7.61 ns)

 <State 448>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_87', dnn/dnn.cpp:504) [735]  (7.61 ns)

 <State 449>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_87', dnn/dnn.cpp:504) [735]  (7.61 ns)

 <State 450>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_87', dnn/dnn.cpp:504) [735]  (7.61 ns)

 <State 451>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_87', dnn/dnn.cpp:504) [735]  (7.61 ns)

 <State 452>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_87', dnn/dnn.cpp:504) [735]  (7.61 ns)

 <State 453>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_88', dnn/dnn.cpp:504) [739]  (7.61 ns)

 <State 454>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_88', dnn/dnn.cpp:504) [739]  (7.61 ns)

 <State 455>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_88', dnn/dnn.cpp:504) [739]  (7.61 ns)

 <State 456>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_88', dnn/dnn.cpp:504) [739]  (7.61 ns)

 <State 457>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_88', dnn/dnn.cpp:504) [739]  (7.61 ns)

 <State 458>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_89', dnn/dnn.cpp:504) [743]  (7.61 ns)

 <State 459>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_89', dnn/dnn.cpp:504) [743]  (7.61 ns)

 <State 460>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_89', dnn/dnn.cpp:504) [743]  (7.61 ns)

 <State 461>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_89', dnn/dnn.cpp:504) [743]  (7.61 ns)

 <State 462>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_89', dnn/dnn.cpp:504) [743]  (7.61 ns)

 <State 463>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_90', dnn/dnn.cpp:504) [747]  (7.61 ns)

 <State 464>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_90', dnn/dnn.cpp:504) [747]  (7.61 ns)

 <State 465>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_90', dnn/dnn.cpp:504) [747]  (7.61 ns)

 <State 466>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_90', dnn/dnn.cpp:504) [747]  (7.61 ns)

 <State 467>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_90', dnn/dnn.cpp:504) [747]  (7.61 ns)

 <State 468>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_91', dnn/dnn.cpp:504) [751]  (7.61 ns)

 <State 469>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_91', dnn/dnn.cpp:504) [751]  (7.61 ns)

 <State 470>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_91', dnn/dnn.cpp:504) [751]  (7.61 ns)

 <State 471>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_91', dnn/dnn.cpp:504) [751]  (7.61 ns)

 <State 472>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_91', dnn/dnn.cpp:504) [751]  (7.61 ns)

 <State 473>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_92', dnn/dnn.cpp:504) [755]  (7.61 ns)

 <State 474>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_92', dnn/dnn.cpp:504) [755]  (7.61 ns)

 <State 475>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_92', dnn/dnn.cpp:504) [755]  (7.61 ns)

 <State 476>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_92', dnn/dnn.cpp:504) [755]  (7.61 ns)

 <State 477>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_92', dnn/dnn.cpp:504) [755]  (7.61 ns)

 <State 478>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_93', dnn/dnn.cpp:504) [759]  (7.61 ns)

 <State 479>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_93', dnn/dnn.cpp:504) [759]  (7.61 ns)

 <State 480>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_93', dnn/dnn.cpp:504) [759]  (7.61 ns)

 <State 481>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_93', dnn/dnn.cpp:504) [759]  (7.61 ns)

 <State 482>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_93', dnn/dnn.cpp:504) [759]  (7.61 ns)

 <State 483>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_94', dnn/dnn.cpp:504) [763]  (7.61 ns)

 <State 484>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_94', dnn/dnn.cpp:504) [763]  (7.61 ns)

 <State 485>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_94', dnn/dnn.cpp:504) [763]  (7.61 ns)

 <State 486>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_94', dnn/dnn.cpp:504) [763]  (7.61 ns)

 <State 487>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_94', dnn/dnn.cpp:504) [763]  (7.61 ns)

 <State 488>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_95', dnn/dnn.cpp:504) [767]  (7.61 ns)

 <State 489>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_95', dnn/dnn.cpp:504) [767]  (7.61 ns)

 <State 490>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_95', dnn/dnn.cpp:504) [767]  (7.61 ns)

 <State 491>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_95', dnn/dnn.cpp:504) [767]  (7.61 ns)

 <State 492>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_95', dnn/dnn.cpp:504) [767]  (7.61 ns)

 <State 493>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_96', dnn/dnn.cpp:504) [771]  (7.61 ns)

 <State 494>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_96', dnn/dnn.cpp:504) [771]  (7.61 ns)

 <State 495>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_96', dnn/dnn.cpp:504) [771]  (7.61 ns)

 <State 496>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_96', dnn/dnn.cpp:504) [771]  (7.61 ns)

 <State 497>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_96', dnn/dnn.cpp:504) [771]  (7.61 ns)

 <State 498>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_97', dnn/dnn.cpp:504) [775]  (7.61 ns)

 <State 499>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_97', dnn/dnn.cpp:504) [775]  (7.61 ns)

 <State 500>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_97', dnn/dnn.cpp:504) [775]  (7.61 ns)

 <State 501>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_97', dnn/dnn.cpp:504) [775]  (7.61 ns)

 <State 502>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_97', dnn/dnn.cpp:504) [775]  (7.61 ns)

 <State 503>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_98', dnn/dnn.cpp:504) [779]  (7.61 ns)

 <State 504>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_98', dnn/dnn.cpp:504) [779]  (7.61 ns)

 <State 505>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_98', dnn/dnn.cpp:504) [779]  (7.61 ns)

 <State 506>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_98', dnn/dnn.cpp:504) [779]  (7.61 ns)

 <State 507>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_98', dnn/dnn.cpp:504) [779]  (7.61 ns)

 <State 508>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_99', dnn/dnn.cpp:504) [783]  (7.61 ns)

 <State 509>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_99', dnn/dnn.cpp:504) [783]  (7.61 ns)

 <State 510>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_99', dnn/dnn.cpp:504) [783]  (7.61 ns)

 <State 511>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_99', dnn/dnn.cpp:504) [783]  (7.61 ns)

 <State 512>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_99', dnn/dnn.cpp:504) [783]  (7.61 ns)

 <State 513>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_100', dnn/dnn.cpp:504) [787]  (7.61 ns)

 <State 514>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_100', dnn/dnn.cpp:504) [787]  (7.61 ns)

 <State 515>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_100', dnn/dnn.cpp:504) [787]  (7.61 ns)

 <State 516>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_100', dnn/dnn.cpp:504) [787]  (7.61 ns)

 <State 517>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_100', dnn/dnn.cpp:504) [787]  (7.61 ns)

 <State 518>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_101', dnn/dnn.cpp:504) [791]  (7.61 ns)

 <State 519>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_101', dnn/dnn.cpp:504) [791]  (7.61 ns)

 <State 520>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_101', dnn/dnn.cpp:504) [791]  (7.61 ns)

 <State 521>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_101', dnn/dnn.cpp:504) [791]  (7.61 ns)

 <State 522>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('before_relu_2_101', dnn/dnn.cpp:504) [791]  (7.61 ns)

 <State 523>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('x', dnn/dnn.cpp:504) [795]  (7.61 ns)

 <State 524>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('x', dnn/dnn.cpp:504) [795]  (7.61 ns)

 <State 525>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('x', dnn/dnn.cpp:504) [795]  (7.61 ns)

 <State 526>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('x', dnn/dnn.cpp:504) [795]  (7.61 ns)

 <State 527>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('x', dnn/dnn.cpp:504) [795]  (7.61 ns)

 <State 528>: 5.19ns
The critical path consists of the following:
	'hcmp' operation ('tmp_i', dnn/dnn.cpp:104->dnn/dnn.cpp:506) [796]  (5.19 ns)

 <State 529>: 6.8ns
The critical path consists of the following:
	'hcmp' operation ('tmp_i', dnn/dnn.cpp:104->dnn/dnn.cpp:506) [796]  (5.19 ns)
	'select' operation ('x', dnn/dnn.cpp:104->dnn/dnn.cpp:506) [797]  (0.805 ns)
	'select' operation ('select_ln506_50', dnn/dnn.cpp:506) [804]  (0.805 ns)

 <State 530>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
