// Seed: 1400529353
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri id_3,
    input wire id_4,
    output tri1 id_5,
    output tri id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    input wor id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14
);
  uwire id_16 = 1;
  assign id_0 = id_8;
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
  assign id_10 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    inout  tri1  id_2
);
  wire id_4;
  wire id_5, id_6, id_7;
  module_0(
      id_1, id_2, id_1, id_2, id_2, id_2, id_1, id_1, id_2, id_2, id_2, id_2, id_2, id_0, id_1
  );
  supply1 id_8 = 1'b0;
endmodule
