
*** Running vivado
    with args -log Cortex_A9_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Cortex_A9_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Cortex_A9_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0.dcp' for cell 'Cortex_A9_i/btns_5bits'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_led_ip_0_0/Cortex_A9_led_ip_0_0.dcp' for cell 'Cortex_A9_i/led_ip'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_processing_system7_0_0/Cortex_A9_processing_system7_0_0.dcp' for cell 'Cortex_A9_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0.dcp' for cell 'Cortex_A9_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1.dcp' for cell 'Cortex_A9_i/sws_8bits'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_xbar_0/Cortex_A9_xbar_0.dcp' for cell 'Cortex_A9_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_auto_pc_0/Cortex_A9_auto_pc_0.dcp' for cell 'Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/btns_5bits/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_3/Cortex_A9_axi_gpio_0_0.edf:6204]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/btns_5bits/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_3/Cortex_A9_axi_gpio_0_0.edf:6211]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/btns_5bits/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_3/Cortex_A9_axi_gpio_0_0.edf:6218]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/btns_5bits/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_3/Cortex_A9_axi_gpio_0_0.edf:6225]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/btns_5bits/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_3/Cortex_A9_axi_gpio_0_0.edf:6232]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5151]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5158]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5165]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5172]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5179]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5193]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'Cortex_A9_i/sws_8bits/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/.Xil/Vivado-1584-chris/dcp_5/Cortex_A9_axi_gpio_0_1.edf:5200]
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_processing_system7_0_0/Cortex_A9_processing_system7_0_0.xdc] for cell 'Cortex_A9_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_processing_system7_0_0/Cortex_A9_processing_system7_0_0.xdc] for cell 'Cortex_A9_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0_board.xdc] for cell 'Cortex_A9_i/btns_5bits/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0_board.xdc] for cell 'Cortex_A9_i/btns_5bits/U0'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0.xdc] for cell 'Cortex_A9_i/btns_5bits/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0.xdc] for cell 'Cortex_A9_i/btns_5bits/U0'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0_board.xdc] for cell 'Cortex_A9_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0_board.xdc] for cell 'Cortex_A9_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0.xdc] for cell 'Cortex_A9_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0.xdc] for cell 'Cortex_A9_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1_board.xdc] for cell 'Cortex_A9_i/sws_8bits/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1_board.xdc] for cell 'Cortex_A9_i/sws_8bits/U0'
Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1.xdc] for cell 'Cortex_A9_i/sws_8bits/U0'
Finished Parsing XDC File [c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1.xdc] for cell 'Cortex_A9_i/sws_8bits/U0'
Parsing XDC File [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/constrs_1/new/constraints_led.xdc]
Finished Parsing XDC File [C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/constrs_1/new/constraints_led.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_processing_system7_0_0/Cortex_A9_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_0/Cortex_A9_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_rst_ps7_0_100M_0/Cortex_A9_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_axi_gpio_0_1/Cortex_A9_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_xbar_0/Cortex_A9_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.srcs/sources_1/bd/Cortex_A9/ip/Cortex_A9_auto_pc_0/Cortex_A9_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 98 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 549.965 ; gain = 303.551
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file Cortex_A9_processing_system7_0_0.hwdef does not exist for instance Cortex_A9_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 558.762 ; gain = 8.797
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1b57ef86c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155bc0657

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 992.844 ; gain = 0.004

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 51 cells.
Phase 2 Constant propagation | Checksum: 19a2f0ea4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 992.844 ; gain = 0.004

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 354 unconnected nets.
INFO: [Opt 31-11] Eliminated 200 unconnected cells.
Phase 3 Sweep | Checksum: 10902827f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 992.844 ; gain = 0.004

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: e90cd992

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 992.844 ; gain = 0.004

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 992.844 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e90cd992

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 992.844 ; gain = 0.004

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e90cd992

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 992.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 992.844 ; gain = 442.879
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.358 . Memory (MB): peak = 992.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 992.844 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 992.844 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 171faeec9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: e4362c85

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e4362c85

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.645 ; gain = 27.801
Phase 1 Placer Initialization | Checksum: e4362c85

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10fcb9180

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10fcb9180

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 110ea4f3a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 131d9cace

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 131d9cace

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1c78bd4be

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 14480c969

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: a75e684b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c072db45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: c072db45

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: bad90a9c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.645 ; gain = 27.801
Phase 3 Detail Placement | Checksum: bad90a9c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1020.645 ; gain = 27.801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.800. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b8877f5f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734
Phase 4.1 Post Commit Optimization | Checksum: 1b8877f5f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8877f5f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b8877f5f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 190ca72ee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 190ca72ee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734
Ending Placer Task | Checksum: 18b7eb48c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1030.578 ; gain = 37.734
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 13 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1030.578 ; gain = 37.734
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1030.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1033.168 ; gain = 2.590
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1033.168 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1033.168 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e0618327 ConstDB: 0 ShapeSum: ab1d3165 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1034e015a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1179.211 ; gain = 144.617

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1034e015a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:37 . Memory (MB): peak = 1179.211 ; gain = 144.617

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1034e015a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1182.844 ; gain = 148.250

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1034e015a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 1182.844 ; gain = 148.250
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17560a545

Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.789 | TNS=-43.919| WHS=-0.202 | THS=-56.644|

Phase 2 Router Initialization | Checksum: 1d7ef93a9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c7d617f1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f69cb273

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.837 | TNS=-44.874| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: eb919152

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 14af45c11

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1204.363 ; gain = 169.770
Phase 4.1.2 GlobIterForTiming | Checksum: 1b3cba862

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1204.363 ; gain = 169.770
Phase 4.1 Global Iteration 0 | Checksum: 1b3cba862

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: eba09d74

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.959 | TNS=-47.876| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d0fa1f95

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770
Phase 4 Rip-up And Reroute | Checksum: 1d0fa1f95

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1241b11ea

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.722 | TNS=-41.152| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14ceb43a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ceb43a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770
Phase 5 Delay and Skew Optimization | Checksum: 14ceb43a2

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: db8a8f74

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.715 | TNS=-40.942| WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1394c876a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770
Phase 6 Post Hold Fix | Checksum: 1394c876a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.309413 %
  Global Horizontal Routing Utilization  = 0.436444 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
Phase 7 Route finalize | Checksum: 19b6f0d66

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b6f0d66

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a76fc2f2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.715 | TNS=-40.942| WHS=0.005  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a76fc2f2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:50 ; elapsed = 00:00:43 . Memory (MB): peak = 1204.363 ; gain = 169.770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 1204.363 ; gain = 171.195
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.843 . Memory (MB): peak = 1204.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/Cortex_A9_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file Cortex_A9_wrapper_power_routed.rpt -pb Cortex_A9_wrapper_power_summary_routed.pb -rpx Cortex_A9_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile Cortex_A9_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0 input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0 input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1 input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1 input Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in output Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0 output Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1 output Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in multiplier stage Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0 multiplier stage Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC 23-20] Rule violation (DPOP-2) MREG Output pipelining - DSP Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1 multiplier stage Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_1_in__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Cortex_A9_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/konto/Downloads/Embedded_Systems_lab4_HW_SW_ACCELERATION-master/HWacceleration.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 09 15:10:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx2/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1574.492 ; gain = 355.492
INFO: [Common 17-206] Exiting Vivado at Tue May 09 15:10:42 2017...
