// Seed: 2020822165
module module_0 ();
  wor id_2;
  always id_1 <= id_1;
  supply0 id_3 = id_1 & id_2, id_4;
  wire id_5;
  wire id_6, id_7, id_8;
  assign id_2 = 1;
  wire id_9;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output logic id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    output uwire id_14,
    output wor id_15,
    input tri id_16,
    output tri id_17,
    input tri0 id_18,
    output tri0 id_19,
    input supply1 id_20,
    input tri0 id_21
);
  module_0 modCall_1 ();
  initial id_9 <= 1;
endmodule
