--------------------------------------------------------------------------------
Release 11.4 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.66 2009-11-16, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" 10 ns; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.439ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk" PERIOD =         
3.6364 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk" PERIOD =         
3.6364 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/dcm_clk" derived from  NET 
"chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk" PERIOD =        
3.6364 ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  

 147779 paths analyzed, 92778 endpoints analyzed, 40 failing endpoints
 40 timing errors detected. (40 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.461ns.
--------------------------------------------------------------------------------
Slack:                  -1.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.596 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X41Y4.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)
    SLICE_X41Y4.CLK      Tcinck                0.120   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (1.347ns logic, 3.952ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.285ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.596 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X41Y4.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)
    SLICE_X41Y4.CLK      Tcinck                0.106   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (1.333ns logic, 3.952ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.254ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.CLK      Tcinck                0.179   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.254ns (1.302ns logic, 3.952ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.127ns (0.596 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
    SLICE_X41Y4.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(11)
    SLICE_X41Y4.CLK      Tcinck                0.051   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (1.278ns logic, 3.952ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.CLK      Tcinck                0.120   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (1.243ns logic, 3.952ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.CLK      Tcinck                0.106   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (1.229ns logic, 3.952ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.603 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.CLK      Tcinck                0.179   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (1.198ns logic, 3.952ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.123ns (0.600 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.COUT     Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
    SLICE_X41Y3.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(7)
    SLICE_X41Y3.CLK      Tcinck                0.051   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.126ns (1.174ns logic, 3.952ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.091ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.603 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.CLK      Tcinck                0.120   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.091ns (1.139ns logic, 3.952ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.603 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.CLK      Tcinck                0.106   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (1.125ns logic, 3.952ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      5.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.603 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.COUT     Taxcy                 0.475   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
    SLICE_X41Y2.CIN      net (fanout=1)        0.000   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple(3)
    SLICE_X41Y2.CLK      Tcinck                0.051   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(7)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (1.070ns logic, 3.952ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.979ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.606 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.CLK      Tdick                 0.483   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (1.027ns logic, 3.952ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.606 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.CLK      Tdick                 0.430   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.926ns (0.974ns logic, 3.952ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.606 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.CLK      Tdick                 0.314   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (0.858ns logic, 3.952ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.733ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (0.606 - 0.723)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.CQ       Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_14
    SLICE_X65Y1.A5       net (fanout=17)       2.204   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(14)
    SLICE_X65Y1.A        Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_srl_a<1>
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0
    SLICE_X41Y1.AX       net (fanout=1)        1.748   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/inv_o(11)
    SLICE_X41Y1.CLK      Tdick                 0.237   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q(3)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/opt_has_pipe.first_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.781ns logic, 3.952ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (1.588 - 1.561)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y52.AQ      Tcko                  0.450   chan_550_packet_startDAC_user_data_out<0>
                                                       chan_550_packet_startDAC/chan_550_packet_startDAC/user_data_out_reg_0
    SLICE_X14Y80.AX      net (fanout=7)        3.680   chan_550_packet_startDAC_user_data_out<0>
    SLICE_X14Y80.CLK     Tdick                -0.012   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0_q_net
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/dac_mkid_b1af3d66a9/pipeline10_941e97baa7/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (0.438ns logic, 3.680ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.677ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEAL0      net (fanout=104)      2.582   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.677ns (1.095ns logic, 2.582ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.677ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEAL1      net (fanout=104)      2.582   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.677ns (1.095ns logic, 2.582ns route)
                                                          (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.708ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEAL3      net (fanout=104)      2.613   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.708ns (1.095ns logic, 2.613ns route)
                                                         (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.705ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEAL2      net (fanout=104)      2.610   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.705ns (1.095ns logic, 2.610ns route)
                                                         (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEAL2      net (fanout=104)      2.480   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.575ns (1.095ns logic, 2.480ns route)
                                                          (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.575ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEAL3      net (fanout=104)      2.480   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.575ns (1.095ns logic, 2.480ns route)
                                                          (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.544ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEBL1      net (fanout=104)      2.449   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.544ns (1.095ns logic, 2.449ns route)
                                                          (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEBL0      net (fanout=104)      2.542   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.637ns (1.095ns logic, 2.542ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEBL3      net (fanout=104)      2.542   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.637ns (1.095ns logic, 2.542ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEBL2      net (fanout=104)      2.542   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.637ns (1.095ns logic, 2.542ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEBL1      net (fanout=104)      2.542   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.637ns (1.095ns logic, 2.542ns route)
                                                         (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.631ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEAL1      net (fanout=104)      2.536   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.631ns (1.095ns logic, 2.536ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.631ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (1.443 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X28Y60.AQ        Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y9.WEAL0      net (fanout=104)      2.536   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y9.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                         chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram5/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.631ns (1.095ns logic, 2.536ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEBL2      net (fanout=104)      2.437   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.532ns (1.095ns logic, 2.437ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEBL0      net (fanout=104)      2.437   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.532ns (1.095ns logic, 2.437ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.532ns (Levels of Logic = 0)
  Clock Path Skew:      -0.227ns (1.347 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y14.WEBL3      net (fanout=104)      2.437   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y14.CLKBWRCLKL Trcck_WEB             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram6/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.532ns (1.095ns logic, 2.437ns route)
                                                          (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.482ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.361 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y13.WEAL1      net (fanout=104)      2.387   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y13.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.482ns (1.095ns logic, 2.387ns route)
                                                          (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.482ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.361 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y13.WEAL0      net (fanout=104)      2.387   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y13.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram13/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.482ns (1.095ns logic, 2.387ns route)
                                                          (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.442ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (1.669 - 1.896)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y122.BQ     Tcko                  0.450   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3_op_net(15)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/comp21.core_instance21/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_14
    SLICE_X9Y120.A3      net (fanout=2)        0.777   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3_op_net(13)
    SLICE_X9Y120.A       Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay18_q_net(11)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce16
    SLICE_X11Y118.D4     net (fanout=1)        0.662   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce16
    SLICE_X11Y118.D      Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pfb_b1f2edeccc/fft1_a81ce58418/fft_biplex0_7c27351372/biplex_core_aea5ad94fc/fft_stage_3_60d9d1686f/butterfly_direct_a2ec26ea16/twiddle_general_4mult_cd81fa78ec/addsub1/op_mem_91_20_1_17
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce57
    SLICE_X14Y103.DI     net (fanout=6)        1.030   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/pulse_ext_bc7db767a4/counter3/core_ce
    SLICE_X14Y103.CLK    Tds                   0.335   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/op_mem_20_24(2)
                                                       chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/accumulator_a553555008/delay3/Mshreg_op_mem_20_24_2
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (0.973ns logic, 2.469ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (1.431 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y10.WEAL2      net (fanout=104)      2.419   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y10.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.514ns (1.095ns logic, 2.419ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.507ns (Levels of Logic = 0)
  Clock Path Skew:      -0.143ns (1.431 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y10.WEAL3      net (fanout=104)      2.412   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y10.CLKARDCLKL Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.507ns (1.095ns logic, 2.412ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.514ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (1.442 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y10.WEAU3      net (fanout=104)      2.419   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y10.CLKARDCLKU Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.514ns (1.095ns logic, 2.419ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP (RAM)
  Requirement:          3.636ns
  Data Path Delay:      3.500ns (Levels of Logic = 0)
  Clock Path Skew:      -0.132ns (1.442 - 1.574)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y60.AQ         Tcko                  0.471   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/delay8_q_net(73)
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    RAMB36_X5Y10.WEAU2      net (fanout=104)      2.405   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay30_q_net
    RAMB36_X5Y10.CLKARDCLKU Trcck_WEA             0.624   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram3/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
                                                          chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/single_port_ram4/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.WIDE_PRIM18.SP
    ----------------------------------------------------  ---------------------------
    Total                                         3.500ns (1.095ns logic, 2.405ns route)
                                                          (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.199ns (0.926 - 0.727)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.BQ      Tcko                  0.450   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    SLICE_X36Y36.A2      net (fanout=67)       1.263   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    SLICE_X36Y36.AMUX    Tilo                  0.237   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<101>
                                                       async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM17_RAMA
    SLICE_X1Y36.AX       net (fanout=1)        1.867   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<96>
    SLICE_X1Y36.CLK      Tdick                -0.008   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i<99>
                                                       async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_96
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (0.679ns logic, 3.130ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 382709 paths analyzed, 10701 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.332ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         10 ns;

 402 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.898ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         10 ns;

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.709ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 10 ns;

 311 paths analyzed, 311 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.005ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 10 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS" 10 ns;

 45 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.716ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.636ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.075ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP "adcmkid1_DRDY_I_p" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP "adcmkid1_DRDY_I_n" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk 
= PERIOD TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_mem_clk"         
TS_dly_clk_n * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk 
= PERIOD TIMEGRP         
"chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk"         
TS_adcmkid1_DRDY_I_p HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0 = PERIOD         
TIMEGRP "chan_550_packet_adc_mkid_chan_550_packet_adc_mkid_dcm_clk_0"         
TS_adcmkid1_DRDY_I_n HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD    
     TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;

 11631 paths analyzed, 6254 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.385ns.
--------------------------------------------------------------------------------
Slack:                  -1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (1.784 - 1.605)
  Source Clock:         dram_sys_dram_clk_0 falling at 1.666ns
  Destination Clock:    dram_sys_dram_clk_0 falling at 4.999ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y47.BQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.CX       net (fanout=9)        4.047   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.CLK      Tdick                 0.009   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (0.454ns logic, 4.047ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (1.784 - 1.605)
  Source Clock:         dram_sys_dram_clk_0 falling at 1.666ns
  Destination Clock:    dram_sys_dram_clk_0 falling at 4.999ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y47.BQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.DX       net (fanout=9)        4.041   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.CLK      Tdick                 0.007   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (0.452ns logic, 4.041ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.179ns (1.784 - 1.605)
  Source Clock:         dram_sys_dram_clk_0 falling at 1.666ns
  Destination Clock:    dram_sys_dram_clk_0 falling at 4.999ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y47.BQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.AX       net (fanout=9)        4.035   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_n
    SLICE_X5Y12.CLK      Tdick                -0.003   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_rst_n_r
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (0.442ns logic, 4.035ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (3.357 - 3.525)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y49.AQ      Tcko                  0.471   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done_r1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done
    SLICE_X49Y49.D3      net (fanout=2)        0.583   chan_550_packet_DRAM_LUT_dram_phy_ready
    SLICE_X49Y49.D       Tilo                  0.094   chan_550_packet_FIR_b16b17_user_data_out<11>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg<31>2
    SLICE_X50Y50.B4      net (fanout=1)        0.525   opb0_Sl_DBus<95>
    SLICE_X50Y50.B       Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay35_q_net(15)
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y50.B5      net (fanout=1)        0.226   opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y50.B       Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/delay35_q_net(11)
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104
    SLICE_X55Y50.B5      net (fanout=1)        0.634   opb0/OPB_rdDBus<31>
    SLICE_X55Y50.B       Tilo                  0.094   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg<1>
                                                       opb0/opb0/OPB_DBus_I/Y_31_or00001
    SLICE_X55Y40.AX      net (fanout=33)       0.891   chan_550_packet_avgIQ_bram_ramblk_portb_BRAM_Dout<31>
    SLICE_X55Y40.CLK     Tdick                -0.008   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<3>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.698ns (0.839ns logic, 2.859ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (1.730 - 1.539)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y30.AQ      Tcko                  0.471   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r_0
    SLICE_X15Y9.A3       net (fanout=1)        3.296   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ddr_cs_n_r<0>
    SLICE_X15Y9.CLK      Tas                   0.026   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.497ns logic, 3.296ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.644 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y48.BQ             Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D6             net (fanout=28)       1.482   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D              Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL       net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.REGCLKARDRCLKL Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    --------------------------------------------------------  ---------------------------
    Total                                             3.485ns (1.022ns logic, 2.463ns route)
                                                              (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (0.653 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y48.BQ             Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D6             net (fanout=28)       1.482   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D              Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL       net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.REGCLKARDRCLKU Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    --------------------------------------------------------  ---------------------------
    Total                                             3.485ns (1.022ns logic, 2.463ns route)
                                                              (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (0.664 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y48.BQ         Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D6         net (fanout=28)       1.482   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D          Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL   net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.CLKARDCLKL Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         3.485ns (1.022ns logic, 2.463ns route)
                                                          (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.668 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y48.BQ         Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D6         net (fanout=28)       1.482   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd3
    SLICE_X75Y55.D          Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL   net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.CLKARDCLKU Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         3.485ns (1.022ns logic, 2.463ns route)
                                                          (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.377 - 1.604)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y0.BQ       Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg3b_fall
    SLICE_X63Y2.A4       net (fanout=1)        1.516   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg3b_out_fall
    SLICE_X63Y2.A        Tilo                  0.094   dram_sys_dram_rst_90
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/rd_data_fall1
    SLICE_X61Y21.CX      net (fanout=2)        1.260   dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall<64>
    SLICE_X61Y21.CLK     Tdick                 0.004   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<8>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.548ns logic, 2.776ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (3.834 - 3.789)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y22.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r_0
    SLICE_X15Y9.A4       net (fanout=2)        2.962   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/ddr_cs_n_r<0>
    SLICE_X15Y9.CLK      Tas                   0.026   async_dram_1/async_dram_1/shallow_fifos.rd_data_fifo0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_ctl_io/cs_n_mux_0
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.476ns logic, 2.962ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.644 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y48.DQ             Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D5             net (fanout=28)       1.382   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D              Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL       net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.REGCLKARDRCLKL Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    --------------------------------------------------------  ---------------------------
    Total                                             3.385ns (1.022ns logic, 2.363ns route)
                                                              (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.104ns (0.653 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X85Y48.DQ             Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D5             net (fanout=28)       1.382   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D              Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL       net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.REGCLKARDRCLKU Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                              dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    --------------------------------------------------------  ---------------------------
    Total                                             3.385ns (1.022ns logic, 2.363ns route)
                                                              (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.093ns (0.664 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y48.DQ         Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D5         net (fanout=28)       1.382   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D          Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL   net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.CLKARDCLKL Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         3.385ns (1.022ns logic, 2.363ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Requirement:          3.333ns
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.089ns (0.668 - 0.757)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y48.DQ         Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D5         net (fanout=28)       1.382   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    SLICE_X75Y55.D          Tilo                  0.094   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/fir_110e326f2f/addsub19_s_net(23)
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/ctrl_af_rden1
    RAMB36_X5Y11.ENARDENL   net (fanout=1)        0.981   dram_controller_inst/dram_controller_inst/mem_if_top_inst/ctrl_af_rden
    RAMB36_X5Y11.CLKARDCLKU Trcck_RDEN            0.478   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    ----------------------------------------------------  ---------------------------
    Total                                         3.385ns (1.022ns logic, 2.363ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.015ns (Levels of Logic = 0)
  Clock Path Skew:      -0.451ns (0.484 - 0.935)
  Source Clock:         dram_sys_dram_clk_0 falling at 1.666ns
  Destination Clock:    dram_sys_dram_clk_0 falling at 4.999ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CQ       Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    OLOGIC_X1Y21.D1      net (fanout=2)        2.136   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    OLOGIC_X1Y21.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.879ns logic, 2.136ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.015ns (Levels of Logic = 0)
  Clock Path Skew:      -0.451ns (0.484 - 0.935)
  Source Clock:         dram_sys_dram_clk_0 falling at 1.666ns
  Destination Clock:    dram_sys_dram_clk_0 falling at 4.999ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CQ       Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    OLOGIC_X1Y20.D1      net (fanout=2)        2.136   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/dqs_rst_n_r
    OLOGIC_X1Y20.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dqs[8].u_iob_dqs/u_oddr_dqs/N9
    -------------------------------------------------  ---------------------------
    Total                                      3.015ns (0.879ns logic, 2.136ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.377 - 1.604)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y0.DQ       Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/gen_stg2_0m.u_ff_stg2a_fall
    SLICE_X63Y2.A5       net (fanout=1)        1.392   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/stg2a_out_fall
    SLICE_X63Y2.A        Tilo                  0.094   dram_sys_dram_rst_90
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dq[64].u_iob_dq/rd_data_fall1
    SLICE_X61Y21.CX      net (fanout=2)        1.260   dram_controller_inst/dram_controller_inst/mem_if_top_inst/rd_data_fall<64>
    SLICE_X61Y21.CLK     Tdick                 0.004   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r<8>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_2x_r_8
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.548ns logic, 2.652ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (1.540 - 1.551)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_1
    SLICE_X35Y11.SR      net (fanout=2)        2.339   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<1>
    SLICE_X35Y11.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/odt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (0.995ns logic, 2.339ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.277ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.476 - 0.516)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.AQ      Tcko                  0.471   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C1      net (fanout=13)       1.108   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<115>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.AX      net (fanout=1)        0.316   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.COUT    Taxcy                 0.458   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<27>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.COUT    Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.CMUX    Tcinc                 0.337   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<36>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X55Y26.B5      net (fanout=1)        0.362   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
    SLICE_X55Y26.CLK     Tas                   0.027   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<0>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.491ns logic, 1.786ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.485 - 0.516)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.AQ      Tcko                  0.471   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C1      net (fanout=13)       1.108   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<115>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.AX      net (fanout=1)        0.316   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.COUT    Taxcy                 0.458   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<27>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.DMUX    Tcind                 0.405   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X55Y24.C5      net (fanout=1)        0.383   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<7>
    SLICE_X55Y24.CLK     Tas                   0.029   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<8>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<3>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.457ns logic, 1.807ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.249ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.476 - 0.516)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.AQ      Tcko                  0.471   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C1      net (fanout=13)       1.108   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<115>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.AX      net (fanout=1)        0.316   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.COUT    Taxcy                 0.458   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<27>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.COUT    Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.BMUX    Tcinb                 0.342   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<36>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X55Y26.A6      net (fanout=1)        0.330   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<9>
    SLICE_X55Y26.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<1>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (1.495ns logic, 1.754ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.121ns (Levels of Logic = 5)
  Clock Path Skew:      -0.166ns (1.327 - 1.493)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1 to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y18.BQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/rd_sel_z
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1
    SLICE_X54Y21.C2      net (fanout=7)        0.973   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
    SLICE_X54Y21.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<115>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.AX      net (fanout=1)        0.316   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.COUT    Taxcy                 0.458   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<27>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.COUT    Tbyp                  0.104   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X54Y25.CMUX    Tcinc                 0.337   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<36>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X55Y26.B5      net (fanout=1)        0.362   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
    SLICE_X55Y26.CLK     Tas                   0.027   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<0>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (1.470ns logic, 1.651ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.485 - 0.516)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y20.AQ      Tcko                  0.471   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C1      net (fanout=13)       1.108   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X54Y21.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/cache_data<115>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.AX      net (fanout=1)        0.316   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X54Y23.COUT    Taxcy                 0.458   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<27>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X54Y24.BMUX    Tcinb                 0.342   chan_550_packet_XSG_core_config/chan_550_packet_XSG_core_config/chan_550_packet_x0/capture_bcdd77f133/parabfit_z_47_b74bf0536c/divider_z_32/dv_gn_v3_0_7c22ce1d82d1f5f1_instance/BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/I_SYNTH_MODEL/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/opt_has_pipe.first_q(0)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X55Y24.A6      net (fanout=1)        0.438   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<5>
    SLICE_X55Y24.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<8>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<5>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5
    -------------------------------------------------  ---------------------------
    Total                                      3.253ns (1.391ns logic, 1.862ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD   
      TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         
0.833 ns HIGH 50%;

 729 paths analyzed, 708 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.820ns.
--------------------------------------------------------------------------------
Slack:                  -1.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.396ns (Levels of Logic = 0)
  Clock Path Skew:      -0.361ns (1.523 - 1.884)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r_3
    OLOGIC_X2Y80.D1      net (fanout=1)        3.512   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_mask_r<3>
    OLOGIC_X2Y80.CLK     Todck                 0.434   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (0.884ns logic, 3.512ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (1.624 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y17.SR      net (fanout=16)       1.968   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y17.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<87>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_86
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.091ns logic, 3.052ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (1.624 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y17.SR      net (fanout=16)       1.968   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y17.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<87>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_87
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (1.091ns logic, 3.052ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.148ns (1.624 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y17.SR      net (fanout=16)       1.968   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y17.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<87>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_85
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (1.089ns logic, 3.052ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.558 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y16.SR      net (fanout=16)       1.855   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y16.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_79
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.091ns logic, 2.939ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.558 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y16.SR      net (fanout=16)       1.855   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y16.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_78
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (1.091ns logic, 2.939ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.028ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (1.558 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y16.SR      net (fanout=16)       1.855   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y16.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<79>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_77
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.089ns logic, 2.939ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.561 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y18.SR      net (fanout=16)       1.824   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y18.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_75
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.091ns logic, 2.908ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.561 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y18.SR      net (fanout=16)       1.824   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y18.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_74
    -------------------------------------------------  ---------------------------
    Total                                      3.999ns (1.091ns logic, 2.908ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.997ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.561 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X35Y18.SR      net (fanout=16)       1.824   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X35Y18.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<75>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_73
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (1.089ns logic, 2.908ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.010ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (1.626 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y18.SR      net (fanout=16)       1.835   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y18.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<83>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_82
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.091ns logic, 2.919ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.010ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (1.626 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y18.SR      net (fanout=16)       1.835   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y18.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<83>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_83
    -------------------------------------------------  ---------------------------
    Total                                      4.010ns (1.091ns logic, 2.919ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Clock Path Skew:      0.150ns (1.626 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X31Y18.SR      net (fanout=16)       1.835   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X31Y18.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<83>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_81
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.089ns logic, 2.919ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r (FF)
  Requirement:          2.499ns
  Data Path Delay:      2.544ns (Levels of Logic = 0)
  Clock Path Skew:      -0.341ns (3.472 - 3.813)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 2.499ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.CQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3
    SLICE_X50Y18.SR      net (fanout=4)        1.542   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<3>
    SLICE_X50Y18.CLK     Tsrck                 0.552   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (1.002ns logic, 1.542ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270 (FF)
  Requirement:          2.499ns
  Data Path Delay:      2.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.341ns (3.472 - 3.813)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 2.499ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.CQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_3
    SLICE_X50Y18.SR      net (fanout=4)        1.542   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<3>
    SLICE_X50Y18.CLK     Tsrck                 0.550   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dqs_rst_270
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (1.000ns logic, 1.542ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (1.433 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X45Y15.SR      net (fanout=16)       1.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X45Y15.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<103>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_102
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.091ns logic, 2.631ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.722ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (1.433 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X45Y15.SR      net (fanout=16)       1.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X45Y15.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<103>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_103
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (1.091ns logic, 2.631ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (1.433 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X45Y15.SR      net (fanout=16)       1.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X45Y15.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<103>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_101
    -------------------------------------------------  ---------------------------
    Total                                      3.720ns (1.089ns logic, 2.631ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Requirement:          2.499ns
  Data Path Delay:      2.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.315ns (3.498 - 3.813)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 2.499ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4
    SLICE_X59Y6.SR       net (fanout=3)        1.442   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
    SLICE_X59Y6.CLK      Tsrck                 0.552   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.002ns logic, 1.442ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Requirement:          2.499ns
  Data Path Delay:      2.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.315ns (3.498 - 3.813)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 2.499ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4
    SLICE_X59Y6.SR       net (fanout=3)        1.442   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
    SLICE_X59Y6.CLK      Tsrck                 0.552   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (1.002ns logic, 1.442ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.434 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y16.SR      net (fanout=16)       1.394   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y16.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<91>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_90
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.091ns logic, 2.478ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.434 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y16.SR      net (fanout=16)       1.394   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y16.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<91>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_91
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.091ns logic, 2.478ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (1.434 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y16.SR      net (fanout=16)       1.394   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y16.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<91>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_89
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.089ns logic, 2.478ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.431 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y15.SR      net (fanout=16)       1.347   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y15.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<99>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_99
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.091ns logic, 2.431ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.522ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.431 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y15.SR      net (fanout=16)       1.347   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y15.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<99>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_98
    -------------------------------------------------  ---------------------------
    Total                                      3.522ns (1.091ns logic, 2.431ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.520ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (1.431 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y15.SR      net (fanout=16)       1.347   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y15.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<99>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_97
    -------------------------------------------------  ---------------------------
    Total                                      3.520ns (1.089ns logic, 2.431ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.437 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y17.SR      net (fanout=16)       1.306   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y17.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_94
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.091ns logic, 2.390ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.481ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.437 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y17.SR      net (fanout=16)       1.306   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y17.CLK     Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_95
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.091ns logic, 2.390ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.437 - 1.476)
  Source Clock:         dram_sys_dram_clk_90 rising at 0.833ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y23.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f_62
    SLICE_X55Y25.C5      net (fanout=1)        1.084   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/init_data_f<62>
    SLICE_X55Y25.C       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/SL_DBus_reg<22>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_mux0000<101>11
    SLICE_X47Y17.SR      net (fanout=16)       1.306   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/N1
    SLICE_X47Y17.CLK     Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<95>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r_93
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.089ns logic, 2.390ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.743 - 0.724)
  Source Clock:         dram_sys_dram_clk_90 falling at 2.499ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y35.DQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_dm_ce
    OLOGIC_X2Y41.OCE     net (fanout=1)        1.136   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r
    OLOGIC_X2Y41.CLK     Tooceck               0.223   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_out
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/u_oddr_dm
    -------------------------------------------------  ---------------------------
    Total                                      1.804ns (0.668ns logic, 1.136ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1 (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.751ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.554 - 0.520)
  Source Clock:         dram_sys_dram_clk_90 falling at 2.499ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y6.CQ       Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_1
    SLICE_X65Y7.SR       net (fanout=2)        0.759   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>
    SLICE_X65Y7.CLK      Tsrck                 0.547   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (0.992ns logic, 0.759ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r (FF)
  Requirement:          2.499ns
  Data Path Delay:      2.076ns (Levels of Logic = 1)
  Clock Path Skew:      -0.341ns (3.472 - 3.813)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 2.499ns
  Clock Uncertainty:    0.183ns

  Clock Uncertainty:          0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y27.DQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages_4
    SLICE_X50Y18.D5      net (fanout=3)        1.593   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wr_stages<4>
    SLICE_X50Y18.CLK     Tas                   0.033   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_011
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce_r
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.483ns logic, 1.593ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0 (FF)
  Requirement:          1.667ns
  Data Path Delay:      1.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.056ns (0.464 - 0.520)
  Source Clock:         dram_sys_dram_clk_90 falling at 2.499ns
  Destination Clock:    dram_sys_dram_clk_90 rising at 4.166ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y6.BQ       Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<1>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270_0
    SLICE_X55Y4.SR       net (fanout=1)        0.599   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_270<0>
    SLICE_X55Y4.CLK      Tsrck                 0.545   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dq_oe_n_90_r1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.990ns logic, 0.599ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.188ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (1.524 - 1.616)
  Source Clock:         dram_sys_dram_clk_90 falling at 2.499ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 5.832ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y14.AQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
    SLICE_X83Y35.AX      net (fanout=9)        2.746   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
    SLICE_X83Y35.CLK     Tdick                -0.003   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm/u_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (0.442ns logic, 2.746ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.185ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (1.524 - 1.616)
  Source Clock:         dram_sys_dram_clk_90 falling at 2.499ns
  Destination Clock:    dram_sys_dram_clk_90 falling at 5.832ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y14.AQ      Tcko                  0.445   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
    SLICE_X83Y35.BX      net (fanout=9)        2.746   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/dm_ce
    SLICE_X83Y35.CLK     Tdick                -0.006   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm/dm_ce_r
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm/u_dm_ce
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.439ns logic, 2.746ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD  
       TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 
50%;

 13489 paths analyzed, 4257 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.623ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|chan_550_packet_adc_mkid/chan_5|      3.636ns|      3.000ns|      5.461ns|            0|           40|            0|       147779|
|50_packet_adc_mkid/drdy_clk    |             |             |             |             |             |             |             |
| chan_550_packet_adc_mkid/chan_|      3.636ns|      5.461ns|          N/A|           40|            0|       147779|            0|
| 550_packet_adc_mkid/dcm_clk   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_dly_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dly_clk_n                   |      5.000ns|      3.600ns|      7.230ns|            0|           50|            0|        25849|
| TS_dram_infrastructure_inst_dr|      3.333ns|      2.221ns|      4.820ns|            0|           50|            0|        25849|
| am_infrastructure_inst_mem_clk|             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      4.385ns|          N/A|           15|            0|        11631|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_0_int                    |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      4.820ns|          N/A|           35|            0|          729|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_90_int                   |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      6.667ns|      6.623ns|          N/A|            0|            0|        13489|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_div_int                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_p           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_packet_adc_mkid_ch|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| an_550_packet_adc_mkid_dcm_clk|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_n           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_packet_adc_mkid_ch|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| an_550_packet_adc_mkid_dcm_clk|             |             |             |             |             |             |             |
| _0                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.
WARNING:Timing - DCM chan_550_packet_adc_mkid/chan_550_packet_adc_mkid/CLK_DCM 
   does not have a CLKIN_PERIOD attribute (the period of the DCM input 
   clock).DCM jitter will not be included in timing analysis when this 
   attribute is not defined. For more information, please refer to the 
   appropriate architectural handbook


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adcmkid1_DRDY_I_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    5.461|         |         |         |
adcmkid1_DRDY_I_p|    5.461|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock adcmkid1_DRDY_I_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    5.461|         |         |         |
adcmkid1_DRDY_I_p|    5.461|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    8.005|    1.848|    3.068|    4.385|
dly_clk_p      |    8.005|    1.848|    3.068|    4.385|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    8.005|    1.848|    3.068|    4.385|
dly_clk_p      |    8.005|    1.848|    3.068|    4.385|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.332|         |    3.994|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 90  Score: 49829  (Setup/Max: 49829, Hold: 0)

Constraints cover 557233 paths, 1 nets, and 129535 connections

Design statistics:
   Minimum period:  11.332ns   (Maximum frequency:  88.246MHz)
   Maximum path delay from/to any node:   8.005ns
   Maximum net delay:   2.439ns


Analysis completed Mon Jul 23 17:05:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1799 MB

Total REAL time to Trace completion: 2 mins 4 secs 
Total CPU time to Trace completion: 2 mins 4 secs 



