/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [7:0] celloutsig_0_10z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [31:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z[8:2] & { celloutsig_0_1z[8:3], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_3z[18:12] & in_data[125:119];
  assign celloutsig_1_19z = celloutsig_1_11z & celloutsig_1_9z[5:1];
  assign celloutsig_0_5z = celloutsig_0_1z[8:6] & { celloutsig_0_1z[2:1], celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_4z[6:3] & { celloutsig_0_3z[29:27], celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[35:27] & in_data[29:21];
  assign celloutsig_0_25z = { celloutsig_0_1z[8:5], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_18z } & { celloutsig_0_9z[2], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_21z };
  assign celloutsig_1_3z = in_data[135:116] & { in_data[119:104], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_3z[16:1] & { celloutsig_1_3z[18:10], celloutsig_1_4z[4:1], celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } & { in_data[58:31], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_5z[15:2] & { celloutsig_1_3z[12:0], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_3z[14:11] & { celloutsig_1_3z[16], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_3z[19:18], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z } & { celloutsig_1_7z[3:1], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_4z[3:1], celloutsig_1_4z[1], celloutsig_1_0z } & celloutsig_1_6z[12:8];
  assign celloutsig_0_0z = ^ in_data[25:14];
  assign celloutsig_0_6z = ^ in_data[5:3];
  assign celloutsig_0_7z = ^ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_8z = ^ { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_17z = ^ celloutsig_0_10z[4:0];
  assign celloutsig_0_18z = ^ celloutsig_0_3z[21:11];
  assign celloutsig_0_21z = ^ { celloutsig_0_1z[7:6], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_2z = ^ { in_data[73:63], celloutsig_0_0z };
  assign celloutsig_0_24z = ^ { celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_1_0z = ^ in_data[180:158];
  assign celloutsig_1_1z = ^ { in_data[122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ^ in_data[116:113];
  assign celloutsig_1_8z = ^ in_data[151:138];
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 8'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = { celloutsig_0_4z[5:4], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z };
  assign { celloutsig_1_4z[1], celloutsig_1_4z[4], celloutsig_1_4z[2], celloutsig_1_4z[3] } = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } & { celloutsig_1_1z, in_data[155], celloutsig_1_0z, in_data[154] };
  assign celloutsig_1_4z[0] = celloutsig_1_4z[1];
  assign { out_data[134:128], out_data[100:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
