// Seed: 1297490440
module module_0 (
    input id_1,
    output reg id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output id_7
);
  always @(*) begin
    id_2 <= id_6(1);
  end
endmodule
