<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v</data>
            <data>Verilog</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>2.5625</data>
            <data>4</data>
            <data>72,941,568</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/fenpin_4Hz.v(line number: 1)] Analyzing module fenpin_4Hz (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;top_basketball&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal dis_sel[2], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal dis_sel[2], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal dis_sel[3], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal dis_sel[3], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal dis_sel[4], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal dis_sel[4], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2005: No value assigned under clock for signal dis_sel[5], possible generate latch.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Sdm-2004: Latch is generated for signal dis_sel[5], possible missing assignment in an if or case statement.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N86 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N82 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N88 (bmsREDAND).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N84 (bmsREDAND).</data>
        </row>
    </table>
    <general_container id="compile_settings" align="1">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_basketball</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>