Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan 31 11:20:28 2022
| Host         : somonesLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1577 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                 4638        0.044        0.000                      0                 4638        3.000        0.000                       0                  1578  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.070        0.000                      0                 4638        0.176        0.000                      0                 4638        7.192        0.000                       0                  1574  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.071        0.000                      0                 4638        0.176        0.000                      0                 4638        7.192        0.000                       0                  1574  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.070        0.000                      0                 4638        0.044        0.000                      0                 4638  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.070        0.000                      0                 4638        0.044        0.000                      0                 4638  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 gp/shot_x_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 5.800ns (38.762%)  route 9.163ns (61.238%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.807    -0.733    gp/clk_out1
    SLICE_X35Y153        FDRE                                         r  gp/shot_x_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  gp/shot_x_reg[12][4]/Q
                         net (fo=165, routed)         1.000     0.723    gp/genblk1[12].shoti/rgb_reg[11]_i_1196_2[4]
    SLICE_X30Y153        LUT5 (Prop_lut5_I0_O)        0.124     0.847 r  gp/genblk1[12].shoti/rgb[11]_i_3729/O
                         net (fo=1, routed)           0.604     1.451    gp/genblk1[12].shoti/rgb[11]_i_3729_n_0
    SLICE_X31Y153        LUT3 (Prop_lut3_I2_O)        0.124     1.575 r  gp/genblk1[12].shoti/rgb[11]_i_2849/O
                         net (fo=1, routed)           0.000     1.575    gp/genblk1[12].shoti/rgb[11]_i_2849_n_0
    SLICE_X31Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.125 r  gp/genblk1[12].shoti/rgb_reg[11]_i_1798/CO[3]
                         net (fo=1, routed)           0.000     2.125    gp/genblk1[12].shoti/rgb_reg[11]_i_1798_n_0
    SLICE_X31Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.353 f  gp/genblk1[12].shoti/rgb_reg[11]_i_1198/CO[2]
                         net (fo=1, routed)           1.268     3.621    gp/genblk1[12].shoti/rgb_reg[11]_i_1198_n_1
    SLICE_X12Y136        LUT4 (Prop_lut4_I3_O)        0.313     3.934 r  gp/genblk1[12].shoti/rgb[11]_i_909/O
                         net (fo=23, routed)          0.480     4.414    gp/genblk1[12].shoti/shot_pixel[12]_16[0]
    SLICE_X11Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.538 r  gp/genblk1[12].shoti/rgb[11]_i_1153/O
                         net (fo=1, routed)           0.573     5.111    gp/genblk1[13].shoti/rgb[11]_i_455_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.235 r  gp/genblk1[13].shoti/rgb[11]_i_895/O
                         net (fo=13, routed)          0.612     5.847    gp/genblk1[11].shoti/rgb_reg[11]_i_253_2
    SLICE_X11Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.971 r  gp/genblk1[11].shoti/rgb[11]_i_454/O
                         net (fo=10, routed)          0.542     6.513    gp/genblk1[11].shoti/rgb[11]_i_454_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.050 r  gp/genblk1[11].shoti/rgb_reg[11]_i_277/O[2]
                         net (fo=3, routed)           0.778     7.828    gp_n_882
    SLICE_X10Y129        LUT3 (Prop_lut3_I0_O)        0.302     8.130 r  rgb[11]_i_231/O
                         net (fo=1, routed)           0.781     8.911    rgb[11]_i_231_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.296 r  rgb_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.296    rgb_reg[11]_i_85_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.518 r  rgb_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.731    10.249    rgb_reg[11]_i_63_n_7
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.299    10.548 r  rgb[11]_i_47/O
                         net (fo=1, routed)           0.331    10.879    rgb[11]_i_47_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.386 r  rgb_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.386    rgb_reg[11]_i_15_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.720 r  rgb_reg[11]_i_10/O[1]
                         net (fo=3, routed)           0.518    12.238    gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2_0[1]
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.303    12.541 r  gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3/O
                         net (fo=1, routed)           0.489    13.030    gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    13.468 r  gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.457    13.924    s/gp_pixel[5]
    SLICE_X10Y137        LUT6 (Prop_lut6_I5_O)        0.306    14.230 r  s/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.230    rgb[11]
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.507    13.871    clk_65mhz
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.359    
                         clock uncertainty           -0.132    14.227    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)        0.079    14.306    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 2.741ns (18.723%)  route 11.899ns (81.277%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.034    13.711    gp/score_out[31]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.496    13.860    gp/clk_out1
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/C
                         clock pessimism              0.560    14.420    
                         clock uncertainty           -0.132    14.287    
    SLICE_X39Y134        FDRE (Setup_fdre_C_R)       -0.429    13.858    gp/score_out_reg[29]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  db1/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    db1/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  db2/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.010    db2/count_reg[16]_i_1__1_n_7
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  db1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    db1/count_reg[12]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.001 r  db2/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.001    db2/count_reg[16]_i_1__1_n_5
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 db2/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  db2/new_input_reg/Q
                         net (fo=2, routed)           0.075    -0.336    db2/new_input
    SLICE_X2Y99          LUT5 (Prop_lut5_I3_O)        0.098    -0.238 r  db2/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    db2/clean_out_i_1__1_n_0
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.878    -0.795    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.439    db2/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gp/blues_x_reg[1][2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/blues_x_reg[1][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.495%)  route 0.149ns (44.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.596    -0.568    gp/clk_out1
    SLICE_X7Y142         FDRE                                         r  gp/blues_x_reg[1][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  gp/blues_x_reg[1][2][7]/Q
                         net (fo=99, routed)          0.149    -0.278    gp/blues_x_reg[1][2][10]_0[6]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  gp/blues_x[1][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gp/blues_x[1][2][8]_i_1_n_0
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.866    -0.806    gp/clk_out1
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.120    -0.435    gp/blues_x_reg[1][2][8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_6
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_4
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y35     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y16     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y36     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y17     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y14     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y15     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y33     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y34     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y12     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y13     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     gp/attack_pointer_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     gp/attack_pointer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y99     gp/attack_pointer_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y98     display/seg_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y99     display/seg_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y152    gp/shot_x_reg[10][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y152    gp/shot_x_reg[10][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y156    gp/shot_x_reg[12][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y154    gp/shot_x_reg[12][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y153    gp/shot_x_reg[12][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y186     db0/new_input_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y155    gp/shot_x_reg[12][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y154    gp/shot_x_reg[12][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y154    gp/shot_x_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y153    gp/shot_x_reg[14][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    gp/shot_x_reg[14][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y154    gp/shot_x_reg[16][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y154    gp/shot_x_reg[16][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y156    gp/shot_x_reg[18][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y156    gp/shot_x_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.130    14.284    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.855    gp/score_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.130    14.284    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.855    gp/score_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.130    14.284    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.855    gp/score_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.130    14.284    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.855    gp/score_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 gp/shot_x_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 5.800ns (38.762%)  route 9.163ns (61.238%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.807    -0.733    gp/clk_out1
    SLICE_X35Y153        FDRE                                         r  gp/shot_x_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  gp/shot_x_reg[12][4]/Q
                         net (fo=165, routed)         1.000     0.723    gp/genblk1[12].shoti/rgb_reg[11]_i_1196_2[4]
    SLICE_X30Y153        LUT5 (Prop_lut5_I0_O)        0.124     0.847 r  gp/genblk1[12].shoti/rgb[11]_i_3729/O
                         net (fo=1, routed)           0.604     1.451    gp/genblk1[12].shoti/rgb[11]_i_3729_n_0
    SLICE_X31Y153        LUT3 (Prop_lut3_I2_O)        0.124     1.575 r  gp/genblk1[12].shoti/rgb[11]_i_2849/O
                         net (fo=1, routed)           0.000     1.575    gp/genblk1[12].shoti/rgb[11]_i_2849_n_0
    SLICE_X31Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.125 r  gp/genblk1[12].shoti/rgb_reg[11]_i_1798/CO[3]
                         net (fo=1, routed)           0.000     2.125    gp/genblk1[12].shoti/rgb_reg[11]_i_1798_n_0
    SLICE_X31Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.353 f  gp/genblk1[12].shoti/rgb_reg[11]_i_1198/CO[2]
                         net (fo=1, routed)           1.268     3.621    gp/genblk1[12].shoti/rgb_reg[11]_i_1198_n_1
    SLICE_X12Y136        LUT4 (Prop_lut4_I3_O)        0.313     3.934 r  gp/genblk1[12].shoti/rgb[11]_i_909/O
                         net (fo=23, routed)          0.480     4.414    gp/genblk1[12].shoti/shot_pixel[12]_16[0]
    SLICE_X11Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.538 r  gp/genblk1[12].shoti/rgb[11]_i_1153/O
                         net (fo=1, routed)           0.573     5.111    gp/genblk1[13].shoti/rgb[11]_i_455_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.235 r  gp/genblk1[13].shoti/rgb[11]_i_895/O
                         net (fo=13, routed)          0.612     5.847    gp/genblk1[11].shoti/rgb_reg[11]_i_253_2
    SLICE_X11Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.971 r  gp/genblk1[11].shoti/rgb[11]_i_454/O
                         net (fo=10, routed)          0.542     6.513    gp/genblk1[11].shoti/rgb[11]_i_454_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.050 r  gp/genblk1[11].shoti/rgb_reg[11]_i_277/O[2]
                         net (fo=3, routed)           0.778     7.828    gp_n_882
    SLICE_X10Y129        LUT3 (Prop_lut3_I0_O)        0.302     8.130 r  rgb[11]_i_231/O
                         net (fo=1, routed)           0.781     8.911    rgb[11]_i_231_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.296 r  rgb_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.296    rgb_reg[11]_i_85_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.518 r  rgb_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.731    10.249    rgb_reg[11]_i_63_n_7
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.299    10.548 r  rgb[11]_i_47/O
                         net (fo=1, routed)           0.331    10.879    rgb[11]_i_47_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.386 r  rgb_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.386    rgb_reg[11]_i_15_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.720 r  rgb_reg[11]_i_10/O[1]
                         net (fo=3, routed)           0.518    12.238    gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2_0[1]
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.303    12.541 r  gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3/O
                         net (fo=1, routed)           0.489    13.030    gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    13.468 r  gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.457    13.924    s/gp_pixel[5]
    SLICE_X10Y137        LUT6 (Prop_lut6_I5_O)        0.306    14.230 r  s/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.230    rgb[11]
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.507    13.871    clk_65mhz
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.359    
                         clock uncertainty           -0.130    14.229    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)        0.079    14.308    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.308    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.130    14.283    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.854    gp/score_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.130    14.283    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.854    gp/score_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.130    14.283    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.854    gp/score_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.130    14.283    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.854    gp/score_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.854    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 2.741ns (18.723%)  route 11.899ns (81.277%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.034    13.711    gp/score_out[31]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.496    13.860    gp/clk_out1
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/C
                         clock pessimism              0.560    14.420    
                         clock uncertainty           -0.130    14.289    
    SLICE_X39Y134        FDRE (Setup_fdre_C_R)       -0.429    13.860    gp/score_out_reg[29]
  -------------------------------------------------------------------
                         required time                         13.860    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  db1/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    db1/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  db2/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.010    db2/count_reg[16]_i_1__1_n_7
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  db1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    db1/count_reg[12]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.001 r  db2/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.001    db2/count_reg[16]_i_1__1_n_5
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 db2/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  db2/new_input_reg/Q
                         net (fo=2, routed)           0.075    -0.336    db2/new_input
    SLICE_X2Y99          LUT5 (Prop_lut5_I3_O)        0.098    -0.238 r  db2/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    db2/clean_out_i_1__1_n_0
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.878    -0.795    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.439    db2/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gp/blues_x_reg[1][2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/blues_x_reg[1][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.495%)  route 0.149ns (44.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.596    -0.568    gp/clk_out1
    SLICE_X7Y142         FDRE                                         r  gp/blues_x_reg[1][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  gp/blues_x_reg[1][2][7]/Q
                         net (fo=99, routed)          0.149    -0.278    gp/blues_x_reg[1][2][10]_0[6]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  gp/blues_x[1][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gp/blues_x[1][2][8]_i_1_n_0
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.866    -0.806    gp/clk_out1
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.120    -0.435    gp/blues_x_reg[1][2][8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_6
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_4
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    db2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y35     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y16     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y36     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y17     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y14     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y15     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y33     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y34     p/nolabel_line228/p_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y12     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         15.385      12.493     RAMB36_X0Y13     s/nolabel_line186/s_instr_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     gp/attack_pointer_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X66Y98     gp/attack_pointer_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X77Y99     gp/attack_pointer_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y98     display/seg_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y99     display/seg_out_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y152    gp/shot_x_reg[10][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y152    gp/shot_x_reg[10][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X37Y156    gp/shot_x_reg[12][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y154    gp/shot_x_reg[12][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y153    gp/shot_x_reg[12][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y186     db0/new_input_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y155    gp/shot_x_reg[12][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y154    gp/shot_x_reg[12][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y154    gp/shot_x_reg[12][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X33Y153    gp/shot_x_reg[14][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y155    gp/shot_x_reg[14][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y154    gp/shot_x_reg[16][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X32Y154    gp/shot_x_reg[16][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y156    gp/shot_x_reg[18][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y156    gp/shot_x_reg[1][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 gp/shot_x_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 5.800ns (38.762%)  route 9.163ns (61.238%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.807    -0.733    gp/clk_out1
    SLICE_X35Y153        FDRE                                         r  gp/shot_x_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  gp/shot_x_reg[12][4]/Q
                         net (fo=165, routed)         1.000     0.723    gp/genblk1[12].shoti/rgb_reg[11]_i_1196_2[4]
    SLICE_X30Y153        LUT5 (Prop_lut5_I0_O)        0.124     0.847 r  gp/genblk1[12].shoti/rgb[11]_i_3729/O
                         net (fo=1, routed)           0.604     1.451    gp/genblk1[12].shoti/rgb[11]_i_3729_n_0
    SLICE_X31Y153        LUT3 (Prop_lut3_I2_O)        0.124     1.575 r  gp/genblk1[12].shoti/rgb[11]_i_2849/O
                         net (fo=1, routed)           0.000     1.575    gp/genblk1[12].shoti/rgb[11]_i_2849_n_0
    SLICE_X31Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.125 r  gp/genblk1[12].shoti/rgb_reg[11]_i_1798/CO[3]
                         net (fo=1, routed)           0.000     2.125    gp/genblk1[12].shoti/rgb_reg[11]_i_1798_n_0
    SLICE_X31Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.353 f  gp/genblk1[12].shoti/rgb_reg[11]_i_1198/CO[2]
                         net (fo=1, routed)           1.268     3.621    gp/genblk1[12].shoti/rgb_reg[11]_i_1198_n_1
    SLICE_X12Y136        LUT4 (Prop_lut4_I3_O)        0.313     3.934 r  gp/genblk1[12].shoti/rgb[11]_i_909/O
                         net (fo=23, routed)          0.480     4.414    gp/genblk1[12].shoti/shot_pixel[12]_16[0]
    SLICE_X11Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.538 r  gp/genblk1[12].shoti/rgb[11]_i_1153/O
                         net (fo=1, routed)           0.573     5.111    gp/genblk1[13].shoti/rgb[11]_i_455_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.235 r  gp/genblk1[13].shoti/rgb[11]_i_895/O
                         net (fo=13, routed)          0.612     5.847    gp/genblk1[11].shoti/rgb_reg[11]_i_253_2
    SLICE_X11Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.971 r  gp/genblk1[11].shoti/rgb[11]_i_454/O
                         net (fo=10, routed)          0.542     6.513    gp/genblk1[11].shoti/rgb[11]_i_454_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.050 r  gp/genblk1[11].shoti/rgb_reg[11]_i_277/O[2]
                         net (fo=3, routed)           0.778     7.828    gp_n_882
    SLICE_X10Y129        LUT3 (Prop_lut3_I0_O)        0.302     8.130 r  rgb[11]_i_231/O
                         net (fo=1, routed)           0.781     8.911    rgb[11]_i_231_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.296 r  rgb_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.296    rgb_reg[11]_i_85_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.518 r  rgb_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.731    10.249    rgb_reg[11]_i_63_n_7
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.299    10.548 r  rgb[11]_i_47/O
                         net (fo=1, routed)           0.331    10.879    rgb[11]_i_47_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.386 r  rgb_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.386    rgb_reg[11]_i_15_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.720 r  rgb_reg[11]_i_10/O[1]
                         net (fo=3, routed)           0.518    12.238    gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2_0[1]
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.303    12.541 r  gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3/O
                         net (fo=1, routed)           0.489    13.030    gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    13.468 r  gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.457    13.924    s/gp_pixel[5]
    SLICE_X10Y137        LUT6 (Prop_lut6_I5_O)        0.306    14.230 r  s/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.230    rgb[11]
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.507    13.871    clk_65mhz
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.359    
                         clock uncertainty           -0.132    14.227    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)        0.079    14.306    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 2.741ns (18.723%)  route 11.899ns (81.277%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.034    13.711    gp/score_out[31]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.496    13.860    gp/clk_out1
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/C
                         clock pessimism              0.560    14.420    
                         clock uncertainty           -0.132    14.287    
    SLICE_X39Y134        FDRE (Setup_fdre_C_R)       -0.429    13.858    gp/score_out_reg[29]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  db1/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    db1/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  db2/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.010    db2/count_reg[16]_i_1__1_n_7
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  db1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    db1/count_reg[12]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.001 r  db2/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.001    db2/count_reg[16]_i_1__1_n_5
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 db2/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  db2/new_input_reg/Q
                         net (fo=2, routed)           0.075    -0.336    db2/new_input
    SLICE_X2Y99          LUT5 (Prop_lut5_I3_O)        0.098    -0.238 r  db2/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    db2/clean_out_i_1__1_n_0
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.878    -0.795    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.307    db2/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gp/blues_x_reg[1][2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/blues_x_reg[1][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.495%)  route 0.149ns (44.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.596    -0.568    gp/clk_out1
    SLICE_X7Y142         FDRE                                         r  gp/blues_x_reg[1][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  gp/blues_x_reg[1][2][7]/Q
                         net (fo=99, routed)          0.149    -0.278    gp/blues_x_reg[1][2][10]_0[6]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  gp/blues_x[1][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gp/blues_x[1][2][8]_i_1_n_0
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.866    -0.806    gp/clk_out1
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.120    -0.303    gp/blues_x_reg[1][2][8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_6
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_4
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[10]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[11]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[12]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 2.741ns (18.630%)  route 11.972ns (81.370%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.107    13.784    gp/score_out[31]_i_1_n_0
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.491    13.855    gp/clk_out1
    SLICE_X39Y129        FDRE                                         r  gp/score_out_reg[9]/C
                         clock pessimism              0.560    14.415    
                         clock uncertainty           -0.132    14.282    
    SLICE_X39Y129        FDRE (Setup_fdre_C_R)       -0.429    13.853    gp/score_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.853    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 gp/shot_x_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 5.800ns (38.762%)  route 9.163ns (61.238%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.807    -0.733    gp/clk_out1
    SLICE_X35Y153        FDRE                                         r  gp/shot_x_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y153        FDRE (Prop_fdre_C_Q)         0.456    -0.277 r  gp/shot_x_reg[12][4]/Q
                         net (fo=165, routed)         1.000     0.723    gp/genblk1[12].shoti/rgb_reg[11]_i_1196_2[4]
    SLICE_X30Y153        LUT5 (Prop_lut5_I0_O)        0.124     0.847 r  gp/genblk1[12].shoti/rgb[11]_i_3729/O
                         net (fo=1, routed)           0.604     1.451    gp/genblk1[12].shoti/rgb[11]_i_3729_n_0
    SLICE_X31Y153        LUT3 (Prop_lut3_I2_O)        0.124     1.575 r  gp/genblk1[12].shoti/rgb[11]_i_2849/O
                         net (fo=1, routed)           0.000     1.575    gp/genblk1[12].shoti/rgb[11]_i_2849_n_0
    SLICE_X31Y153        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.125 r  gp/genblk1[12].shoti/rgb_reg[11]_i_1798/CO[3]
                         net (fo=1, routed)           0.000     2.125    gp/genblk1[12].shoti/rgb_reg[11]_i_1798_n_0
    SLICE_X31Y154        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.353 f  gp/genblk1[12].shoti/rgb_reg[11]_i_1198/CO[2]
                         net (fo=1, routed)           1.268     3.621    gp/genblk1[12].shoti/rgb_reg[11]_i_1198_n_1
    SLICE_X12Y136        LUT4 (Prop_lut4_I3_O)        0.313     3.934 r  gp/genblk1[12].shoti/rgb[11]_i_909/O
                         net (fo=23, routed)          0.480     4.414    gp/genblk1[12].shoti/shot_pixel[12]_16[0]
    SLICE_X11Y135        LUT2 (Prop_lut2_I0_O)        0.124     4.538 r  gp/genblk1[12].shoti/rgb[11]_i_1153/O
                         net (fo=1, routed)           0.573     5.111    gp/genblk1[13].shoti/rgb[11]_i_455_0
    SLICE_X11Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.235 r  gp/genblk1[13].shoti/rgb[11]_i_895/O
                         net (fo=13, routed)          0.612     5.847    gp/genblk1[11].shoti/rgb_reg[11]_i_253_2
    SLICE_X11Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.971 r  gp/genblk1[11].shoti/rgb[11]_i_454/O
                         net (fo=10, routed)          0.542     6.513    gp/genblk1[11].shoti/rgb[11]_i_454_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.050 r  gp/genblk1[11].shoti/rgb_reg[11]_i_277/O[2]
                         net (fo=3, routed)           0.778     7.828    gp_n_882
    SLICE_X10Y129        LUT3 (Prop_lut3_I0_O)        0.302     8.130 r  rgb[11]_i_231/O
                         net (fo=1, routed)           0.781     8.911    rgb[11]_i_231_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.296 r  rgb_reg[11]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.296    rgb_reg[11]_i_85_n_0
    SLICE_X11Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.518 r  rgb_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.731    10.249    rgb_reg[11]_i_63_n_7
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.299    10.548 r  rgb[11]_i_47/O
                         net (fo=1, routed)           0.331    10.879    rgb[11]_i_47_n_0
    SLICE_X9Y132         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.386 r  rgb_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.386    rgb_reg[11]_i_15_n_0
    SLICE_X9Y133         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.720 r  rgb_reg[11]_i_10/O[1]
                         net (fo=3, routed)           0.518    12.238    gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2_0[1]
    SLICE_X8Y135         LUT3 (Prop_lut3_I0_O)        0.303    12.541 r  gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3/O
                         net (fo=1, routed)           0.489    13.030    gp/genblk2[1].genblk1[3].redi_j/rgb[11]_i_3_n_0
    SLICE_X9Y137         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    13.468 r  gp/genblk2[1].genblk1[3].redi_j/rgb_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.457    13.924    s/gp_pixel[5]
    SLICE_X10Y137        LUT6 (Prop_lut6_I5_O)        0.306    14.230 r  s/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    14.230    rgb[11]
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.507    13.871    clk_65mhz
    SLICE_X10Y137        FDRE                                         r  rgb_reg[11]/C
                         clock pessimism              0.488    14.359    
                         clock uncertainty           -0.132    14.227    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)        0.079    14.306    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[5]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[6]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[7]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.636ns  (logic 2.741ns (18.728%)  route 11.895ns (81.272%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 13.854 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.030    13.707    gp/score_out[31]_i_1_n_0
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.490    13.854    gp/clk_out1
    SLICE_X39Y128        FDRE                                         r  gp/score_out_reg[8]/C
                         clock pessimism              0.560    14.414    
                         clock uncertainty           -0.132    14.281    
    SLICE_X39Y128        FDRE (Setup_fdre_C_R)       -0.429    13.852    gp/score_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.852    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 gp/shot_y_reg[9][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/score_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.640ns  (logic 2.741ns (18.723%)  route 11.899ns (81.277%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.860 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.611    -0.929    gp/clk_out1
    SLICE_X36Y129        FDSE                                         r  gp/shot_y_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDSE (Prop_fdse_C_Q)         0.456    -0.473 f  gp/shot_y_reg[9][5]/Q
                         net (fo=19, routed)          1.090     0.617    gp/shot_y_reg[9][5]_0
    SLICE_X37Y129        LUT6 (Prop_lut6_I0_O)        0.124     0.741 r  gp/shot_y[9][8]_i_5/O
                         net (fo=5, routed)           0.693     1.433    gp/shot_y[9][8]_i_5_n_0
    SLICE_X37Y129        LUT3 (Prop_lut3_I0_O)        0.124     1.557 r  gp/shot_y[9][7]_i_2/O
                         net (fo=52, routed)          0.784     2.341    gp/reds_alive[0][8]_i_175_n_0
    SLICE_X43Y130        LUT2 (Prop_lut2_I0_O)        0.124     2.465 r  gp/reds_alive[0][8]_i_224/O
                         net (fo=1, routed)           0.000     2.465    gp/reds_alive[0][8]_i_224_n_0
    SLICE_X43Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.866 r  gp/reds_alive_reg[0][8]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.866    gp/reds_alive_reg[0][8]_i_82_n_0
    SLICE_X43Y131        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.137 r  gp/reds_alive_reg[0][8]_i_32/CO[0]
                         net (fo=15, routed)          2.279     5.416    gp/shot_made24175_in
    SLICE_X46Y184        LUT5 (Prop_lut5_I4_O)        0.373     5.789 r  gp/blues_alive[0][3]_i_11/O
                         net (fo=4, routed)           1.228     7.018    gp/shot_made14185_out
    SLICE_X43Y167        LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  gp/shot_made[9]_i_22/O
                         net (fo=2, routed)           0.819     7.961    gp/shot_made[9]_i_22_n_0
    SLICE_X44Y166        LUT5 (Prop_lut5_I0_O)        0.124     8.085 r  gp/shot_made[9]_i_94/O
                         net (fo=1, routed)           0.780     8.865    gp/shot_made[9]_i_94_n_0
    SLICE_X44Y161        LUT6 (Prop_lut6_I2_O)        0.124     8.989 r  gp/shot_made[9]_i_34/O
                         net (fo=2, routed)           1.147    10.136    gp/shot_made[9]_i_34_n_0
    SLICE_X44Y149        LUT6 (Prop_lut6_I0_O)        0.124    10.260 r  gp/shot_made[9]_i_10/O
                         net (fo=3, routed)           0.637    10.897    gp/shot_made[9]_i_10_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I1_O)        0.124    11.021 r  gp/score_out[31]_i_23/O
                         net (fo=1, routed)           0.670    11.691    gp/score_out[31]_i_23_n_0
    SLICE_X42Y148        LUT5 (Prop_lut5_I4_O)        0.124    11.815 r  gp/score_out[31]_i_7/O
                         net (fo=1, routed)           0.737    12.552    gp/score_out[31]_i_7_n_0
    SLICE_X42Y144        LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  gp/score_out[31]_i_1/O
                         net (fo=32, routed)          1.034    13.711    gp/score_out[31]_i_1_n_0
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        1.496    13.860    gp/clk_out1
    SLICE_X39Y134        FDRE                                         r  gp/score_out_reg[29]/C
                         clock pessimism              0.560    14.420    
                         clock uncertainty           -0.132    14.287    
    SLICE_X39Y134        FDRE (Setup_fdre_C_R)       -0.429    13.858    gp/score_out_reg[29]
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                  0.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.011 r  db1/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.011    db1/count_reg[12]_i_1__0_n_7
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[12]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  db2/count_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.010    db2/count_reg[16]_i_1__1_n_7
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[16]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.442ns (79.074%)  route 0.117ns (20.926%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.000 r  db1/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.000    db1/count_reg[12]_i_1__0_n_5
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[14]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.001 r  db2/count_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.001    db2/count_reg[16]_i_1__1_n_5
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[18]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 db2/new_input_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/clean_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.675%)  route 0.075ns (23.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/new_input_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148    -0.411 r  db2/new_input_reg/Q
                         net (fo=2, routed)           0.075    -0.336    db2/new_input
    SLICE_X2Y99          LUT5 (Prop_lut5_I3_O)        0.098    -0.238 r  db2/clean_out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.238    db2/clean_out_i_1__1_n_0
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.878    -0.795    db2/clk_out1
    SLICE_X2Y99          FDRE                                         r  db2/clean_out_reg/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.132    -0.427    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.120    -0.307    db2/clean_out_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gp/blues_x_reg[1][2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gp/blues_x_reg[1][2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.495%)  route 0.149ns (44.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.596    -0.568    gp/clk_out1
    SLICE_X7Y142         FDRE                                         r  gp/blues_x_reg[1][2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  gp/blues_x_reg[1][2][7]/Q
                         net (fo=99, routed)          0.149    -0.278    gp/blues_x_reg[1][2][10]_0[6]
    SLICE_X6Y142         LUT6 (Prop_lut6_I1_O)        0.045    -0.233 r  gp/blues_x[1][2][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    gp/blues_x[1][2][8]_i_1_n_0
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.866    -0.806    gp/clk_out1
    SLICE_X6Y142         FDRE                                         r  gp/blues_x_reg[1][2][8]/C
                         clock pessimism              0.251    -0.555    
                         clock uncertainty            0.132    -0.423    
    SLICE_X6Y142         FDRE (Hold_fdre_C_D)         0.120    -0.303    gp/blues_x_reg[1][2][8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_6
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[13]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 db1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.467ns (79.970%)  route 0.117ns (20.030%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db1/clk_out1
    SLICE_X1Y98          FDRE                                         r  db1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db1/count_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.302    db1/count_reg[4]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.105 r  db1/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.105    db1/count_reg[4]_i_1__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.066 r  db1/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.065    db1/count_reg[8]_i_1__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.025 r  db1/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.025    db1/count_reg[12]_i_1__0_n_4
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db1/clk_out1
    SLICE_X1Y100         FDRE                                         r  db1/count_reg[15]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_6
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[17]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 db2/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.605    -0.559    db2/clk_out1
    SLICE_X3Y98          FDRE                                         r  db2/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  db2/count_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.301    db2/count_reg[8]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.104 r  db2/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.104    db2/count_reg[8]_i_1__1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.065 r  db2/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.064    db2/count_reg[12]_i_1__1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.026 r  db2/count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.026    db2/count_reg[16]_i_1__1_n_4
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_divider/inst/clkout1_buf/O
                         net (fo=1577, routed)        0.872    -0.801    db2/clk_out1
    SLICE_X3Y100         FDRE                                         r  db2/count_reg[19]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.132    -0.160    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.055    db2/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.081    





