\hypertarget{group___s_p_i___clock___phase}{}\doxysection{S\+PI Clock Phase}
\label{group___s_p_i___clock___phase}\index{SPI Clock Phase@{SPI Clock Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}{S\+P\+I\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}{S\+P\+I\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}\label{group___s_p_i___clock___phase_ga208be78b79c51df200a495c4d2110b57}} 
\index{SPI Clock Phase@{SPI Clock Phase}!SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}}
\index{SPI\_PHASE\_1EDGE@{SPI\_PHASE\_1EDGE}!SPI Clock Phase@{SPI Clock Phase}}
\doxysubsubsection{\texorpdfstring{SPI\_PHASE\_1EDGE}{SPI\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+H\+A\+S\+E\+\_\+1\+E\+D\+GE~(0x00000000U)}



Definition at line 244 of file stm32f4xx\+\_\+hal\+\_\+spi.\+h.

\mbox{\Hypertarget{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}\label{group___s_p_i___clock___phase_ga960275ac1d01d302c48e713399990c36}} 
\index{SPI Clock Phase@{SPI Clock Phase}!SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}}
\index{SPI\_PHASE\_2EDGE@{SPI\_PHASE\_2EDGE}!SPI Clock Phase@{SPI Clock Phase}}
\doxysubsubsection{\texorpdfstring{SPI\_PHASE\_2EDGE}{SPI\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \#define S\+P\+I\+\_\+\+P\+H\+A\+S\+E\+\_\+2\+E\+D\+GE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{S\+P\+I\+\_\+\+C\+R1\+\_\+\+C\+P\+HA}}}



Definition at line 245 of file stm32f4xx\+\_\+hal\+\_\+spi.\+h.

