# MOD. Begin. Remodeling
-is_fetch_and_decode_improved 1
-is_extra_traces_enabled 1
-is_SM_remodeling_enabled 1
-num_subcores_in_SM 4
-is_remodeling_scoreboarding_enabled 0
-is_ibuffer_remodeled_enabled 1
-ibuffer_remodeled_size 3
-fetch_decode_width 1

-tensor_latency 32
-tensor_extra_latency_16816_fp32_1688_fp32 8
-tensor_rate_per_cycle 2048
-branch_latency 2
-half_latency 3
-uniform_latency 2
-predicate_latency 13
-miscellaneous_queue_latency 2
-miscellaneous_no_queue_latency 1

-branch_initiation 1
-half_initiation 2
-uniform_initiation 2
-predicate_initiation 2
-miscellaneous_queue_initiation 2
-miscellaneous_no_queue_initiation 1

-miscellaneous_queue_size 3
-memory_subcore_queue_size 3
-memory_intermidiate_stages_subcore_unit 6
-memory_sm_prt_size 128
-sm_memory_unit_l1c_access_queue_size 1
-sm_memory_unit_l1t_access_queue_size 1
-sm_memory_unit_l1d_access_queue_size 1
-sm_memory_unit_shmem_access_queue_size 1
-sm_memory_unit_bypass_l1d_directly_go_to_l2_access_queue_size 1
-sm_memory_unit_miscellaneous_access_queue_size 1
-num_cycles_to_wait_to_dispatch_another_inst_from_subcore_to_sm_shared_pipeline_when_is_mem_inst 2
-num_cycles_to_wait_to_dispatch_another_inst_from_subcore_to_sm_shared_pipeline_when_is_dp_inst 1

-memory_maximum_coalescing_cycles 1
-offset_latency_firts_stage_memory_subcore -1
-memory_shared_memory_minimum_latency 7
-memory_shared_memory_extra_latency_ldsm_multiple_matrix 2
-memmory_max_concurrent_requests_shmem_per_sm 999999
-memmory_max_concurrent_requests_standard_per_sm 1024
-memory_l1d_minimum_latency 13
-memory_l1d_max_lookups_per_cycle_per_bank 4
-memory_subcore_extra_latency_load_shared_mem 2
-constant_cache_latency_at_sm_structure 11

-memory_num_scalar_units_per_subcore 8
-memory_subcore_link_to_sm_byte_size 128
-is_load_half_bandwidth_in_the_subcore_link_to_sm_enabled 1
-is_store_half_bandwidth_in_the_subcore_link_to_sm_enabled 1

-dp_sm_shared_queue_size 1
-dp_subcore_queue_size 3
-dp_shared_intermidiate_stages 5
-dp_subcore_max_latency 13
-is_dp_pipeline_shared_for_subcores 1
-is_fp32ops_allowed_in_int_pipeline 0

-is_const_cache_accessed_blocks_tracking_enabled 1
-is_global_memory_accesses_blocks_tracking_enabled 1
-is_num_virtual_pages_tracking_enabled 1
-virtual_page_size_in_bytes 2097152
-num_const_cache_cycle_misses_before_switch_to_other_warp 4
-num_cycles_issue_port_busy_after_imadwide 1
-num_stall_cycles_wait_after_bits_stall_0_and_yield 46
-num_cycles_to_stall_SM_at_gpu_memory_barrier 186
-num_cycles_to_stall_SM_at_system_memory_barrier 2900
-num_cycles_to_stall_SM_at_cta_memory_barrier 53

#Subcore parameters
-perfect_constant_cache 0
-perfect_instruction_cache 0
-ibuffer_coalescing 0
-invalidate_instruction_caches_at_kernel_end 1
-is_instruction_prefetching_enabled 1
-prefetch_per_stream_buffer_size 8
-prefetch_num_stream_buffers 1
-num_instruction_prefetches_per_cycle 1
-is_rf_cache_enabled 1
-max_operands_regular_register_file 4
-max_latency_regular_register_file_latency 24
-num_regular_register_file_read_ports_per_bank 1
-num_regular_register_file_write_ports_per_bank 1
-max_size_register_file_write_queue_for_fixed_latency_instructions 8
-max_pops_per_cycle_register_file_write_queue_for_fixed_latency_instructions 1
-num_threads_granularity_read_regular_register_file_dp_inst 32
-num_threads_granularity_read_regular_register_file_mem_inst 32
-num_threads_granularity_read_regular_register_file_sfu_inst 32
-num_threads_granularity_read_regular_register_file_other_inst 32
-num_cycles_needed_to_write_a_reg_from_sm_struct_to_subcore 2
# MOD. End

# MOD. Begin. Fix WAR at baseline. scoreboard_reads for solving war hazards in the baseline configuration parameters
-scoreboard_war_mode opc
-scoreboard_war_max_uses_per_reg 9999
-scoreboard_war_static_power 0
-scoreboard_war_dynamic_power 0
# MOD. End

# MOD. End
