
IO_Tile_4_33

 (5 0)  (197 528)  (197 528)  routing T_4_33.span4_vert_33 <X> T_4_33.lc_trk_g0_1
 (6 0)  (198 528)  (198 528)  routing T_4_33.span4_vert_33 <X> T_4_33.lc_trk_g0_1
 (7 0)  (199 528)  (199 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (200 528)  (200 528)  routing T_4_33.span4_vert_33 <X> T_4_33.lc_trk_g0_1
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (16 14)  (184 543)  (184 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (4 2)  (250 531)  (250 531)  routing T_5_33.span4_vert_42 <X> T_5_33.lc_trk_g0_2
 (4 3)  (250 530)  (250 530)  routing T_5_33.span4_vert_42 <X> T_5_33.lc_trk_g0_2
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_vert_42 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span4_vert_42 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (16 14)  (292 543)  (292 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 8)  (359 536)  (359 536)  routing T_7_33.span12_vert_1 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span12_vert_1 <X> T_7_33.lc_trk_g1_1
 (8 9)  (362 537)  (362 537)  routing T_7_33.span12_vert_1 <X> T_7_33.lc_trk_g1_1


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_5 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (5 12)  (413 540)  (413 540)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g1_5
 (7 12)  (415 540)  (415 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (8 13)  (416 541)  (416 541)  routing T_8_33.span4_horz_r_5 <X> T_8_33.lc_trk_g1_5
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (11 0)  (471 528)  (471 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12
 (12 0)  (472 528)  (472 528)  routing T_9_33.span4_vert_1 <X> T_9_33.span4_horz_l_12


IO_Tile_11_33

 (5 0)  (563 528)  (563 528)  routing T_11_33.span4_vert_25 <X> T_11_33.lc_trk_g0_1
 (6 0)  (564 528)  (564 528)  routing T_11_33.span4_vert_25 <X> T_11_33.lc_trk_g0_1
 (7 0)  (565 528)  (565 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (8 1)  (566 529)  (566 529)  routing T_11_33.span4_vert_25 <X> T_11_33.lc_trk_g0_1
 (12 2)  (580 531)  (580 531)  routing T_11_33.span4_vert_31 <X> T_11_33.span4_horz_l_13
 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (13 11)  (581 538)  (581 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (16 14)  (550 543)  (550 543)  IOB_1 IO Functioning bit


IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (5 4)  (999 532)  (999 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (6 4)  (1000 532)  (1000 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (7 4)  (1001 532)  (1001 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1002 532)  (1002 532)  routing T_19_33.span4_vert_37 <X> T_19_33.lc_trk_g0_5
 (13 10)  (1017 539)  (1017 539)  routing T_19_33.lc_trk_g0_5 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (6 15)  (1054 542)  (1054 542)  routing T_20_33.span4_vert_6 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_6 lc_trk_g1_6


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_7 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (6 14)  (1324 543)  (1324 543)  routing T_25_33.span4_vert_15 <X> T_25_33.lc_trk_g1_7
 (7 14)  (1325 543)  (1325 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1326 543)  (1326 543)  routing T_25_33.span4_vert_15 <X> T_25_33.lc_trk_g1_7
 (8 15)  (1326 542)  (1326 542)  routing T_25_33.span4_vert_15 <X> T_25_33.lc_trk_g1_7


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1383 532)  (1383 532)  routing T_26_33.lc_trk_g1_5 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (5 12)  (1365 540)  (1365 540)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g1_5
 (7 12)  (1367 540)  (1367 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1368 541)  (1368 541)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g1_5


IO_Tile_27_33

 (13 3)  (1437 530)  (1437 530)  routing T_27_33.span4_vert_31 <X> T_27_33.span4_horz_r_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (5 2)  (1527 531)  (1527 531)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (6 2)  (1528 531)  (1528 531)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (7 2)  (1529 531)  (1529 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (11 2)  (1543 531)  (1543 531)  routing T_29_33.span4_vert_7 <X> T_29_33.span4_horz_l_13
 (12 2)  (1544 531)  (1544 531)  routing T_29_33.span4_vert_7 <X> T_29_33.span4_horz_l_13
 (8 3)  (1530 530)  (1530 530)  routing T_29_33.span4_vert_27 <X> T_29_33.lc_trk_g0_3
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_1 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (5 8)  (1527 536)  (1527 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (7 8)  (1529 536)  (1529 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1530 536)  (1530 536)  routing T_29_33.span4_horz_r_9 <X> T_29_33.lc_trk_g1_1
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g0_3 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 1)  (1569 529)  (1569 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (12 5)  (1652 533)  (1652 533)  routing T_31_33.lc_trk_g0_6 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (4 6)  (1634 535)  (1634 535)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g0_6
 (5 7)  (1635 534)  (1635 534)  routing T_31_33.span4_horz_r_14 <X> T_31_33.lc_trk_g0_6
 (7 7)  (1637 534)  (1637 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6


LogicTile_5_32

 (8 11)  (242 523)  (242 523)  routing T_5_32.sp4_h_r_7 <X> T_5_32.sp4_v_t_42
 (9 11)  (243 523)  (243 523)  routing T_5_32.sp4_h_r_7 <X> T_5_32.sp4_v_t_42


LogicTile_6_32

 (2 4)  (290 516)  (290 516)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_32

 (19 1)  (457 513)  (457 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_12_32

 (3 3)  (603 515)  (603 515)  routing T_12_32.sp12_v_b_0 <X> T_12_32.sp12_h_l_23


LogicTile_19_32

 (4 2)  (986 514)  (986 514)  routing T_19_32.sp4_v_b_0 <X> T_19_32.sp4_v_t_37


LogicTile_4_31

 (4 14)  (184 510)  (184 510)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_t_44
 (6 14)  (186 510)  (186 510)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_t_44
 (5 15)  (185 511)  (185 511)  routing T_4_31.sp4_h_r_3 <X> T_4_31.sp4_v_t_44


LogicTile_5_31

 (19 15)  (253 511)  (253 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_31

 (3 4)  (291 500)  (291 500)  routing T_6_31.sp12_v_b_0 <X> T_6_31.sp12_h_r_0
 (3 5)  (291 501)  (291 501)  routing T_6_31.sp12_v_b_0 <X> T_6_31.sp12_h_r_0


LogicTile_11_31

 (8 3)  (554 499)  (554 499)  routing T_11_31.sp4_h_r_7 <X> T_11_31.sp4_v_t_36
 (9 3)  (555 499)  (555 499)  routing T_11_31.sp4_h_r_7 <X> T_11_31.sp4_v_t_36
 (10 3)  (556 499)  (556 499)  routing T_11_31.sp4_h_r_7 <X> T_11_31.sp4_v_t_36
 (8 11)  (554 507)  (554 507)  routing T_11_31.sp4_v_b_4 <X> T_11_31.sp4_v_t_42
 (10 11)  (556 507)  (556 507)  routing T_11_31.sp4_v_b_4 <X> T_11_31.sp4_v_t_42


LogicTile_12_31

 (2 4)  (602 500)  (602 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_31

 (3 3)  (765 499)  (765 499)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_l_23


LogicTile_27_31

 (8 11)  (1410 507)  (1410 507)  routing T_27_31.sp4_v_b_4 <X> T_27_31.sp4_v_t_42
 (10 11)  (1412 507)  (1412 507)  routing T_27_31.sp4_v_b_4 <X> T_27_31.sp4_v_t_42


LogicTile_29_31

 (4 6)  (1514 502)  (1514 502)  routing T_29_31.sp4_v_b_3 <X> T_29_31.sp4_v_t_38


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 486)  (13 486)  routing T_0_30.span4_vert_b_14 <X> T_0_30.lc_trk_g0_6
 (5 7)  (12 487)  (12 487)  routing T_0_30.span4_vert_b_14 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6


LogicTile_24_30

 (8 8)  (1260 488)  (1260 488)  routing T_24_30.sp4_v_b_7 <X> T_24_30.sp4_h_r_7
 (9 8)  (1261 488)  (1261 488)  routing T_24_30.sp4_v_b_7 <X> T_24_30.sp4_h_r_7


RAM_Tile_25_30

 (13 2)  (1319 482)  (1319 482)  routing T_25_30.sp4_h_r_2 <X> T_25_30.sp4_v_t_39
 (12 3)  (1318 483)  (1318 483)  routing T_25_30.sp4_h_r_2 <X> T_25_30.sp4_v_t_39


LogicTile_27_30

 (19 4)  (1421 484)  (1421 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_28_30

 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_h_l_42 <X> T_28_30.sp4_v_t_37


LogicTile_29_30

 (12 2)  (1522 482)  (1522 482)  routing T_29_30.sp4_v_b_2 <X> T_29_30.sp4_h_l_39


IO_Tile_0_29

 (11 6)  (6 470)  (6 470)  routing T_0_29.span4_horz_13 <X> T_0_29.span4_vert_t_14
 (12 6)  (5 470)  (5 470)  routing T_0_29.span4_horz_13 <X> T_0_29.span4_vert_t_14


LogicTile_3_29

 (5 2)  (131 466)  (131 466)  routing T_3_29.sp4_v_b_0 <X> T_3_29.sp4_h_l_37


LogicTile_11_29

 (3 4)  (549 468)  (549 468)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0
 (3 5)  (549 469)  (549 469)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0


LogicTile_19_29

 (2 8)  (984 472)  (984 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_29

 (4 10)  (1040 474)  (1040 474)  routing T_20_29.sp4_v_b_6 <X> T_20_29.sp4_v_t_43


LogicTile_22_29

 (4 4)  (1148 468)  (1148 468)  routing T_22_29.sp4_h_l_44 <X> T_22_29.sp4_v_b_3
 (6 4)  (1150 468)  (1150 468)  routing T_22_29.sp4_h_l_44 <X> T_22_29.sp4_v_b_3
 (5 5)  (1149 469)  (1149 469)  routing T_22_29.sp4_h_l_44 <X> T_22_29.sp4_v_b_3


LogicTile_24_29

 (19 7)  (1271 471)  (1271 471)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_29

 (19 2)  (1529 466)  (1529 466)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 11)  (1519 475)  (1519 475)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_v_t_42


IO_Tile_0_28

 (0 0)  (17 448)  (17 448)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (16 14)  (1 462)  (1 462)  IOB_1 IO Functioning bit


LogicTile_3_28

 (8 0)  (134 448)  (134 448)  routing T_3_28.sp4_h_l_40 <X> T_3_28.sp4_h_r_1
 (10 0)  (136 448)  (136 448)  routing T_3_28.sp4_h_l_40 <X> T_3_28.sp4_h_r_1
 (19 0)  (145 448)  (145 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_7_28

 (8 9)  (350 457)  (350 457)  routing T_7_28.sp4_h_l_36 <X> T_7_28.sp4_v_b_7
 (9 9)  (351 457)  (351 457)  routing T_7_28.sp4_h_l_36 <X> T_7_28.sp4_v_b_7
 (10 9)  (352 457)  (352 457)  routing T_7_28.sp4_h_l_36 <X> T_7_28.sp4_v_b_7


LogicTile_12_28

 (3 4)  (603 452)  (603 452)  routing T_12_28.sp12_v_b_0 <X> T_12_28.sp12_h_r_0
 (3 5)  (603 453)  (603 453)  routing T_12_28.sp12_v_b_0 <X> T_12_28.sp12_h_r_0


LogicTile_19_28

 (4 2)  (986 450)  (986 450)  routing T_19_28.sp4_v_b_0 <X> T_19_28.sp4_v_t_37


LogicTile_22_28

 (2 12)  (1146 460)  (1146 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


RAM_Tile_25_28

 (11 4)  (1317 452)  (1317 452)  routing T_25_28.sp4_h_l_46 <X> T_25_28.sp4_v_b_5
 (13 4)  (1319 452)  (1319 452)  routing T_25_28.sp4_h_l_46 <X> T_25_28.sp4_v_b_5
 (12 5)  (1318 453)  (1318 453)  routing T_25_28.sp4_h_l_46 <X> T_25_28.sp4_v_b_5


LogicTile_29_28

 (19 7)  (1529 455)  (1529 455)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (4 3)  (13 435)  (13 435)  routing T_0_27.span4_vert_b_2 <X> T_0_27.lc_trk_g0_2
 (5 3)  (12 435)  (12 435)  routing T_0_27.span4_vert_b_2 <X> T_0_27.lc_trk_g0_2
 (7 3)  (10 435)  (10 435)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_2 lc_trk_g0_2
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (12 5)  (5 437)  (5 437)  routing T_0_27.lc_trk_g0_2 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 6)  (12 438)  (12 438)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 439)  (9 439)  routing T_0_27.span4_vert_b_7 <X> T_0_27.lc_trk_g0_7
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (16 14)  (1 446)  (1 446)  IOB_1 IO Functioning bit


LogicTile_10_27

 (3 12)  (495 444)  (495 444)  routing T_10_27.sp12_v_b_1 <X> T_10_27.sp12_h_r_1
 (3 13)  (495 445)  (495 445)  routing T_10_27.sp12_v_b_1 <X> T_10_27.sp12_h_r_1


LogicTile_11_27

 (8 7)  (554 439)  (554 439)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_41
 (10 7)  (556 439)  (556 439)  routing T_11_27.sp4_v_b_1 <X> T_11_27.sp4_v_t_41


LogicTile_13_27

 (3 8)  (657 440)  (657 440)  routing T_13_27.sp12_h_r_1 <X> T_13_27.sp12_v_b_1
 (3 9)  (657 441)  (657 441)  routing T_13_27.sp12_h_r_1 <X> T_13_27.sp12_v_b_1


LogicTile_15_27

 (6 8)  (768 440)  (768 440)  routing T_15_27.sp4_h_r_1 <X> T_15_27.sp4_v_b_6


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_r_0 <X> T_16_27.sp12_v_b_0
 (19 13)  (835 445)  (835 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_27

 (2 6)  (876 438)  (876 438)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_19_27

 (8 9)  (990 441)  (990 441)  routing T_19_27.sp4_h_r_7 <X> T_19_27.sp4_v_b_7


LogicTile_20_27

 (2 4)  (1038 436)  (1038 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 8)  (1040 440)  (1040 440)  routing T_20_27.sp4_h_l_43 <X> T_20_27.sp4_v_b_6
 (5 9)  (1041 441)  (1041 441)  routing T_20_27.sp4_h_l_43 <X> T_20_27.sp4_v_b_6


RAM_Tile_25_27

 (3 11)  (1309 443)  (1309 443)  routing T_25_27.sp12_v_b_1 <X> T_25_27.sp12_h_l_22


LogicTile_26_27

 (3 3)  (1351 435)  (1351 435)  routing T_26_27.sp12_v_b_0 <X> T_26_27.sp12_h_l_23


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23


LogicTile_29_27

 (4 6)  (1514 438)  (1514 438)  routing T_29_27.sp4_v_b_3 <X> T_29_27.sp4_v_t_38


LogicTile_13_26

 (3 4)  (657 420)  (657 420)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0
 (3 5)  (657 421)  (657 421)  routing T_13_26.sp12_v_b_0 <X> T_13_26.sp12_h_r_0


LogicTile_18_26

 (8 0)  (936 416)  (936 416)  routing T_18_26.sp4_v_b_7 <X> T_18_26.sp4_h_r_1
 (9 0)  (937 416)  (937 416)  routing T_18_26.sp4_v_b_7 <X> T_18_26.sp4_h_r_1
 (10 0)  (938 416)  (938 416)  routing T_18_26.sp4_v_b_7 <X> T_18_26.sp4_h_r_1


LogicTile_19_26

 (5 0)  (987 416)  (987 416)  routing T_19_26.sp4_v_b_0 <X> T_19_26.sp4_h_r_0
 (6 1)  (988 417)  (988 417)  routing T_19_26.sp4_v_b_0 <X> T_19_26.sp4_h_r_0


LogicTile_20_26

 (5 0)  (1041 416)  (1041 416)  routing T_20_26.sp4_v_b_6 <X> T_20_26.sp4_h_r_0
 (12 0)  (1048 416)  (1048 416)  routing T_20_26.sp4_v_b_8 <X> T_20_26.sp4_h_r_2
 (4 1)  (1040 417)  (1040 417)  routing T_20_26.sp4_v_b_6 <X> T_20_26.sp4_h_r_0
 (6 1)  (1042 417)  (1042 417)  routing T_20_26.sp4_v_b_6 <X> T_20_26.sp4_h_r_0
 (11 1)  (1047 417)  (1047 417)  routing T_20_26.sp4_v_b_8 <X> T_20_26.sp4_h_r_2
 (13 1)  (1049 417)  (1049 417)  routing T_20_26.sp4_v_b_8 <X> T_20_26.sp4_h_r_2
 (8 4)  (1044 420)  (1044 420)  routing T_20_26.sp4_v_b_10 <X> T_20_26.sp4_h_r_4
 (9 4)  (1045 420)  (1045 420)  routing T_20_26.sp4_v_b_10 <X> T_20_26.sp4_h_r_4
 (10 4)  (1046 420)  (1046 420)  routing T_20_26.sp4_v_b_10 <X> T_20_26.sp4_h_r_4
 (12 4)  (1048 420)  (1048 420)  routing T_20_26.sp4_v_b_5 <X> T_20_26.sp4_h_r_5
 (11 5)  (1047 421)  (1047 421)  routing T_20_26.sp4_v_b_5 <X> T_20_26.sp4_h_r_5
 (12 8)  (1048 424)  (1048 424)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_r_8
 (11 9)  (1047 425)  (1047 425)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_r_8
 (13 9)  (1049 425)  (1049 425)  routing T_20_26.sp4_v_b_2 <X> T_20_26.sp4_h_r_8
 (8 12)  (1044 428)  (1044 428)  routing T_20_26.sp4_v_b_4 <X> T_20_26.sp4_h_r_10
 (9 12)  (1045 428)  (1045 428)  routing T_20_26.sp4_v_b_4 <X> T_20_26.sp4_h_r_10
 (10 12)  (1046 428)  (1046 428)  routing T_20_26.sp4_v_b_4 <X> T_20_26.sp4_h_r_10


LogicTile_21_26

 (8 8)  (1098 424)  (1098 424)  routing T_21_26.sp4_v_b_1 <X> T_21_26.sp4_h_r_7
 (9 8)  (1099 424)  (1099 424)  routing T_21_26.sp4_v_b_1 <X> T_21_26.sp4_h_r_7
 (10 8)  (1100 424)  (1100 424)  routing T_21_26.sp4_v_b_1 <X> T_21_26.sp4_h_r_7


LogicTile_22_26

 (9 4)  (1153 420)  (1153 420)  routing T_22_26.sp4_h_l_36 <X> T_22_26.sp4_h_r_4
 (10 4)  (1154 420)  (1154 420)  routing T_22_26.sp4_h_l_36 <X> T_22_26.sp4_h_r_4
 (19 8)  (1163 424)  (1163 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_23_26

 (5 4)  (1203 420)  (1203 420)  routing T_23_26.sp4_h_l_37 <X> T_23_26.sp4_h_r_3
 (4 5)  (1202 421)  (1202 421)  routing T_23_26.sp4_h_l_37 <X> T_23_26.sp4_h_r_3


LogicTile_24_26

 (9 0)  (1261 416)  (1261 416)  routing T_24_26.sp4_h_l_47 <X> T_24_26.sp4_h_r_1
 (10 0)  (1262 416)  (1262 416)  routing T_24_26.sp4_h_l_47 <X> T_24_26.sp4_h_r_1
 (6 1)  (1258 417)  (1258 417)  routing T_24_26.sp4_h_l_37 <X> T_24_26.sp4_h_r_0
 (8 4)  (1260 420)  (1260 420)  routing T_24_26.sp4_h_l_45 <X> T_24_26.sp4_h_r_4
 (10 4)  (1262 420)  (1262 420)  routing T_24_26.sp4_h_l_45 <X> T_24_26.sp4_h_r_4
 (3 8)  (1255 424)  (1255 424)  routing T_24_26.sp12_h_r_1 <X> T_24_26.sp12_v_b_1
 (9 8)  (1261 424)  (1261 424)  routing T_24_26.sp4_h_l_41 <X> T_24_26.sp4_h_r_7
 (10 8)  (1262 424)  (1262 424)  routing T_24_26.sp4_h_l_41 <X> T_24_26.sp4_h_r_7
 (12 8)  (1264 424)  (1264 424)  routing T_24_26.sp4_h_l_40 <X> T_24_26.sp4_h_r_8
 (3 9)  (1255 425)  (1255 425)  routing T_24_26.sp12_h_r_1 <X> T_24_26.sp12_v_b_1
 (13 9)  (1265 425)  (1265 425)  routing T_24_26.sp4_h_l_40 <X> T_24_26.sp4_h_r_8
 (8 12)  (1260 428)  (1260 428)  routing T_24_26.sp4_h_l_39 <X> T_24_26.sp4_h_r_10
 (10 12)  (1262 428)  (1262 428)  routing T_24_26.sp4_h_l_39 <X> T_24_26.sp4_h_r_10


RAM_Tile_25_26

 (0 0)  (1306 416)  (1306 416)  Negative Clock bit

 (22 0)  (1328 416)  (1328 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 416)  (1329 416)  routing T_25_26.sp4_h_r_3 <X> T_25_26.lc_trk_g0_3
 (24 0)  (1330 416)  (1330 416)  routing T_25_26.sp4_h_r_3 <X> T_25_26.lc_trk_g0_3
 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (26 0)  (1332 416)  (1332 416)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (3 1)  (1309 417)  (1309 417)  routing T_25_26.sp12_h_l_23 <X> T_25_26.sp12_v_b_0
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 417)  (1327 417)  routing T_25_26.sp4_h_r_3 <X> T_25_26.lc_trk_g0_3
 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (24 1)  (1330 417)  (1330 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (25 1)  (1331 417)  (1331 417)  routing T_25_26.sp4_h_l_7 <X> T_25_26.lc_trk_g0_2
 (27 1)  (1333 417)  (1333 417)  routing T_25_26.lc_trk_g1_5 <X> T_25_26.input0_0
 (29 1)  (1335 417)  (1335 417)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_5 input0_0
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (15 2)  (1321 418)  (1321 418)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g0_5
 (16 2)  (1322 418)  (1322 418)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g0_5
 (17 2)  (1323 418)  (1323 418)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_l_8 lc_trk_g0_5
 (18 2)  (1324 418)  (1324 418)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g0_5
 (21 2)  (1327 418)  (1327 418)  routing T_25_26.sp4_h_l_10 <X> T_25_26.lc_trk_g0_7
 (22 2)  (1328 418)  (1328 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1329 418)  (1329 418)  routing T_25_26.sp4_h_l_10 <X> T_25_26.lc_trk_g0_7
 (24 2)  (1330 418)  (1330 418)  routing T_25_26.sp4_h_l_10 <X> T_25_26.lc_trk_g0_7
 (26 2)  (1332 418)  (1332 418)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input0_1
 (27 2)  (1333 418)  (1333 418)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_6
 (28 2)  (1334 418)  (1334 418)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_6
 (29 2)  (1335 418)  (1335 418)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_3 wire_bram/ram/WDATA_6
 (38 2)  (1344 418)  (1344 418)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (18 3)  (1324 419)  (1324 419)  routing T_25_26.sp4_h_l_8 <X> T_25_26.lc_trk_g0_5
 (21 3)  (1327 419)  (1327 419)  routing T_25_26.sp4_h_l_10 <X> T_25_26.lc_trk_g0_7
 (27 3)  (1333 419)  (1333 419)  routing T_25_26.lc_trk_g1_4 <X> T_25_26.input0_1
 (29 3)  (1335 419)  (1335 419)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (30 3)  (1336 419)  (1336 419)  routing T_25_26.lc_trk_g3_3 <X> T_25_26.wire_bram/ram/WDATA_6
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (15 4)  (1321 420)  (1321 420)  routing T_25_26.sp4_h_r_17 <X> T_25_26.lc_trk_g1_1
 (16 4)  (1322 420)  (1322 420)  routing T_25_26.sp4_h_r_17 <X> T_25_26.lc_trk_g1_1
 (17 4)  (1323 420)  (1323 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 420)  (1324 420)  routing T_25_26.sp4_h_r_17 <X> T_25_26.lc_trk_g1_1
 (4 5)  (1310 421)  (1310 421)  routing T_25_26.sp4_h_l_42 <X> T_25_26.sp4_h_r_3
 (6 5)  (1312 421)  (1312 421)  routing T_25_26.sp4_h_l_42 <X> T_25_26.sp4_h_r_3
 (15 5)  (1321 421)  (1321 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (16 5)  (1322 421)  (1322 421)  routing T_25_26.sp4_v_b_16 <X> T_25_26.lc_trk_g1_0
 (17 5)  (1323 421)  (1323 421)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_16 lc_trk_g1_0
 (18 5)  (1324 421)  (1324 421)  routing T_25_26.sp4_h_r_17 <X> T_25_26.lc_trk_g1_1
 (27 5)  (1333 421)  (1333 421)  routing T_25_26.lc_trk_g1_1 <X> T_25_26.input0_2
 (29 5)  (1335 421)  (1335 421)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (14 6)  (1320 422)  (1320 422)  routing T_25_26.sp4_h_r_12 <X> T_25_26.lc_trk_g1_4
 (15 6)  (1321 422)  (1321 422)  routing T_25_26.sp4_h_r_13 <X> T_25_26.lc_trk_g1_5
 (16 6)  (1322 422)  (1322 422)  routing T_25_26.sp4_h_r_13 <X> T_25_26.lc_trk_g1_5
 (17 6)  (1323 422)  (1323 422)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1324 422)  (1324 422)  routing T_25_26.sp4_h_r_13 <X> T_25_26.lc_trk_g1_5
 (21 6)  (1327 422)  (1327 422)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (22 6)  (1328 422)  (1328 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 422)  (1329 422)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (27 6)  (1333 422)  (1333 422)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.wire_bram/ram/WDATA_4
 (28 6)  (1334 422)  (1334 422)  routing T_25_26.lc_trk_g3_1 <X> T_25_26.wire_bram/ram/WDATA_4
 (29 6)  (1335 422)  (1335 422)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_1 wire_bram/ram/WDATA_4
 (15 7)  (1321 423)  (1321 423)  routing T_25_26.sp4_h_r_12 <X> T_25_26.lc_trk_g1_4
 (16 7)  (1322 423)  (1322 423)  routing T_25_26.sp4_h_r_12 <X> T_25_26.lc_trk_g1_4
 (17 7)  (1323 423)  (1323 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_12 lc_trk_g1_4
 (21 7)  (1327 423)  (1327 423)  routing T_25_26.sp4_v_t_2 <X> T_25_26.lc_trk_g1_7
 (26 7)  (1332 423)  (1332 423)  routing T_25_26.lc_trk_g0_3 <X> T_25_26.input0_3
 (29 7)  (1335 423)  (1335 423)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_3 input0_3
 (40 7)  (1346 423)  (1346 423)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_4 sp12_v_t_21
 (26 8)  (1332 424)  (1332 424)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (14 9)  (1320 425)  (1320 425)  routing T_25_26.sp12_v_b_16 <X> T_25_26.lc_trk_g2_0
 (16 9)  (1322 425)  (1322 425)  routing T_25_26.sp12_v_b_16 <X> T_25_26.lc_trk_g2_0
 (17 9)  (1323 425)  (1323 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (26 9)  (1332 425)  (1332 425)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (27 9)  (1333 425)  (1333 425)  routing T_25_26.lc_trk_g1_7 <X> T_25_26.input0_4
 (29 9)  (1335 425)  (1335 425)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (14 10)  (1320 426)  (1320 426)  routing T_25_26.sp4_h_r_44 <X> T_25_26.lc_trk_g2_4
 (28 10)  (1334 426)  (1334 426)  routing T_25_26.lc_trk_g2_0 <X> T_25_26.wire_bram/ram/WDATA_2
 (29 10)  (1335 426)  (1335 426)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_2
 (37 10)  (1343 426)  (1343 426)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (14 11)  (1320 427)  (1320 427)  routing T_25_26.sp4_h_r_44 <X> T_25_26.lc_trk_g2_4
 (15 11)  (1321 427)  (1321 427)  routing T_25_26.sp4_h_r_44 <X> T_25_26.lc_trk_g2_4
 (16 11)  (1322 427)  (1322 427)  routing T_25_26.sp4_h_r_44 <X> T_25_26.lc_trk_g2_4
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (1333 427)  (1333 427)  routing T_25_26.lc_trk_g1_0 <X> T_25_26.input0_5
 (29 11)  (1335 427)  (1335 427)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (15 12)  (1321 428)  (1321 428)  routing T_25_26.sp4_h_l_28 <X> T_25_26.lc_trk_g3_1
 (16 12)  (1322 428)  (1322 428)  routing T_25_26.sp4_h_l_28 <X> T_25_26.lc_trk_g3_1
 (17 12)  (1323 428)  (1323 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 428)  (1324 428)  routing T_25_26.sp4_h_l_28 <X> T_25_26.lc_trk_g3_1
 (22 12)  (1328 428)  (1328 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 428)  (1329 428)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (24 12)  (1330 428)  (1330 428)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (18 13)  (1324 429)  (1324 429)  routing T_25_26.sp4_h_l_28 <X> T_25_26.lc_trk_g3_1
 (21 13)  (1327 429)  (1327 429)  routing T_25_26.sp4_h_r_27 <X> T_25_26.lc_trk_g3_3
 (26 13)  (1332 429)  (1332 429)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.input0_6
 (29 13)  (1335 429)  (1335 429)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_2 input0_6
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (1322 430)  (1322 430)  routing T_25_26.sp4_v_b_29 <X> T_25_26.lc_trk_g3_5
 (17 14)  (1323 430)  (1323 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (1324 430)  (1324 430)  routing T_25_26.sp4_v_b_29 <X> T_25_26.lc_trk_g3_5
 (26 14)  (1332 430)  (1332 430)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input0_7
 (27 14)  (1333 430)  (1333 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_0
 (28 14)  (1334 430)  (1334 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_0
 (29 14)  (1335 430)  (1335 430)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_0
 (30 14)  (1336 430)  (1336 430)  routing T_25_26.lc_trk_g3_5 <X> T_25_26.wire_bram/ram/WDATA_0
 (35 14)  (1341 430)  (1341 430)  routing T_25_26.lc_trk_g0_5 <X> T_25_26.input2_7
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (26 15)  (1332 431)  (1332 431)  routing T_25_26.lc_trk_g0_7 <X> T_25_26.input0_7
 (29 15)  (1335 431)  (1335 431)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 431)  (1338 431)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_5 input2_7
 (40 15)  (1346 431)  (1346 431)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_0 sp12_v_b_14


LogicTile_26_26

 (4 15)  (1352 431)  (1352 431)  routing T_26_26.sp4_v_b_4 <X> T_26_26.sp4_h_l_44


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 409)  (17 409)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0
 (8 13)  (188 413)  (188 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10
 (9 13)  (189 413)  (189 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10
 (10 13)  (190 413)  (190 413)  routing T_4_25.sp4_h_l_41 <X> T_4_25.sp4_v_b_10


LogicTile_5_25



LogicTile_6_25

 (3 4)  (291 404)  (291 404)  routing T_6_25.sp12_v_t_23 <X> T_6_25.sp12_h_r_0
 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_25



RAM_Tile_8_25

 (2 12)  (398 412)  (398 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_25

 (5 0)  (443 400)  (443 400)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_0
 (4 1)  (442 401)  (442 401)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_h_r_0


LogicTile_10_25

 (2 0)  (494 400)  (494 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 0)  (495 400)  (495 400)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_v_b_0
 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_r_0 <X> T_10_25.sp12_v_b_0
 (2 4)  (494 404)  (494 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_25

 (11 13)  (557 413)  (557 413)  routing T_11_25.sp4_h_l_46 <X> T_11_25.sp4_h_r_11


LogicTile_12_25

 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 8)  (603 408)  (603 408)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_b_1
 (3 9)  (603 409)  (603 409)  routing T_12_25.sp12_h_r_1 <X> T_12_25.sp12_v_b_1


LogicTile_13_25

 (8 1)  (662 401)  (662 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (9 1)  (663 401)  (663 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (10 1)  (664 401)  (664 401)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_1
 (3 8)  (657 408)  (657 408)  routing T_13_25.sp12_h_r_1 <X> T_13_25.sp12_v_b_1
 (4 8)  (658 408)  (658 408)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (6 8)  (660 408)  (660 408)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (3 9)  (657 409)  (657 409)  routing T_13_25.sp12_h_r_1 <X> T_13_25.sp12_v_b_1
 (5 9)  (659 409)  (659 409)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (8 9)  (662 409)  (662 409)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_7
 (9 9)  (663 409)  (663 409)  routing T_13_25.sp4_h_l_42 <X> T_13_25.sp4_v_b_7
 (11 12)  (665 412)  (665 412)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11
 (13 12)  (667 412)  (667 412)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11
 (12 13)  (666 413)  (666 413)  routing T_13_25.sp4_h_l_40 <X> T_13_25.sp4_v_b_11


LogicTile_14_25



LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (11 13)  (773 413)  (773 413)  routing T_15_25.sp4_h_l_46 <X> T_15_25.sp4_h_r_11


LogicTile_16_25

 (3 0)  (819 400)  (819 400)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_b_0
 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_r_0 <X> T_16_25.sp12_v_b_0


LogicTile_17_25



LogicTile_18_25

 (8 0)  (936 400)  (936 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (9 0)  (937 400)  (937 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (10 0)  (938 400)  (938 400)  routing T_18_25.sp4_v_b_7 <X> T_18_25.sp4_h_r_1
 (16 0)  (944 400)  (944 400)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (17 0)  (945 400)  (945 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 400)  (946 400)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (18 1)  (946 401)  (946 401)  routing T_18_25.sp4_v_b_9 <X> T_18_25.lc_trk_g0_1
 (27 2)  (955 402)  (955 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 402)  (956 402)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 402)  (957 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 402)  (960 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 402)  (962 402)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 402)  (963 402)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.input_2_1
 (37 2)  (965 402)  (965 402)  LC_1 Logic Functioning bit
 (38 2)  (966 402)  (966 402)  LC_1 Logic Functioning bit
 (39 2)  (967 402)  (967 402)  LC_1 Logic Functioning bit
 (41 2)  (969 402)  (969 402)  LC_1 Logic Functioning bit
 (47 2)  (975 402)  (975 402)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (956 403)  (956 403)  routing T_18_25.lc_trk_g2_1 <X> T_18_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 403)  (957 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 403)  (958 403)  routing T_18_25.lc_trk_g3_3 <X> T_18_25.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 403)  (959 403)  routing T_18_25.lc_trk_g1_3 <X> T_18_25.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 403)  (960 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 403)  (961 403)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.input_2_1
 (36 3)  (964 403)  (964 403)  LC_1 Logic Functioning bit
 (38 3)  (966 403)  (966 403)  LC_1 Logic Functioning bit
 (46 3)  (974 403)  (974 403)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (8 4)  (936 404)  (936 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (9 4)  (937 404)  (937 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (10 4)  (938 404)  (938 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.sp4_h_r_4
 (21 4)  (949 404)  (949 404)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g1_3
 (22 4)  (950 404)  (950 404)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (951 404)  (951 404)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g1_3
 (21 5)  (949 405)  (949 405)  routing T_18_25.sp4_v_b_11 <X> T_18_25.lc_trk_g1_3
 (22 6)  (950 406)  (950 406)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 406)  (952 406)  routing T_18_25.bot_op_7 <X> T_18_25.lc_trk_g1_7
 (19 7)  (947 407)  (947 407)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (16 8)  (944 408)  (944 408)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g2_1
 (17 8)  (945 408)  (945 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (946 408)  (946 408)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g2_1
 (29 8)  (957 408)  (957 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 408)  (959 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 408)  (960 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 408)  (961 408)  routing T_18_25.lc_trk_g2_5 <X> T_18_25.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 408)  (963 408)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_4
 (43 8)  (971 408)  (971 408)  LC_4 Logic Functioning bit
 (47 8)  (975 408)  (975 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (976 408)  (976 408)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (27 9)  (955 409)  (955 409)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 409)  (956 409)  routing T_18_25.lc_trk_g3_1 <X> T_18_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 409)  (957 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 409)  (960 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 409)  (962 409)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_4
 (35 9)  (963 409)  (963 409)  routing T_18_25.lc_trk_g1_7 <X> T_18_25.input_2_4
 (36 9)  (964 409)  (964 409)  LC_4 Logic Functioning bit
 (38 9)  (966 409)  (966 409)  LC_4 Logic Functioning bit
 (41 9)  (969 409)  (969 409)  LC_4 Logic Functioning bit
 (42 9)  (970 409)  (970 409)  LC_4 Logic Functioning bit
 (43 9)  (971 409)  (971 409)  LC_4 Logic Functioning bit
 (16 10)  (944 410)  (944 410)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (17 10)  (945 410)  (945 410)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 410)  (946 410)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (18 11)  (946 411)  (946 411)  routing T_18_25.sp4_v_b_37 <X> T_18_25.lc_trk_g2_5
 (16 12)  (944 412)  (944 412)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g3_1
 (17 12)  (945 412)  (945 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (946 412)  (946 412)  routing T_18_25.sp4_v_t_12 <X> T_18_25.lc_trk_g3_1
 (21 12)  (949 412)  (949 412)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g3_3
 (22 12)  (950 412)  (950 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (952 412)  (952 412)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g3_3
 (21 13)  (949 413)  (949 413)  routing T_18_25.sp12_v_t_0 <X> T_18_25.lc_trk_g3_3


LogicTile_19_25

 (16 0)  (998 400)  (998 400)  routing T_19_25.sp4_v_b_9 <X> T_19_25.lc_trk_g0_1
 (17 0)  (999 400)  (999 400)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1000 400)  (1000 400)  routing T_19_25.sp4_v_b_9 <X> T_19_25.lc_trk_g0_1
 (26 0)  (1008 400)  (1008 400)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (45 0)  (1027 400)  (1027 400)  LC_0 Logic Functioning bit
 (18 1)  (1000 401)  (1000 401)  routing T_19_25.sp4_v_b_9 <X> T_19_25.lc_trk_g0_1
 (26 1)  (1008 401)  (1008 401)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 401)  (1010 401)  routing T_19_25.lc_trk_g2_6 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 401)  (1013 401)  routing T_19_25.lc_trk_g0_7 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 401)  (1014 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 401)  (1015 401)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.input_2_0
 (34 1)  (1016 401)  (1016 401)  routing T_19_25.lc_trk_g3_1 <X> T_19_25.input_2_0
 (36 1)  (1018 401)  (1018 401)  LC_0 Logic Functioning bit
 (38 1)  (1020 401)  (1020 401)  LC_0 Logic Functioning bit
 (39 1)  (1021 401)  (1021 401)  LC_0 Logic Functioning bit
 (41 1)  (1023 401)  (1023 401)  LC_0 Logic Functioning bit
 (43 1)  (1025 401)  (1025 401)  LC_0 Logic Functioning bit
 (51 1)  (1033 401)  (1033 401)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 402)  (982 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (1 2)  (983 402)  (983 402)  routing T_19_25.glb_netwk_6 <X> T_19_25.wire_logic_cluster/lc_7/clk
 (2 2)  (984 402)  (984 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 402)  (1003 402)  routing T_19_25.sp4_v_b_15 <X> T_19_25.lc_trk_g0_7
 (22 2)  (1004 402)  (1004 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1005 402)  (1005 402)  routing T_19_25.sp4_v_b_15 <X> T_19_25.lc_trk_g0_7
 (21 3)  (1003 403)  (1003 403)  routing T_19_25.sp4_v_b_15 <X> T_19_25.lc_trk_g0_7
 (12 8)  (994 408)  (994 408)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_h_r_8
 (11 9)  (993 409)  (993 409)  routing T_19_25.sp4_v_b_8 <X> T_19_25.sp4_h_r_8
 (22 11)  (1004 411)  (1004 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 411)  (1005 411)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g2_6
 (24 11)  (1006 411)  (1006 411)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g2_6
 (25 11)  (1007 411)  (1007 411)  routing T_19_25.sp4_h_r_30 <X> T_19_25.lc_trk_g2_6
 (5 12)  (987 412)  (987 412)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_h_r_9
 (13 12)  (995 412)  (995 412)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_11
 (16 12)  (998 412)  (998 412)  routing T_19_25.sp4_v_t_12 <X> T_19_25.lc_trk_g3_1
 (17 12)  (999 412)  (999 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 412)  (1000 412)  routing T_19_25.sp4_v_t_12 <X> T_19_25.lc_trk_g3_1
 (6 13)  (988 413)  (988 413)  routing T_19_25.sp4_v_b_9 <X> T_19_25.sp4_h_r_9
 (12 13)  (994 413)  (994 413)  routing T_19_25.sp4_h_l_46 <X> T_19_25.sp4_v_b_11
 (7 15)  (989 415)  (989 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_25

 (0 0)  (1036 400)  (1036 400)  Negative Clock bit

 (27 0)  (1063 400)  (1063 400)  routing T_20_25.lc_trk_g1_0 <X> T_20_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 400)  (1065 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 400)  (1068 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 400)  (1072 400)  LC_0 Logic Functioning bit
 (39 0)  (1075 400)  (1075 400)  LC_0 Logic Functioning bit
 (41 0)  (1077 400)  (1077 400)  LC_0 Logic Functioning bit
 (42 0)  (1078 400)  (1078 400)  LC_0 Logic Functioning bit
 (45 0)  (1081 400)  (1081 400)  LC_0 Logic Functioning bit
 (52 0)  (1088 400)  (1088 400)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1058 401)  (1058 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1059 401)  (1059 401)  routing T_20_25.sp4_v_b_18 <X> T_20_25.lc_trk_g0_2
 (24 1)  (1060 401)  (1060 401)  routing T_20_25.sp4_v_b_18 <X> T_20_25.lc_trk_g0_2
 (36 1)  (1072 401)  (1072 401)  LC_0 Logic Functioning bit
 (39 1)  (1075 401)  (1075 401)  LC_0 Logic Functioning bit
 (41 1)  (1077 401)  (1077 401)  LC_0 Logic Functioning bit
 (42 1)  (1078 401)  (1078 401)  LC_0 Logic Functioning bit
 (48 1)  (1084 401)  (1084 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1085 401)  (1085 401)  Carry_In_Mux bit 

 (0 2)  (1036 402)  (1036 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 402)  (1037 402)  routing T_20_25.glb_netwk_6 <X> T_20_25.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 402)  (1038 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 404)  (1037 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 404)  (1050 404)  routing T_20_25.wire_logic_cluster/lc_0/out <X> T_20_25.lc_trk_g1_0
 (1 5)  (1037 405)  (1037 405)  routing T_20_25.lc_trk_g0_2 <X> T_20_25.wire_logic_cluster/lc_7/cen
 (17 5)  (1053 405)  (1053 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (3 8)  (1039 408)  (1039 408)  routing T_20_25.sp12_h_r_1 <X> T_20_25.sp12_v_b_1
 (3 9)  (1039 409)  (1039 409)  routing T_20_25.sp12_h_r_1 <X> T_20_25.sp12_v_b_1
 (4 10)  (1040 410)  (1040 410)  routing T_20_25.sp4_v_b_6 <X> T_20_25.sp4_v_t_43
 (0 14)  (1036 414)  (1036 414)  routing T_20_25.lc_trk_g3_5 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 414)  (1037 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1051 414)  (1051 414)  routing T_20_25.rgt_op_5 <X> T_20_25.lc_trk_g3_5
 (17 14)  (1053 414)  (1053 414)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (1054 414)  (1054 414)  routing T_20_25.rgt_op_5 <X> T_20_25.lc_trk_g3_5
 (0 15)  (1036 415)  (1036 415)  routing T_20_25.lc_trk_g3_5 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 415)  (1037 415)  routing T_20_25.lc_trk_g3_5 <X> T_20_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (1043 415)  (1043 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_25

 (8 1)  (1098 401)  (1098 401)  routing T_21_25.sp4_h_l_36 <X> T_21_25.sp4_v_b_1
 (9 1)  (1099 401)  (1099 401)  routing T_21_25.sp4_h_l_36 <X> T_21_25.sp4_v_b_1
 (9 2)  (1099 402)  (1099 402)  routing T_21_25.sp4_h_r_10 <X> T_21_25.sp4_h_l_36
 (10 2)  (1100 402)  (1100 402)  routing T_21_25.sp4_h_r_10 <X> T_21_25.sp4_h_l_36
 (5 10)  (1095 410)  (1095 410)  routing T_21_25.sp4_v_b_6 <X> T_21_25.sp4_h_l_43
 (27 10)  (1117 410)  (1117 410)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 410)  (1118 410)  routing T_21_25.lc_trk_g3_1 <X> T_21_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 410)  (1119 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 410)  (1121 410)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 410)  (1122 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 410)  (1123 410)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 410)  (1127 410)  LC_5 Logic Functioning bit
 (39 10)  (1129 410)  (1129 410)  LC_5 Logic Functioning bit
 (47 10)  (1137 410)  (1137 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (1112 411)  (1112 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1115 411)  (1115 411)  routing T_21_25.sp4_r_v_b_38 <X> T_21_25.lc_trk_g2_6
 (31 11)  (1121 411)  (1121 411)  routing T_21_25.lc_trk_g2_6 <X> T_21_25.wire_logic_cluster/lc_5/in_3
 (37 11)  (1127 411)  (1127 411)  LC_5 Logic Functioning bit
 (39 11)  (1129 411)  (1129 411)  LC_5 Logic Functioning bit
 (46 11)  (1136 411)  (1136 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (1105 412)  (1105 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (16 12)  (1106 412)  (1106 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (17 12)  (1107 412)  (1107 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1108 412)  (1108 412)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1
 (18 13)  (1108 413)  (1108 413)  routing T_21_25.sp4_h_r_41 <X> T_21_25.lc_trk_g3_1


LogicTile_22_25

 (5 4)  (1149 404)  (1149 404)  routing T_22_25.sp4_v_t_38 <X> T_22_25.sp4_h_r_3
 (27 4)  (1171 404)  (1171 404)  routing T_22_25.lc_trk_g3_6 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 404)  (1172 404)  routing T_22_25.lc_trk_g3_6 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 404)  (1173 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 404)  (1174 404)  routing T_22_25.lc_trk_g3_6 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 404)  (1175 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 404)  (1176 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 404)  (1177 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 404)  (1178 404)  routing T_22_25.lc_trk_g3_4 <X> T_22_25.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 404)  (1179 404)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.input_2_2
 (37 4)  (1181 404)  (1181 404)  LC_2 Logic Functioning bit
 (38 4)  (1182 404)  (1182 404)  LC_2 Logic Functioning bit
 (39 4)  (1183 404)  (1183 404)  LC_2 Logic Functioning bit
 (41 4)  (1185 404)  (1185 404)  LC_2 Logic Functioning bit
 (47 4)  (1191 404)  (1191 404)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1170 405)  (1170 405)  routing T_22_25.lc_trk_g2_2 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 405)  (1172 405)  routing T_22_25.lc_trk_g2_2 <X> T_22_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 405)  (1173 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 405)  (1174 405)  routing T_22_25.lc_trk_g3_6 <X> T_22_25.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 405)  (1176 405)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1177 405)  (1177 405)  routing T_22_25.lc_trk_g2_4 <X> T_22_25.input_2_2
 (36 5)  (1180 405)  (1180 405)  LC_2 Logic Functioning bit
 (38 5)  (1182 405)  (1182 405)  LC_2 Logic Functioning bit
 (46 5)  (1190 405)  (1190 405)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (6 8)  (1150 408)  (1150 408)  routing T_22_25.sp4_v_t_38 <X> T_22_25.sp4_v_b_6
 (5 9)  (1149 409)  (1149 409)  routing T_22_25.sp4_v_t_38 <X> T_22_25.sp4_v_b_6
 (22 9)  (1166 409)  (1166 409)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (1167 409)  (1167 409)  routing T_22_25.sp12_v_b_18 <X> T_22_25.lc_trk_g2_2
 (25 9)  (1169 409)  (1169 409)  routing T_22_25.sp12_v_b_18 <X> T_22_25.lc_trk_g2_2
 (15 11)  (1159 411)  (1159 411)  routing T_22_25.sp4_v_t_33 <X> T_22_25.lc_trk_g2_4
 (16 11)  (1160 411)  (1160 411)  routing T_22_25.sp4_v_t_33 <X> T_22_25.lc_trk_g2_4
 (17 11)  (1161 411)  (1161 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (8 12)  (1152 412)  (1152 412)  routing T_22_25.sp4_h_l_39 <X> T_22_25.sp4_h_r_10
 (10 12)  (1154 412)  (1154 412)  routing T_22_25.sp4_h_l_39 <X> T_22_25.sp4_h_r_10
 (4 13)  (1148 413)  (1148 413)  routing T_22_25.sp4_h_l_36 <X> T_22_25.sp4_h_r_9
 (6 13)  (1150 413)  (1150 413)  routing T_22_25.sp4_h_l_36 <X> T_22_25.sp4_h_r_9
 (14 14)  (1158 414)  (1158 414)  routing T_22_25.sp4_h_r_44 <X> T_22_25.lc_trk_g3_4
 (25 14)  (1169 414)  (1169 414)  routing T_22_25.sp4_v_b_30 <X> T_22_25.lc_trk_g3_6
 (14 15)  (1158 415)  (1158 415)  routing T_22_25.sp4_h_r_44 <X> T_22_25.lc_trk_g3_4
 (15 15)  (1159 415)  (1159 415)  routing T_22_25.sp4_h_r_44 <X> T_22_25.lc_trk_g3_4
 (16 15)  (1160 415)  (1160 415)  routing T_22_25.sp4_h_r_44 <X> T_22_25.lc_trk_g3_4
 (17 15)  (1161 415)  (1161 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1166 415)  (1166 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (1167 415)  (1167 415)  routing T_22_25.sp4_v_b_30 <X> T_22_25.lc_trk_g3_6


LogicTile_23_25

 (8 4)  (1206 404)  (1206 404)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_h_r_4
 (10 4)  (1208 404)  (1208 404)  routing T_23_25.sp4_h_l_45 <X> T_23_25.sp4_h_r_4


LogicTile_24_25

 (3 0)  (1255 400)  (1255 400)  routing T_24_25.sp12_h_r_0 <X> T_24_25.sp12_v_b_0
 (3 1)  (1255 401)  (1255 401)  routing T_24_25.sp12_h_r_0 <X> T_24_25.sp12_v_b_0
 (17 1)  (1269 401)  (1269 401)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (17 7)  (1269 407)  (1269 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 8)  (1267 408)  (1267 408)  routing T_24_25.sp4_h_r_33 <X> T_24_25.lc_trk_g2_1
 (16 8)  (1268 408)  (1268 408)  routing T_24_25.sp4_h_r_33 <X> T_24_25.lc_trk_g2_1
 (17 8)  (1269 408)  (1269 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 408)  (1270 408)  routing T_24_25.sp4_h_r_33 <X> T_24_25.lc_trk_g2_1
 (27 8)  (1279 408)  (1279 408)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 408)  (1281 408)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 408)  (1282 408)  routing T_24_25.lc_trk_g1_4 <X> T_24_25.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 408)  (1284 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 408)  (1285 408)  routing T_24_25.lc_trk_g2_1 <X> T_24_25.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 408)  (1289 408)  LC_4 Logic Functioning bit
 (38 8)  (1290 408)  (1290 408)  LC_4 Logic Functioning bit
 (39 8)  (1291 408)  (1291 408)  LC_4 Logic Functioning bit
 (41 8)  (1293 408)  (1293 408)  LC_4 Logic Functioning bit
 (47 8)  (1299 408)  (1299 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (1279 409)  (1279 409)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 409)  (1280 409)  routing T_24_25.lc_trk_g3_1 <X> T_24_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 409)  (1281 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 409)  (1284 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (1289 409)  (1289 409)  LC_4 Logic Functioning bit
 (39 9)  (1291 409)  (1291 409)  LC_4 Logic Functioning bit
 (3 10)  (1255 410)  (1255 410)  routing T_24_25.sp12_h_r_1 <X> T_24_25.sp12_h_l_22
 (3 11)  (1255 411)  (1255 411)  routing T_24_25.sp12_h_r_1 <X> T_24_25.sp12_h_l_22
 (16 12)  (1268 412)  (1268 412)  routing T_24_25.sp12_v_t_14 <X> T_24_25.lc_trk_g3_1
 (17 12)  (1269 412)  (1269 412)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (1270 413)  (1270 413)  routing T_24_25.sp12_v_t_14 <X> T_24_25.lc_trk_g3_1


RAM_Tile_25_25

 (25 0)  (1331 400)  (1331 400)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g0_2
 (26 0)  (1332 400)  (1332 400)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_0
 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 401)  (1328 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 401)  (1329 401)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g0_2
 (25 1)  (1331 401)  (1331 401)  routing T_25_25.sp4_v_b_10 <X> T_25_25.lc_trk_g0_2
 (26 1)  (1332 401)  (1332 401)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_0
 (27 1)  (1333 401)  (1333 401)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_0
 (28 1)  (1334 401)  (1334 401)  routing T_25_25.lc_trk_g3_7 <X> T_25_25.input0_0
 (29 1)  (1335 401)  (1335 401)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g3_7 input0_0
 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 402)  (1320 402)  routing T_25_25.lft_op_4 <X> T_25_25.lc_trk_g0_4
 (16 2)  (1322 402)  (1322 402)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g0_5
 (17 2)  (1323 402)  (1323 402)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 402)  (1324 402)  routing T_25_25.sp4_v_b_5 <X> T_25_25.lc_trk_g0_5
 (22 2)  (1328 402)  (1328 402)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1329 402)  (1329 402)  routing T_25_25.sp12_h_l_12 <X> T_25_25.lc_trk_g0_7
 (25 2)  (1331 402)  (1331 402)  routing T_25_25.sp4_v_b_6 <X> T_25_25.lc_trk_g0_6
 (26 2)  (1332 402)  (1332 402)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_1
 (27 2)  (1333 402)  (1333 402)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_14
 (28 2)  (1334 402)  (1334 402)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_14
 (29 2)  (1335 402)  (1335 402)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_3 wire_bram/ram/WDATA_14
 (15 3)  (1321 403)  (1321 403)  routing T_25_25.lft_op_4 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1328 403)  (1328 403)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 403)  (1329 403)  routing T_25_25.sp4_v_b_6 <X> T_25_25.lc_trk_g0_6
 (26 3)  (1332 403)  (1332 403)  routing T_25_25.lc_trk_g0_7 <X> T_25_25.input0_1
 (29 3)  (1335 403)  (1335 403)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_7 input0_1
 (30 3)  (1336 403)  (1336 403)  routing T_25_25.lc_trk_g3_3 <X> T_25_25.wire_bram/ram/WDATA_14
 (39 3)  (1345 403)  (1345 403)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (26 4)  (1332 404)  (1332 404)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.input0_2
 (22 5)  (1328 405)  (1328 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1331 405)  (1331 405)  routing T_25_25.sp4_r_v_b_26 <X> T_25_25.lc_trk_g1_2
 (29 5)  (1335 405)  (1335 405)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_4 input0_2
 (17 6)  (1323 406)  (1323 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (1332 406)  (1332 406)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (28 6)  (1334 406)  (1334 406)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_12
 (29 6)  (1335 406)  (1335 406)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (1336 406)  (1336 406)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_12
 (18 7)  (1324 407)  (1324 407)  routing T_25_25.sp4_r_v_b_29 <X> T_25_25.lc_trk_g1_5
 (26 7)  (1332 407)  (1332 407)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (28 7)  (1334 407)  (1334 407)  routing T_25_25.lc_trk_g2_7 <X> T_25_25.input0_3
 (29 7)  (1335 407)  (1335 407)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (30 7)  (1336 407)  (1336 407)  routing T_25_25.lc_trk_g2_6 <X> T_25_25.wire_bram/ram/WDATA_12
 (39 7)  (1345 407)  (1345 407)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (3 8)  (1309 408)  (1309 408)  routing T_25_25.sp12_v_t_22 <X> T_25_25.sp12_v_b_1
 (15 8)  (1321 408)  (1321 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (16 8)  (1322 408)  (1322 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (17 8)  (1323 408)  (1323 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 408)  (1324 408)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (26 8)  (1332 408)  (1332 408)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input0_4
 (18 9)  (1324 409)  (1324 409)  routing T_25_25.sp4_h_l_28 <X> T_25_25.lc_trk_g2_1
 (28 9)  (1334 409)  (1334 409)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.input0_4
 (29 9)  (1335 409)  (1335 409)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_4 input0_4
 (22 10)  (1328 410)  (1328 410)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1329 410)  (1329 410)  routing T_25_25.sp12_v_t_12 <X> T_25_25.lc_trk_g2_7
 (25 10)  (1331 410)  (1331 410)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (26 10)  (1332 410)  (1332 410)  routing T_25_25.lc_trk_g0_5 <X> T_25_25.input0_5
 (29 10)  (1335 410)  (1335 410)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_10
 (37 10)  (1343 410)  (1343 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g2_4
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_28 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (22 11)  (1328 411)  (1328 411)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 411)  (1329 411)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (24 11)  (1330 411)  (1330 411)  routing T_25_25.sp4_h_l_27 <X> T_25_25.lc_trk_g2_6
 (29 11)  (1335 411)  (1335 411)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_5 input0_5
 (30 11)  (1336 411)  (1336 411)  routing T_25_25.lc_trk_g0_2 <X> T_25_25.wire_bram/ram/WDATA_10
 (22 12)  (1328 412)  (1328 412)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1332 412)  (1332 412)  routing T_25_25.lc_trk_g0_6 <X> T_25_25.input0_6
 (26 13)  (1332 413)  (1332 413)  routing T_25_25.lc_trk_g0_6 <X> T_25_25.input0_6
 (29 13)  (1335 413)  (1335 413)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g0_6 input0_6
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (17 14)  (1323 414)  (1323 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (1327 414)  (1327 414)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g3_7
 (22 14)  (1328 414)  (1328 414)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (1329 414)  (1329 414)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g3_7
 (24 14)  (1330 414)  (1330 414)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g3_7
 (27 14)  (1333 414)  (1333 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_8
 (28 14)  (1334 414)  (1334 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_8
 (29 14)  (1335 414)  (1335 414)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_5 wire_bram/ram/WDATA_8
 (30 14)  (1336 414)  (1336 414)  routing T_25_25.lc_trk_g3_5 <X> T_25_25.wire_bram/ram/WDATA_8
 (38 14)  (1344 414)  (1344 414)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (0 15)  (1306 415)  (1306 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g1_5 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (21 15)  (1327 415)  (1327 415)  routing T_25_25.sp4_h_r_47 <X> T_25_25.lc_trk_g3_7
 (26 15)  (1332 415)  (1332 415)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_7
 (27 15)  (1333 415)  (1333 415)  routing T_25_25.lc_trk_g1_2 <X> T_25_25.input0_7
 (29 15)  (1335 415)  (1335 415)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g1_2 input0_7
 (32 15)  (1338 415)  (1338 415)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_1 input2_7
 (33 15)  (1339 415)  (1339 415)  routing T_25_25.lc_trk_g2_1 <X> T_25_25.input2_7


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15
 (12 12)  (5 396)  (5 396)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_t_15


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43


LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (4 4)  (346 388)  (346 388)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_v_b_3
 (6 4)  (348 388)  (348 388)  routing T_7_24.sp4_v_t_42 <X> T_7_24.sp4_v_b_3
 (4 11)  (346 395)  (346 395)  routing T_7_24.sp4_v_b_1 <X> T_7_24.sp4_h_l_43
 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (3 0)  (399 384)  (399 384)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0
 (3 1)  (399 385)  (399 385)  routing T_8_24.sp12_h_r_0 <X> T_8_24.sp12_v_b_0


LogicTile_9_24

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (31 4)  (577 388)  (577 388)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 388)  (578 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 388)  (579 388)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 388)  (586 388)  LC_2 Logic Functioning bit
 (41 4)  (587 388)  (587 388)  LC_2 Logic Functioning bit
 (42 4)  (588 388)  (588 388)  LC_2 Logic Functioning bit
 (43 4)  (589 388)  (589 388)  LC_2 Logic Functioning bit
 (31 5)  (577 389)  (577 389)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 389)  (586 389)  LC_2 Logic Functioning bit
 (41 5)  (587 389)  (587 389)  LC_2 Logic Functioning bit
 (42 5)  (588 389)  (588 389)  LC_2 Logic Functioning bit
 (43 5)  (589 389)  (589 389)  LC_2 Logic Functioning bit
 (51 5)  (597 389)  (597 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_v_b_47 <X> T_11_24.lc_trk_g2_7
 (24 10)  (570 394)  (570 394)  routing T_11_24.sp4_v_b_47 <X> T_11_24.lc_trk_g2_7
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (3 0)  (603 384)  (603 384)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_v_b_0
 (3 1)  (603 385)  (603 385)  routing T_12_24.sp12_h_r_0 <X> T_12_24.sp12_v_b_0
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (10 1)  (718 385)  (718 385)  routing T_14_24.sp4_h_r_8 <X> T_14_24.sp4_v_b_1
 (3 8)  (711 392)  (711 392)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (3 9)  (711 393)  (711 393)  routing T_14_24.sp12_h_r_1 <X> T_14_24.sp12_v_b_1
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (15 2)  (777 386)  (777 386)  routing T_15_24.bot_op_5 <X> T_15_24.lc_trk_g0_5
 (17 2)  (779 386)  (779 386)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 6)  (788 390)  (788 390)  routing T_15_24.lc_trk_g0_5 <X> T_15_24.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 390)  (790 390)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 390)  (791 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 390)  (794 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 390)  (795 390)  routing T_15_24.lc_trk_g2_0 <X> T_15_24.wire_logic_cluster/lc_3/in_3
 (39 6)  (801 390)  (801 390)  LC_3 Logic Functioning bit
 (29 7)  (791 391)  (791 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 391)  (792 391)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 391)  (794 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (795 391)  (795 391)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.input_2_3
 (35 7)  (797 391)  (797 391)  routing T_15_24.lc_trk_g2_3 <X> T_15_24.input_2_3
 (41 7)  (803 391)  (803 391)  LC_3 Logic Functioning bit
 (43 7)  (805 391)  (805 391)  LC_3 Logic Functioning bit
 (14 8)  (776 392)  (776 392)  routing T_15_24.rgt_op_0 <X> T_15_24.lc_trk_g2_0
 (22 8)  (784 392)  (784 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 392)  (785 392)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g2_3
 (24 8)  (786 392)  (786 392)  routing T_15_24.sp4_v_t_30 <X> T_15_24.lc_trk_g2_3
 (37 8)  (799 392)  (799 392)  LC_4 Logic Functioning bit
 (42 8)  (804 392)  (804 392)  LC_4 Logic Functioning bit
 (50 8)  (812 392)  (812 392)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 393)  (777 393)  routing T_15_24.rgt_op_0 <X> T_15_24.lc_trk_g2_0
 (17 9)  (779 393)  (779 393)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (784 393)  (784 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (788 393)  (788 393)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 393)  (790 393)  routing T_15_24.lc_trk_g2_2 <X> T_15_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 393)  (791 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 393)  (798 393)  LC_4 Logic Functioning bit
 (43 9)  (805 393)  (805 393)  LC_4 Logic Functioning bit
 (5 13)  (767 397)  (767 397)  routing T_15_24.sp4_h_r_9 <X> T_15_24.sp4_v_b_9
 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 384)  (846 384)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 384)  (850 384)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (37 0)  (853 384)  (853 384)  LC_0 Logic Functioning bit
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (40 0)  (856 384)  (856 384)  LC_0 Logic Functioning bit
 (42 0)  (858 384)  (858 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (31 1)  (847 385)  (847 385)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (37 1)  (853 385)  (853 385)  LC_0 Logic Functioning bit
 (38 1)  (854 385)  (854 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (40 1)  (856 385)  (856 385)  LC_0 Logic Functioning bit
 (42 1)  (858 385)  (858 385)  LC_0 Logic Functioning bit
 (47 1)  (863 385)  (863 385)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (864 385)  (864 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (867 385)  (867 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 388)  (817 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 388)  (839 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (24 4)  (840 388)  (840 388)  routing T_16_24.sp4_v_b_19 <X> T_16_24.lc_trk_g1_3
 (25 4)  (841 388)  (841 388)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (0 5)  (816 389)  (816 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (1 5)  (817 389)  (817 389)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_7/cen
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 389)  (839 389)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_v_b_10 <X> T_16_24.lc_trk_g1_2
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (18 11)  (834 395)  (834 395)  routing T_16_24.bnl_op_5 <X> T_16_24.lc_trk_g2_5
 (0 14)  (816 398)  (816 398)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp12_v_b_21 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (816 399)  (816 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (834 399)  (834 399)  routing T_16_24.sp12_v_b_21 <X> T_16_24.lc_trk_g3_5


LogicTile_17_24

 (0 0)  (874 384)  (874 384)  Negative Clock bit

 (25 0)  (899 384)  (899 384)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (27 0)  (901 384)  (901 384)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 384)  (902 384)  routing T_17_24.lc_trk_g3_0 <X> T_17_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 384)  (903 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 384)  (906 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 384)  (910 384)  LC_0 Logic Functioning bit
 (39 0)  (913 384)  (913 384)  LC_0 Logic Functioning bit
 (41 0)  (915 384)  (915 384)  LC_0 Logic Functioning bit
 (42 0)  (916 384)  (916 384)  LC_0 Logic Functioning bit
 (44 0)  (918 384)  (918 384)  LC_0 Logic Functioning bit
 (45 0)  (919 384)  (919 384)  LC_0 Logic Functioning bit
 (48 0)  (922 384)  (922 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (896 385)  (896 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 385)  (897 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (24 1)  (898 385)  (898 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (25 1)  (899 385)  (899 385)  routing T_17_24.sp4_h_l_7 <X> T_17_24.lc_trk_g0_2
 (36 1)  (910 385)  (910 385)  LC_0 Logic Functioning bit
 (39 1)  (913 385)  (913 385)  LC_0 Logic Functioning bit
 (41 1)  (915 385)  (915 385)  LC_0 Logic Functioning bit
 (42 1)  (916 385)  (916 385)  LC_0 Logic Functioning bit
 (49 1)  (923 385)  (923 385)  Carry_In_Mux bit 

 (0 2)  (874 386)  (874 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (875 386)  (875 386)  routing T_17_24.glb_netwk_6 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (876 386)  (876 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 386)  (901 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 386)  (902 386)  routing T_17_24.lc_trk_g3_1 <X> T_17_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 386)  (910 386)  LC_1 Logic Functioning bit
 (39 2)  (913 386)  (913 386)  LC_1 Logic Functioning bit
 (41 2)  (915 386)  (915 386)  LC_1 Logic Functioning bit
 (42 2)  (916 386)  (916 386)  LC_1 Logic Functioning bit
 (44 2)  (918 386)  (918 386)  LC_1 Logic Functioning bit
 (45 2)  (919 386)  (919 386)  LC_1 Logic Functioning bit
 (14 3)  (888 387)  (888 387)  routing T_17_24.sp4_h_r_4 <X> T_17_24.lc_trk_g0_4
 (15 3)  (889 387)  (889 387)  routing T_17_24.sp4_h_r_4 <X> T_17_24.lc_trk_g0_4
 (16 3)  (890 387)  (890 387)  routing T_17_24.sp4_h_r_4 <X> T_17_24.lc_trk_g0_4
 (17 3)  (891 387)  (891 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (910 387)  (910 387)  LC_1 Logic Functioning bit
 (39 3)  (913 387)  (913 387)  LC_1 Logic Functioning bit
 (41 3)  (915 387)  (915 387)  LC_1 Logic Functioning bit
 (42 3)  (916 387)  (916 387)  LC_1 Logic Functioning bit
 (48 3)  (922 387)  (922 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (875 388)  (875 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (877 388)  (877 388)  routing T_17_24.sp12_v_b_0 <X> T_17_24.sp12_h_r_0
 (21 4)  (895 388)  (895 388)  routing T_17_24.wire_logic_cluster/lc_3/out <X> T_17_24.lc_trk_g1_3
 (22 4)  (896 388)  (896 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 388)  (899 388)  routing T_17_24.wire_logic_cluster/lc_2/out <X> T_17_24.lc_trk_g1_2
 (27 4)  (901 388)  (901 388)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 388)  (903 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (42 4)  (916 388)  (916 388)  LC_2 Logic Functioning bit
 (44 4)  (918 388)  (918 388)  LC_2 Logic Functioning bit
 (45 4)  (919 388)  (919 388)  LC_2 Logic Functioning bit
 (1 5)  (875 389)  (875 389)  routing T_17_24.lc_trk_g0_2 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (3 5)  (877 389)  (877 389)  routing T_17_24.sp12_v_b_0 <X> T_17_24.sp12_h_r_0
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 389)  (904 389)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (41 5)  (915 389)  (915 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (52 5)  (926 389)  (926 389)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 390)  (892 390)  routing T_17_24.wire_logic_cluster/lc_5/out <X> T_17_24.lc_trk_g1_5
 (27 6)  (901 390)  (901 390)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 390)  (903 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 390)  (906 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 390)  (910 390)  LC_3 Logic Functioning bit
 (39 6)  (913 390)  (913 390)  LC_3 Logic Functioning bit
 (41 6)  (915 390)  (915 390)  LC_3 Logic Functioning bit
 (42 6)  (916 390)  (916 390)  LC_3 Logic Functioning bit
 (44 6)  (918 390)  (918 390)  LC_3 Logic Functioning bit
 (45 6)  (919 390)  (919 390)  LC_3 Logic Functioning bit
 (30 7)  (904 391)  (904 391)  routing T_17_24.lc_trk_g1_3 <X> T_17_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 391)  (910 391)  LC_3 Logic Functioning bit
 (39 7)  (913 391)  (913 391)  LC_3 Logic Functioning bit
 (41 7)  (915 391)  (915 391)  LC_3 Logic Functioning bit
 (42 7)  (916 391)  (916 391)  LC_3 Logic Functioning bit
 (52 7)  (926 391)  (926 391)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (27 8)  (901 392)  (901 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 392)  (902 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 392)  (903 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 392)  (904 392)  routing T_17_24.lc_trk_g3_4 <X> T_17_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 392)  (906 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 392)  (910 392)  LC_4 Logic Functioning bit
 (39 8)  (913 392)  (913 392)  LC_4 Logic Functioning bit
 (41 8)  (915 392)  (915 392)  LC_4 Logic Functioning bit
 (42 8)  (916 392)  (916 392)  LC_4 Logic Functioning bit
 (44 8)  (918 392)  (918 392)  LC_4 Logic Functioning bit
 (45 8)  (919 392)  (919 392)  LC_4 Logic Functioning bit
 (51 8)  (925 392)  (925 392)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (910 393)  (910 393)  LC_4 Logic Functioning bit
 (39 9)  (913 393)  (913 393)  LC_4 Logic Functioning bit
 (41 9)  (915 393)  (915 393)  LC_4 Logic Functioning bit
 (42 9)  (916 393)  (916 393)  LC_4 Logic Functioning bit
 (27 10)  (901 394)  (901 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 394)  (903 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 394)  (904 394)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 394)  (906 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 394)  (910 394)  LC_5 Logic Functioning bit
 (39 10)  (913 394)  (913 394)  LC_5 Logic Functioning bit
 (41 10)  (915 394)  (915 394)  LC_5 Logic Functioning bit
 (42 10)  (916 394)  (916 394)  LC_5 Logic Functioning bit
 (44 10)  (918 394)  (918 394)  LC_5 Logic Functioning bit
 (45 10)  (919 394)  (919 394)  LC_5 Logic Functioning bit
 (46 10)  (920 394)  (920 394)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (910 395)  (910 395)  LC_5 Logic Functioning bit
 (39 11)  (913 395)  (913 395)  LC_5 Logic Functioning bit
 (41 11)  (915 395)  (915 395)  LC_5 Logic Functioning bit
 (42 11)  (916 395)  (916 395)  LC_5 Logic Functioning bit
 (6 12)  (880 396)  (880 396)  routing T_17_24.sp4_h_r_4 <X> T_17_24.sp4_v_b_9
 (14 12)  (888 396)  (888 396)  routing T_17_24.wire_logic_cluster/lc_0/out <X> T_17_24.lc_trk_g3_0
 (17 12)  (891 396)  (891 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 396)  (892 396)  routing T_17_24.wire_logic_cluster/lc_1/out <X> T_17_24.lc_trk_g3_1
 (27 12)  (901 396)  (901 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 396)  (902 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 396)  (903 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 396)  (904 396)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 396)  (906 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 396)  (910 396)  LC_6 Logic Functioning bit
 (39 12)  (913 396)  (913 396)  LC_6 Logic Functioning bit
 (41 12)  (915 396)  (915 396)  LC_6 Logic Functioning bit
 (42 12)  (916 396)  (916 396)  LC_6 Logic Functioning bit
 (45 12)  (919 396)  (919 396)  LC_6 Logic Functioning bit
 (48 12)  (922 396)  (922 396)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (17 13)  (891 397)  (891 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 397)  (904 397)  routing T_17_24.lc_trk_g3_6 <X> T_17_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 397)  (910 397)  LC_6 Logic Functioning bit
 (39 13)  (913 397)  (913 397)  LC_6 Logic Functioning bit
 (41 13)  (915 397)  (915 397)  LC_6 Logic Functioning bit
 (42 13)  (916 397)  (916 397)  LC_6 Logic Functioning bit
 (1 14)  (875 398)  (875 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 398)  (888 398)  routing T_17_24.wire_logic_cluster/lc_4/out <X> T_17_24.lc_trk_g3_4
 (25 14)  (899 398)  (899 398)  routing T_17_24.wire_logic_cluster/lc_6/out <X> T_17_24.lc_trk_g3_6
 (1 15)  (875 399)  (875 399)  routing T_17_24.lc_trk_g0_4 <X> T_17_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (891 399)  (891 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 399)  (896 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_24

 (0 0)  (928 384)  (928 384)  Negative Clock bit

 (21 0)  (949 384)  (949 384)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (25 0)  (953 384)  (953 384)  routing T_18_24.bnr_op_2 <X> T_18_24.lc_trk_g0_2
 (15 1)  (943 385)  (943 385)  routing T_18_24.sp4_v_t_5 <X> T_18_24.lc_trk_g0_0
 (16 1)  (944 385)  (944 385)  routing T_18_24.sp4_v_t_5 <X> T_18_24.lc_trk_g0_0
 (17 1)  (945 385)  (945 385)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (949 385)  (949 385)  routing T_18_24.sp12_h_r_3 <X> T_18_24.lc_trk_g0_3
 (22 1)  (950 385)  (950 385)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 385)  (953 385)  routing T_18_24.bnr_op_2 <X> T_18_24.lc_trk_g0_2
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 386)  (932 386)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_v_t_37
 (6 2)  (934 386)  (934 386)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_v_t_37
 (22 2)  (950 386)  (950 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 386)  (951 386)  routing T_18_24.sp4_v_b_23 <X> T_18_24.lc_trk_g0_7
 (24 2)  (952 386)  (952 386)  routing T_18_24.sp4_v_b_23 <X> T_18_24.lc_trk_g0_7
 (26 2)  (954 386)  (954 386)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (32 2)  (960 386)  (960 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 386)  (965 386)  LC_1 Logic Functioning bit
 (39 2)  (967 386)  (967 386)  LC_1 Logic Functioning bit
 (47 2)  (975 386)  (975 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (1 3)  (929 387)  (929 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (28 3)  (956 387)  (956 387)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 387)  (957 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 387)  (959 387)  routing T_18_24.lc_trk_g0_2 <X> T_18_24.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 387)  (964 387)  LC_1 Logic Functioning bit
 (38 3)  (966 387)  (966 387)  LC_1 Logic Functioning bit
 (8 4)  (936 388)  (936 388)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_h_r_4
 (9 4)  (937 388)  (937 388)  routing T_18_24.sp4_v_b_4 <X> T_18_24.sp4_h_r_4
 (16 6)  (944 390)  (944 390)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (17 6)  (945 390)  (945 390)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 390)  (946 390)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (18 7)  (946 391)  (946 391)  routing T_18_24.sp4_v_b_13 <X> T_18_24.lc_trk_g1_5
 (3 8)  (931 392)  (931 392)  routing T_18_24.sp12_h_r_1 <X> T_18_24.sp12_v_b_1
 (15 8)  (943 392)  (943 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (16 8)  (944 392)  (944 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (17 8)  (945 392)  (945 392)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (946 392)  (946 392)  routing T_18_24.sp4_h_r_33 <X> T_18_24.lc_trk_g2_1
 (26 8)  (954 392)  (954 392)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 392)  (956 392)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 392)  (957 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 392)  (958 392)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 392)  (959 392)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 392)  (960 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (968 392)  (968 392)  LC_4 Logic Functioning bit
 (42 8)  (970 392)  (970 392)  LC_4 Logic Functioning bit
 (3 9)  (931 393)  (931 393)  routing T_18_24.sp12_h_r_1 <X> T_18_24.sp12_v_b_1
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (953 393)  (953 393)  routing T_18_24.sp4_r_v_b_34 <X> T_18_24.lc_trk_g2_2
 (26 9)  (954 393)  (954 393)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 393)  (955 393)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 393)  (956 393)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 393)  (957 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 393)  (959 393)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_4/in_3
 (51 9)  (979 393)  (979 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (945 394)  (945 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (954 394)  (954 394)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 394)  (955 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g1_5 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (35 10)  (963 394)  (963 394)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.input_2_5
 (36 10)  (964 394)  (964 394)  LC_5 Logic Functioning bit
 (37 10)  (965 394)  (965 394)  LC_5 Logic Functioning bit
 (38 10)  (966 394)  (966 394)  LC_5 Logic Functioning bit
 (41 10)  (969 394)  (969 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (43 10)  (971 394)  (971 394)  LC_5 Logic Functioning bit
 (18 11)  (946 395)  (946 395)  routing T_18_24.sp4_r_v_b_37 <X> T_18_24.lc_trk_g2_5
 (26 11)  (954 395)  (954 395)  routing T_18_24.lc_trk_g0_7 <X> T_18_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 395)  (957 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 395)  (960 395)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (961 395)  (961 395)  routing T_18_24.lc_trk_g2_5 <X> T_18_24.input_2_5
 (36 11)  (964 395)  (964 395)  LC_5 Logic Functioning bit
 (43 11)  (971 395)  (971 395)  LC_5 Logic Functioning bit
 (26 12)  (954 396)  (954 396)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 396)  (959 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 396)  (961 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 396)  (962 396)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (37 12)  (965 396)  (965 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (45 12)  (973 396)  (973 396)  LC_6 Logic Functioning bit
 (50 12)  (978 396)  (978 396)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (979 396)  (979 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 397)  (955 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 397)  (958 397)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g3_6 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (38 13)  (966 397)  (966 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (41 13)  (969 397)  (969 397)  LC_6 Logic Functioning bit
 (47 13)  (975 397)  (975 397)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (51 13)  (979 397)  (979 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (949 398)  (949 398)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (952 398)  (952 398)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7
 (25 14)  (953 398)  (953 398)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g3_6
 (29 14)  (957 398)  (957 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 398)  (960 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 398)  (961 398)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 398)  (964 398)  LC_7 Logic Functioning bit
 (38 14)  (966 398)  (966 398)  LC_7 Logic Functioning bit
 (41 14)  (969 398)  (969 398)  LC_7 Logic Functioning bit
 (43 14)  (971 398)  (971 398)  LC_7 Logic Functioning bit
 (53 14)  (981 398)  (981 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (949 399)  (949 399)  routing T_18_24.sp12_v_b_7 <X> T_18_24.lc_trk_g3_7
 (22 15)  (950 399)  (950 399)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (956 399)  (956 399)  routing T_18_24.lc_trk_g2_1 <X> T_18_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 399)  (957 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 399)  (959 399)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 399)  (964 399)  LC_7 Logic Functioning bit
 (38 15)  (966 399)  (966 399)  LC_7 Logic Functioning bit
 (40 15)  (968 399)  (968 399)  LC_7 Logic Functioning bit
 (42 15)  (970 399)  (970 399)  LC_7 Logic Functioning bit


LogicTile_19_24

 (3 1)  (985 385)  (985 385)  routing T_19_24.sp12_h_l_23 <X> T_19_24.sp12_v_b_0
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 386)  (986 386)  routing T_19_24.sp4_v_b_4 <X> T_19_24.sp4_v_t_37
 (6 2)  (988 386)  (988 386)  routing T_19_24.sp4_v_b_4 <X> T_19_24.sp4_v_t_37
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (14 6)  (996 390)  (996 390)  routing T_19_24.wire_logic_cluster/lc_4/out <X> T_19_24.lc_trk_g1_4
 (17 7)  (999 391)  (999 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (11 8)  (993 392)  (993 392)  routing T_19_24.sp4_h_l_39 <X> T_19_24.sp4_v_b_8
 (13 8)  (995 392)  (995 392)  routing T_19_24.sp4_h_l_39 <X> T_19_24.sp4_v_b_8
 (27 8)  (1009 392)  (1009 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 392)  (1011 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 392)  (1012 392)  routing T_19_24.lc_trk_g1_4 <X> T_19_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 392)  (1014 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 392)  (1016 392)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 392)  (1018 392)  LC_4 Logic Functioning bit
 (41 8)  (1023 392)  (1023 392)  LC_4 Logic Functioning bit
 (43 8)  (1025 392)  (1025 392)  LC_4 Logic Functioning bit
 (45 8)  (1027 392)  (1027 392)  LC_4 Logic Functioning bit
 (12 9)  (994 393)  (994 393)  routing T_19_24.sp4_h_l_39 <X> T_19_24.sp4_v_b_8
 (26 9)  (1008 393)  (1008 393)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 393)  (1009 393)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 393)  (1010 393)  routing T_19_24.lc_trk_g3_3 <X> T_19_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 393)  (1011 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 393)  (1014 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1015 393)  (1015 393)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_4
 (34 9)  (1016 393)  (1016 393)  routing T_19_24.lc_trk_g3_1 <X> T_19_24.input_2_4
 (36 9)  (1018 393)  (1018 393)  LC_4 Logic Functioning bit
 (37 9)  (1019 393)  (1019 393)  LC_4 Logic Functioning bit
 (38 9)  (1020 393)  (1020 393)  LC_4 Logic Functioning bit
 (41 9)  (1023 393)  (1023 393)  LC_4 Logic Functioning bit
 (43 9)  (1025 393)  (1025 393)  LC_4 Logic Functioning bit
 (51 9)  (1033 393)  (1033 393)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 395)  (1007 395)  routing T_19_24.sp4_r_v_b_38 <X> T_19_24.lc_trk_g2_6
 (17 12)  (999 396)  (999 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (1004 396)  (1004 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1003 397)  (1003 397)  routing T_19_24.sp4_r_v_b_43 <X> T_19_24.lc_trk_g3_3
 (22 13)  (1004 397)  (1004 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 397)  (1005 397)  routing T_19_24.sp4_v_b_42 <X> T_19_24.lc_trk_g3_2
 (24 13)  (1006 397)  (1006 397)  routing T_19_24.sp4_v_b_42 <X> T_19_24.lc_trk_g3_2
 (16 14)  (998 398)  (998 398)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g3_5
 (17 14)  (999 398)  (999 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 398)  (1000 398)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g3_5
 (26 14)  (1008 398)  (1008 398)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 398)  (1009 398)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 398)  (1010 398)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 398)  (1011 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 398)  (1012 398)  routing T_19_24.lc_trk_g3_5 <X> T_19_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 398)  (1013 398)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 398)  (1014 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 398)  (1015 398)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 398)  (1022 398)  LC_7 Logic Functioning bit
 (53 14)  (1035 398)  (1035 398)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1000 399)  (1000 399)  routing T_19_24.sp4_v_b_37 <X> T_19_24.lc_trk_g3_5
 (22 15)  (1004 399)  (1004 399)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1007 399)  (1007 399)  routing T_19_24.sp4_r_v_b_46 <X> T_19_24.lc_trk_g3_6
 (26 15)  (1008 399)  (1008 399)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 399)  (1009 399)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 399)  (1010 399)  routing T_19_24.lc_trk_g3_6 <X> T_19_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 399)  (1011 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 399)  (1013 399)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 399)  (1014 399)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1015 399)  (1015 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_7
 (34 15)  (1016 399)  (1016 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_7
 (35 15)  (1017 399)  (1017 399)  routing T_19_24.lc_trk_g3_2 <X> T_19_24.input_2_7
 (39 15)  (1021 399)  (1021 399)  LC_7 Logic Functioning bit
 (40 15)  (1022 399)  (1022 399)  LC_7 Logic Functioning bit
 (46 15)  (1028 399)  (1028 399)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_24

 (0 0)  (1036 384)  (1036 384)  Negative Clock bit

 (27 0)  (1063 384)  (1063 384)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 384)  (1064 384)  routing T_20_24.lc_trk_g3_0 <X> T_20_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 384)  (1065 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 384)  (1068 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 384)  (1072 384)  LC_0 Logic Functioning bit
 (39 0)  (1075 384)  (1075 384)  LC_0 Logic Functioning bit
 (41 0)  (1077 384)  (1077 384)  LC_0 Logic Functioning bit
 (42 0)  (1078 384)  (1078 384)  LC_0 Logic Functioning bit
 (44 0)  (1080 384)  (1080 384)  LC_0 Logic Functioning bit
 (45 0)  (1081 384)  (1081 384)  LC_0 Logic Functioning bit
 (51 0)  (1087 384)  (1087 384)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (36 1)  (1072 385)  (1072 385)  LC_0 Logic Functioning bit
 (39 1)  (1075 385)  (1075 385)  LC_0 Logic Functioning bit
 (41 1)  (1077 385)  (1077 385)  LC_0 Logic Functioning bit
 (42 1)  (1078 385)  (1078 385)  LC_0 Logic Functioning bit
 (50 1)  (1086 385)  (1086 385)  Carry_In_Mux bit 

 (51 1)  (1087 385)  (1087 385)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 386)  (1036 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 386)  (1037 386)  routing T_20_24.glb_netwk_6 <X> T_20_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 386)  (1038 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 386)  (1063 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 386)  (1064 386)  routing T_20_24.lc_trk_g3_1 <X> T_20_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 386)  (1065 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 386)  (1068 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 386)  (1072 386)  LC_1 Logic Functioning bit
 (39 2)  (1075 386)  (1075 386)  LC_1 Logic Functioning bit
 (41 2)  (1077 386)  (1077 386)  LC_1 Logic Functioning bit
 (42 2)  (1078 386)  (1078 386)  LC_1 Logic Functioning bit
 (44 2)  (1080 386)  (1080 386)  LC_1 Logic Functioning bit
 (45 2)  (1081 386)  (1081 386)  LC_1 Logic Functioning bit
 (52 2)  (1088 386)  (1088 386)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (1039 387)  (1039 387)  routing T_20_24.sp12_v_b_0 <X> T_20_24.sp12_h_l_23
 (36 3)  (1072 387)  (1072 387)  LC_1 Logic Functioning bit
 (39 3)  (1075 387)  (1075 387)  LC_1 Logic Functioning bit
 (41 3)  (1077 387)  (1077 387)  LC_1 Logic Functioning bit
 (42 3)  (1078 387)  (1078 387)  LC_1 Logic Functioning bit
 (51 3)  (1087 387)  (1087 387)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1036 388)  (1036 388)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 388)  (1037 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 388)  (1044 388)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_h_r_4
 (10 4)  (1046 388)  (1046 388)  routing T_20_24.sp4_h_l_45 <X> T_20_24.sp4_h_r_4
 (21 4)  (1057 388)  (1057 388)  routing T_20_24.wire_logic_cluster/lc_3/out <X> T_20_24.lc_trk_g1_3
 (22 4)  (1058 388)  (1058 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 388)  (1061 388)  routing T_20_24.wire_logic_cluster/lc_2/out <X> T_20_24.lc_trk_g1_2
 (27 4)  (1063 388)  (1063 388)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 388)  (1065 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 388)  (1068 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 388)  (1072 388)  LC_2 Logic Functioning bit
 (39 4)  (1075 388)  (1075 388)  LC_2 Logic Functioning bit
 (41 4)  (1077 388)  (1077 388)  LC_2 Logic Functioning bit
 (42 4)  (1078 388)  (1078 388)  LC_2 Logic Functioning bit
 (44 4)  (1080 388)  (1080 388)  LC_2 Logic Functioning bit
 (45 4)  (1081 388)  (1081 388)  LC_2 Logic Functioning bit
 (52 4)  (1088 388)  (1088 388)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1036 389)  (1036 389)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 389)  (1037 389)  routing T_20_24.lc_trk_g3_3 <X> T_20_24.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 389)  (1058 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1066 389)  (1066 389)  routing T_20_24.lc_trk_g1_2 <X> T_20_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 389)  (1072 389)  LC_2 Logic Functioning bit
 (39 5)  (1075 389)  (1075 389)  LC_2 Logic Functioning bit
 (41 5)  (1077 389)  (1077 389)  LC_2 Logic Functioning bit
 (42 5)  (1078 389)  (1078 389)  LC_2 Logic Functioning bit
 (53 5)  (1089 389)  (1089 389)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (1053 390)  (1053 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 390)  (1054 390)  routing T_20_24.wire_logic_cluster/lc_5/out <X> T_20_24.lc_trk_g1_5
 (25 6)  (1061 390)  (1061 390)  routing T_20_24.wire_logic_cluster/lc_6/out <X> T_20_24.lc_trk_g1_6
 (27 6)  (1063 390)  (1063 390)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 390)  (1065 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 390)  (1068 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 390)  (1072 390)  LC_3 Logic Functioning bit
 (39 6)  (1075 390)  (1075 390)  LC_3 Logic Functioning bit
 (41 6)  (1077 390)  (1077 390)  LC_3 Logic Functioning bit
 (42 6)  (1078 390)  (1078 390)  LC_3 Logic Functioning bit
 (44 6)  (1080 390)  (1080 390)  LC_3 Logic Functioning bit
 (45 6)  (1081 390)  (1081 390)  LC_3 Logic Functioning bit
 (52 6)  (1088 390)  (1088 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1058 391)  (1058 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1066 391)  (1066 391)  routing T_20_24.lc_trk_g1_3 <X> T_20_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 391)  (1072 391)  LC_3 Logic Functioning bit
 (39 7)  (1075 391)  (1075 391)  LC_3 Logic Functioning bit
 (41 7)  (1077 391)  (1077 391)  LC_3 Logic Functioning bit
 (42 7)  (1078 391)  (1078 391)  LC_3 Logic Functioning bit
 (53 7)  (1089 391)  (1089 391)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (1063 392)  (1063 392)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 392)  (1064 392)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 392)  (1065 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 392)  (1066 392)  routing T_20_24.lc_trk_g3_4 <X> T_20_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 392)  (1068 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 392)  (1072 392)  LC_4 Logic Functioning bit
 (39 8)  (1075 392)  (1075 392)  LC_4 Logic Functioning bit
 (41 8)  (1077 392)  (1077 392)  LC_4 Logic Functioning bit
 (42 8)  (1078 392)  (1078 392)  LC_4 Logic Functioning bit
 (44 8)  (1080 392)  (1080 392)  LC_4 Logic Functioning bit
 (45 8)  (1081 392)  (1081 392)  LC_4 Logic Functioning bit
 (48 8)  (1084 392)  (1084 392)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (53 8)  (1089 392)  (1089 392)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (1072 393)  (1072 393)  LC_4 Logic Functioning bit
 (39 9)  (1075 393)  (1075 393)  LC_4 Logic Functioning bit
 (41 9)  (1077 393)  (1077 393)  LC_4 Logic Functioning bit
 (42 9)  (1078 393)  (1078 393)  LC_4 Logic Functioning bit
 (9 10)  (1045 394)  (1045 394)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_h_l_42
 (10 10)  (1046 394)  (1046 394)  routing T_20_24.sp4_h_r_4 <X> T_20_24.sp4_h_l_42
 (12 10)  (1048 394)  (1048 394)  routing T_20_24.sp4_v_b_8 <X> T_20_24.sp4_h_l_45
 (27 10)  (1063 394)  (1063 394)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 394)  (1065 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 394)  (1066 394)  routing T_20_24.lc_trk_g1_5 <X> T_20_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 394)  (1068 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 394)  (1072 394)  LC_5 Logic Functioning bit
 (39 10)  (1075 394)  (1075 394)  LC_5 Logic Functioning bit
 (41 10)  (1077 394)  (1077 394)  LC_5 Logic Functioning bit
 (42 10)  (1078 394)  (1078 394)  LC_5 Logic Functioning bit
 (44 10)  (1080 394)  (1080 394)  LC_5 Logic Functioning bit
 (45 10)  (1081 394)  (1081 394)  LC_5 Logic Functioning bit
 (52 10)  (1088 394)  (1088 394)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (1072 395)  (1072 395)  LC_5 Logic Functioning bit
 (39 11)  (1075 395)  (1075 395)  LC_5 Logic Functioning bit
 (41 11)  (1077 395)  (1077 395)  LC_5 Logic Functioning bit
 (42 11)  (1078 395)  (1078 395)  LC_5 Logic Functioning bit
 (51 11)  (1087 395)  (1087 395)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (1050 396)  (1050 396)  routing T_20_24.wire_logic_cluster/lc_0/out <X> T_20_24.lc_trk_g3_0
 (17 12)  (1053 396)  (1053 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 396)  (1054 396)  routing T_20_24.wire_logic_cluster/lc_1/out <X> T_20_24.lc_trk_g3_1
 (22 12)  (1058 396)  (1058 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 396)  (1059 396)  routing T_20_24.sp4_h_r_27 <X> T_20_24.lc_trk_g3_3
 (24 12)  (1060 396)  (1060 396)  routing T_20_24.sp4_h_r_27 <X> T_20_24.lc_trk_g3_3
 (27 12)  (1063 396)  (1063 396)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 396)  (1065 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 396)  (1066 396)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 396)  (1068 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 396)  (1072 396)  LC_6 Logic Functioning bit
 (39 12)  (1075 396)  (1075 396)  LC_6 Logic Functioning bit
 (41 12)  (1077 396)  (1077 396)  LC_6 Logic Functioning bit
 (42 12)  (1078 396)  (1078 396)  LC_6 Logic Functioning bit
 (44 12)  (1080 396)  (1080 396)  LC_6 Logic Functioning bit
 (45 12)  (1081 396)  (1081 396)  LC_6 Logic Functioning bit
 (52 12)  (1088 396)  (1088 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (17 13)  (1053 397)  (1053 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1057 397)  (1057 397)  routing T_20_24.sp4_h_r_27 <X> T_20_24.lc_trk_g3_3
 (30 13)  (1066 397)  (1066 397)  routing T_20_24.lc_trk_g1_6 <X> T_20_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 397)  (1072 397)  LC_6 Logic Functioning bit
 (39 13)  (1075 397)  (1075 397)  LC_6 Logic Functioning bit
 (41 13)  (1077 397)  (1077 397)  LC_6 Logic Functioning bit
 (42 13)  (1078 397)  (1078 397)  LC_6 Logic Functioning bit
 (51 13)  (1087 397)  (1087 397)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (1036 398)  (1036 398)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 398)  (1037 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 398)  (1050 398)  routing T_20_24.wire_logic_cluster/lc_4/out <X> T_20_24.lc_trk_g3_4
 (15 14)  (1051 398)  (1051 398)  routing T_20_24.tnr_op_5 <X> T_20_24.lc_trk_g3_5
 (17 14)  (1053 398)  (1053 398)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (1057 398)  (1057 398)  routing T_20_24.wire_logic_cluster/lc_7/out <X> T_20_24.lc_trk_g3_7
 (22 14)  (1058 398)  (1058 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1063 398)  (1063 398)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 398)  (1064 398)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 398)  (1065 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 398)  (1066 398)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 398)  (1068 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 398)  (1072 398)  LC_7 Logic Functioning bit
 (39 14)  (1075 398)  (1075 398)  LC_7 Logic Functioning bit
 (41 14)  (1077 398)  (1077 398)  LC_7 Logic Functioning bit
 (42 14)  (1078 398)  (1078 398)  LC_7 Logic Functioning bit
 (44 14)  (1080 398)  (1080 398)  LC_7 Logic Functioning bit
 (45 14)  (1081 398)  (1081 398)  LC_7 Logic Functioning bit
 (52 14)  (1088 398)  (1088 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (1036 399)  (1036 399)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 399)  (1037 399)  routing T_20_24.lc_trk_g3_5 <X> T_20_24.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 399)  (1040 399)  routing T_20_24.sp4_v_b_4 <X> T_20_24.sp4_h_l_44
 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1053 399)  (1053 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1066 399)  (1066 399)  routing T_20_24.lc_trk_g3_7 <X> T_20_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 399)  (1072 399)  LC_7 Logic Functioning bit
 (39 15)  (1075 399)  (1075 399)  LC_7 Logic Functioning bit
 (41 15)  (1077 399)  (1077 399)  LC_7 Logic Functioning bit
 (42 15)  (1078 399)  (1078 399)  LC_7 Logic Functioning bit
 (51 15)  (1087 399)  (1087 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_24

 (8 5)  (1098 389)  (1098 389)  routing T_21_24.sp4_h_r_4 <X> T_21_24.sp4_v_b_4
 (19 10)  (1109 394)  (1109 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24

 (0 2)  (1144 386)  (1144 386)  routing T_22_24.glb_netwk_6 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 386)  (1145 386)  routing T_22_24.glb_netwk_6 <X> T_22_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 386)  (1146 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1158 386)  (1158 386)  routing T_22_24.sp4_v_b_4 <X> T_22_24.lc_trk_g0_4
 (16 3)  (1160 387)  (1160 387)  routing T_22_24.sp4_v_b_4 <X> T_22_24.lc_trk_g0_4
 (17 3)  (1161 387)  (1161 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 4)  (1165 388)  (1165 388)  routing T_22_24.wire_logic_cluster/lc_3/out <X> T_22_24.lc_trk_g1_3
 (22 4)  (1166 388)  (1166 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 6)  (1173 390)  (1173 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 390)  (1174 390)  routing T_22_24.lc_trk_g0_4 <X> T_22_24.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 390)  (1176 390)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 390)  (1178 390)  routing T_22_24.lc_trk_g1_3 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 390)  (1180 390)  LC_3 Logic Functioning bit
 (37 6)  (1181 390)  (1181 390)  LC_3 Logic Functioning bit
 (39 6)  (1183 390)  (1183 390)  LC_3 Logic Functioning bit
 (43 6)  (1187 390)  (1187 390)  LC_3 Logic Functioning bit
 (45 6)  (1189 390)  (1189 390)  LC_3 Logic Functioning bit
 (5 7)  (1149 391)  (1149 391)  routing T_22_24.sp4_h_l_38 <X> T_22_24.sp4_v_t_38
 (27 7)  (1171 391)  (1171 391)  routing T_22_24.lc_trk_g3_0 <X> T_22_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 391)  (1172 391)  routing T_22_24.lc_trk_g3_0 <X> T_22_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 391)  (1173 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 391)  (1175 391)  routing T_22_24.lc_trk_g1_3 <X> T_22_24.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 391)  (1176 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1177 391)  (1177 391)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.input_2_3
 (35 7)  (1179 391)  (1179 391)  routing T_22_24.lc_trk_g2_3 <X> T_22_24.input_2_3
 (36 7)  (1180 391)  (1180 391)  LC_3 Logic Functioning bit
 (37 7)  (1181 391)  (1181 391)  LC_3 Logic Functioning bit
 (38 7)  (1182 391)  (1182 391)  LC_3 Logic Functioning bit
 (39 7)  (1183 391)  (1183 391)  LC_3 Logic Functioning bit
 (51 7)  (1195 391)  (1195 391)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (1165 392)  (1165 392)  routing T_22_24.sp4_v_t_22 <X> T_22_24.lc_trk_g2_3
 (22 8)  (1166 392)  (1166 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (1167 392)  (1167 392)  routing T_22_24.sp4_v_t_22 <X> T_22_24.lc_trk_g2_3
 (21 9)  (1165 393)  (1165 393)  routing T_22_24.sp4_v_t_22 <X> T_22_24.lc_trk_g2_3
 (14 12)  (1158 396)  (1158 396)  routing T_22_24.sp4_h_l_21 <X> T_22_24.lc_trk_g3_0
 (15 13)  (1159 397)  (1159 397)  routing T_22_24.sp4_h_l_21 <X> T_22_24.lc_trk_g3_0
 (16 13)  (1160 397)  (1160 397)  routing T_22_24.sp4_h_l_21 <X> T_22_24.lc_trk_g3_0
 (17 13)  (1161 397)  (1161 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (6 14)  (1150 398)  (1150 398)  routing T_22_24.sp4_h_l_41 <X> T_22_24.sp4_v_t_44
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24

 (3 8)  (1255 392)  (1255 392)  routing T_24_24.sp12_h_r_1 <X> T_24_24.sp12_v_b_1
 (3 9)  (1255 393)  (1255 393)  routing T_24_24.sp12_h_r_1 <X> T_24_24.sp12_v_b_1
 (12 10)  (1264 394)  (1264 394)  routing T_24_24.sp4_v_b_8 <X> T_24_24.sp4_h_l_45
 (7 15)  (1259 399)  (1259 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_25_24

 (0 0)  (1306 384)  (1306 384)  Negative Clock bit

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (1334 386)  (1334 386)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WDATA_6
 (29 2)  (1335 386)  (1335 386)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_2 wire_bram/ram/WDATA_6
 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 387)  (1320 387)  routing T_25_24.sp4_r_v_b_28 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1323 387)  (1323 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (1336 387)  (1336 387)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WDATA_6
 (38 3)  (1344 387)  (1344 387)  Enable bit of Mux _out_links/OutMux0_1 => wire_bram/ram/RDATA_6 sp4_v_b_2
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (8 6)  (1314 390)  (1314 390)  routing T_25_24.sp4_v_t_47 <X> T_25_24.sp4_h_l_41
 (9 6)  (1315 390)  (1315 390)  routing T_25_24.sp4_v_t_47 <X> T_25_24.sp4_h_l_41
 (10 6)  (1316 390)  (1316 390)  routing T_25_24.sp4_v_t_47 <X> T_25_24.sp4_h_l_41
 (27 6)  (1333 390)  (1333 390)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.wire_bram/ram/WDATA_4
 (28 6)  (1334 390)  (1334 390)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.wire_bram/ram/WDATA_4
 (29 6)  (1335 390)  (1335 390)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (1336 390)  (1336 390)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.wire_bram/ram/WDATA_4
 (37 6)  (1343 390)  (1343 390)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (30 7)  (1336 391)  (1336 391)  routing T_25_24.lc_trk_g3_7 <X> T_25_24.wire_bram/ram/WDATA_4
 (14 8)  (1320 392)  (1320 392)  routing T_25_24.sp4_v_t_13 <X> T_25_24.lc_trk_g2_0
 (25 8)  (1331 392)  (1331 392)  routing T_25_24.sp4_v_b_26 <X> T_25_24.lc_trk_g2_2
 (16 9)  (1322 393)  (1322 393)  routing T_25_24.sp4_v_t_13 <X> T_25_24.lc_trk_g2_0
 (17 9)  (1323 393)  (1323 393)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (22 9)  (1328 393)  (1328 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 393)  (1329 393)  routing T_25_24.sp4_v_b_26 <X> T_25_24.lc_trk_g2_2
 (27 10)  (1333 394)  (1333 394)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_2
 (28 10)  (1334 394)  (1334 394)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_2
 (29 10)  (1335 394)  (1335 394)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_2
 (37 10)  (1343 394)  (1343 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_2 sp12_h_r_2
 (30 11)  (1336 395)  (1336 395)  routing T_25_24.lc_trk_g3_3 <X> T_25_24.wire_bram/ram/WDATA_2
 (22 12)  (1328 396)  (1328 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1329 396)  (1329 396)  routing T_25_24.sp12_v_b_11 <X> T_25_24.lc_trk_g3_3
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (22 14)  (1328 398)  (1328 398)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1329 398)  (1329 398)  routing T_25_24.sp12_v_t_12 <X> T_25_24.lc_trk_g3_7
 (28 14)  (1334 398)  (1334 398)  routing T_25_24.lc_trk_g2_0 <X> T_25_24.wire_bram/ram/WDATA_0
 (29 14)  (1335 398)  (1335 398)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_0
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6

 (38 15)  (1344 399)  (1344 399)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_23

 (11 6)  (6 374)  (6 374)  routing T_0_23.span4_vert_b_2 <X> T_0_23.span4_vert_t_14


RAM_Tile_8_23

 (3 8)  (399 376)  (399 376)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1
 (3 9)  (399 377)  (399 377)  routing T_8_23.sp12_h_r_1 <X> T_8_23.sp12_v_b_1


LogicTile_10_23

 (12 12)  (504 380)  (504 380)  routing T_10_23.sp4_v_b_11 <X> T_10_23.sp4_h_r_11
 (11 13)  (503 381)  (503 381)  routing T_10_23.sp4_v_b_11 <X> T_10_23.sp4_h_r_11


LogicTile_11_23

 (25 0)  (571 368)  (571 368)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g0_2
 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 370)  (567 370)  routing T_11_23.sp4_h_l_2 <X> T_11_23.lc_trk_g0_7
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (569 370)  (569 370)  routing T_11_23.sp4_h_l_2 <X> T_11_23.lc_trk_g0_7
 (24 2)  (570 370)  (570 370)  routing T_11_23.sp4_h_l_2 <X> T_11_23.lc_trk_g0_7
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 372)  (574 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 372)  (576 372)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (37 4)  (583 372)  (583 372)  LC_2 Logic Functioning bit
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (42 4)  (588 372)  (588 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (47 4)  (593 372)  (593 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (52 4)  (598 372)  (598 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (573 373)  (573 373)  routing T_11_23.lc_trk_g1_5 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 373)  (577 373)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 373)  (578 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 373)  (581 373)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.input_2_2
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (16 6)  (562 374)  (562 374)  routing T_11_23.sp4_v_b_5 <X> T_11_23.lc_trk_g1_5
 (17 6)  (563 374)  (563 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 374)  (564 374)  routing T_11_23.sp4_v_b_5 <X> T_11_23.lc_trk_g1_5
 (25 14)  (571 382)  (571 382)  routing T_11_23.sp4_v_b_30 <X> T_11_23.lc_trk_g3_6
 (8 15)  (554 383)  (554 383)  routing T_11_23.sp4_h_r_4 <X> T_11_23.sp4_v_t_47
 (9 15)  (555 383)  (555 383)  routing T_11_23.sp4_h_r_4 <X> T_11_23.sp4_v_t_47
 (10 15)  (556 383)  (556 383)  routing T_11_23.sp4_h_r_4 <X> T_11_23.sp4_v_t_47
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 383)  (569 383)  routing T_11_23.sp4_v_b_30 <X> T_11_23.lc_trk_g3_6


LogicTile_12_23

 (17 0)  (617 368)  (617 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (600 370)  (600 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (1 2)  (601 370)  (601 370)  routing T_12_23.glb_netwk_6 <X> T_12_23.wire_logic_cluster/lc_7/clk
 (2 2)  (602 370)  (602 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 370)  (627 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 370)  (628 370)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 370)  (634 370)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (41 2)  (641 370)  (641 370)  LC_1 Logic Functioning bit
 (43 2)  (643 370)  (643 370)  LC_1 Logic Functioning bit
 (45 2)  (645 370)  (645 370)  LC_1 Logic Functioning bit
 (48 2)  (648 370)  (648 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (28 3)  (628 371)  (628 371)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (47 3)  (647 371)  (647 371)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (600 372)  (600 372)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 4)  (601 372)  (601 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (621 372)  (621 372)  routing T_12_23.wire_logic_cluster/lc_3/out <X> T_12_23.lc_trk_g1_3
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (0 5)  (600 373)  (600 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (1 5)  (601 373)  (601 373)  routing T_12_23.lc_trk_g3_3 <X> T_12_23.wire_logic_cluster/lc_7/cen
 (26 6)  (626 374)  (626 374)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 374)  (627 374)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 374)  (628 374)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 374)  (629 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 374)  (632 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 374)  (634 374)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 374)  (640 374)  LC_3 Logic Functioning bit
 (41 6)  (641 374)  (641 374)  LC_3 Logic Functioning bit
 (42 6)  (642 374)  (642 374)  LC_3 Logic Functioning bit
 (43 6)  (643 374)  (643 374)  LC_3 Logic Functioning bit
 (45 6)  (645 374)  (645 374)  LC_3 Logic Functioning bit
 (48 6)  (648 374)  (648 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (653 374)  (653 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (628 375)  (628 375)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 375)  (629 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 375)  (631 375)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_3/in_3
 (41 7)  (641 375)  (641 375)  LC_3 Logic Functioning bit
 (43 7)  (643 375)  (643 375)  LC_3 Logic Functioning bit
 (51 7)  (651 375)  (651 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 10)  (615 378)  (615 378)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (16 10)  (616 378)  (616 378)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (17 10)  (617 378)  (617 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (27 10)  (627 378)  (627 378)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 378)  (628 378)  routing T_12_23.lc_trk_g3_1 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (637 378)  (637 378)  LC_5 Logic Functioning bit
 (39 10)  (639 378)  (639 378)  LC_5 Logic Functioning bit
 (18 11)  (618 379)  (618 379)  routing T_12_23.sp4_h_l_16 <X> T_12_23.lc_trk_g2_5
 (31 11)  (631 379)  (631 379)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 379)  (637 379)  LC_5 Logic Functioning bit
 (39 11)  (639 379)  (639 379)  LC_5 Logic Functioning bit
 (48 11)  (648 379)  (648 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (617 380)  (617 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 380)  (618 380)  routing T_12_23.wire_logic_cluster/lc_1/out <X> T_12_23.lc_trk_g3_1
 (22 12)  (622 380)  (622 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 380)  (623 380)  routing T_12_23.sp4_v_t_30 <X> T_12_23.lc_trk_g3_3
 (24 12)  (624 380)  (624 380)  routing T_12_23.sp4_v_t_30 <X> T_12_23.lc_trk_g3_3
 (29 12)  (629 380)  (629 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 380)  (633 380)  routing T_12_23.lc_trk_g2_5 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 380)  (636 380)  LC_6 Logic Functioning bit
 (37 12)  (637 380)  (637 380)  LC_6 Logic Functioning bit
 (42 12)  (642 380)  (642 380)  LC_6 Logic Functioning bit
 (47 12)  (647 380)  (647 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (650 380)  (650 380)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (651 380)  (651 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (636 381)  (636 381)  LC_6 Logic Functioning bit
 (37 13)  (637 381)  (637 381)  LC_6 Logic Functioning bit
 (42 13)  (642 381)  (642 381)  LC_6 Logic Functioning bit
 (48 13)  (648 381)  (648 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (651 381)  (651 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


LogicTile_13_23

 (27 0)  (681 368)  (681 368)  routing T_13_23.lc_trk_g1_0 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 368)  (687 368)  routing T_13_23.lc_trk_g2_1 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 368)  (690 368)  LC_0 Logic Functioning bit
 (37 0)  (691 368)  (691 368)  LC_0 Logic Functioning bit
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (45 0)  (699 368)  (699 368)  LC_0 Logic Functioning bit
 (47 0)  (701 368)  (701 368)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (668 369)  (668 369)  routing T_13_23.sp12_h_r_16 <X> T_13_23.lc_trk_g0_0
 (16 1)  (670 369)  (670 369)  routing T_13_23.sp12_h_r_16 <X> T_13_23.lc_trk_g0_0
 (17 1)  (671 369)  (671 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 369)  (687 369)  routing T_13_23.lc_trk_g2_0 <X> T_13_23.input_2_0
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (42 1)  (696 369)  (696 369)  LC_0 Logic Functioning bit
 (0 2)  (654 370)  (654 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (1 2)  (655 370)  (655 370)  routing T_13_23.glb_netwk_6 <X> T_13_23.wire_logic_cluster/lc_7/clk
 (2 2)  (656 370)  (656 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 370)  (672 370)  routing T_13_23.wire_logic_cluster/lc_5/out <X> T_13_23.lc_trk_g0_5
 (25 2)  (679 370)  (679 370)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g0_6
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.lft_op_6 <X> T_13_23.lc_trk_g0_6
 (14 5)  (668 373)  (668 373)  routing T_13_23.sp4_r_v_b_24 <X> T_13_23.lc_trk_g1_0
 (17 5)  (671 373)  (671 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 373)  (677 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.sp4_h_r_2 <X> T_13_23.lc_trk_g1_2
 (17 6)  (671 374)  (671 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (680 374)  (680 374)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 374)  (681 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g1_5 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (38 6)  (692 374)  (692 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (43 6)  (697 374)  (697 374)  LC_3 Logic Functioning bit
 (45 6)  (699 374)  (699 374)  LC_3 Logic Functioning bit
 (52 6)  (706 374)  (706 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (682 375)  (682 375)  routing T_13_23.lc_trk_g2_5 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 375)  (686 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 375)  (687 375)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.input_2_3
 (35 7)  (689 375)  (689 375)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.input_2_3
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (14 8)  (668 376)  (668 376)  routing T_13_23.wire_logic_cluster/lc_0/out <X> T_13_23.lc_trk_g2_0
 (16 8)  (670 376)  (670 376)  routing T_13_23.sp12_v_t_14 <X> T_13_23.lc_trk_g2_1
 (17 8)  (671 376)  (671 376)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (675 376)  (675 376)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g2_3
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (17 9)  (671 377)  (671 377)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (18 9)  (672 377)  (672 377)  routing T_13_23.sp12_v_t_14 <X> T_13_23.lc_trk_g2_1
 (16 10)  (670 378)  (670 378)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (17 10)  (671 378)  (671 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 378)  (672 378)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (27 10)  (681 378)  (681 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 378)  (687 378)  routing T_13_23.lc_trk_g2_4 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 378)  (689 378)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.input_2_5
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (43 10)  (697 378)  (697 378)  LC_5 Logic Functioning bit
 (45 10)  (699 378)  (699 378)  LC_5 Logic Functioning bit
 (47 10)  (701 378)  (701 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (17 11)  (671 379)  (671 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (672 379)  (672 379)  routing T_13_23.sp4_v_b_37 <X> T_13_23.lc_trk_g2_5
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 379)  (681 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (690 379)  (690 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (43 11)  (697 379)  (697 379)  LC_5 Logic Functioning bit
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 381)  (672 381)  routing T_13_23.sp4_r_v_b_41 <X> T_13_23.lc_trk_g3_1


LogicTile_14_23

 (3 0)  (711 368)  (711 368)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0
 (12 0)  (720 368)  (720 368)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_2
 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_0 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 368)  (744 368)  LC_0 Logic Functioning bit
 (39 0)  (747 368)  (747 368)  LC_0 Logic Functioning bit
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (42 0)  (750 368)  (750 368)  LC_0 Logic Functioning bit
 (44 0)  (752 368)  (752 368)  LC_0 Logic Functioning bit
 (45 0)  (753 368)  (753 368)  LC_0 Logic Functioning bit
 (3 1)  (711 369)  (711 369)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_v_b_0
 (13 1)  (721 369)  (721 369)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_2
 (36 1)  (744 369)  (744 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (41 1)  (749 369)  (749 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (50 1)  (758 369)  (758 369)  Carry_In_Mux bit 

 (0 2)  (708 370)  (708 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (709 370)  (709 370)  routing T_14_23.glb_netwk_6 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (710 370)  (710 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 370)  (720 370)  routing T_14_23.sp4_v_b_2 <X> T_14_23.sp4_h_l_39
 (27 2)  (735 370)  (735 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 370)  (736 370)  routing T_14_23.lc_trk_g3_1 <X> T_14_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 370)  (737 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 370)  (740 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 370)  (744 370)  LC_1 Logic Functioning bit
 (39 2)  (747 370)  (747 370)  LC_1 Logic Functioning bit
 (41 2)  (749 370)  (749 370)  LC_1 Logic Functioning bit
 (42 2)  (750 370)  (750 370)  LC_1 Logic Functioning bit
 (44 2)  (752 370)  (752 370)  LC_1 Logic Functioning bit
 (45 2)  (753 370)  (753 370)  LC_1 Logic Functioning bit
 (36 3)  (744 371)  (744 371)  LC_1 Logic Functioning bit
 (39 3)  (747 371)  (747 371)  LC_1 Logic Functioning bit
 (41 3)  (749 371)  (749 371)  LC_1 Logic Functioning bit
 (42 3)  (750 371)  (750 371)  LC_1 Logic Functioning bit
 (0 4)  (708 372)  (708 372)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 4)  (709 372)  (709 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 372)  (729 372)  routing T_14_23.wire_logic_cluster/lc_3/out <X> T_14_23.lc_trk_g1_3
 (22 4)  (730 372)  (730 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 372)  (733 372)  routing T_14_23.wire_logic_cluster/lc_2/out <X> T_14_23.lc_trk_g1_2
 (27 4)  (735 372)  (735 372)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 372)  (737 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 372)  (740 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 372)  (744 372)  LC_2 Logic Functioning bit
 (39 4)  (747 372)  (747 372)  LC_2 Logic Functioning bit
 (41 4)  (749 372)  (749 372)  LC_2 Logic Functioning bit
 (42 4)  (750 372)  (750 372)  LC_2 Logic Functioning bit
 (44 4)  (752 372)  (752 372)  LC_2 Logic Functioning bit
 (45 4)  (753 372)  (753 372)  LC_2 Logic Functioning bit
 (0 5)  (708 373)  (708 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (1 5)  (709 373)  (709 373)  routing T_14_23.lc_trk_g3_3 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (22 5)  (730 373)  (730 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 373)  (738 373)  routing T_14_23.lc_trk_g1_2 <X> T_14_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 373)  (744 373)  LC_2 Logic Functioning bit
 (39 5)  (747 373)  (747 373)  LC_2 Logic Functioning bit
 (41 5)  (749 373)  (749 373)  LC_2 Logic Functioning bit
 (42 5)  (750 373)  (750 373)  LC_2 Logic Functioning bit
 (12 6)  (720 374)  (720 374)  routing T_14_23.sp4_v_b_5 <X> T_14_23.sp4_h_l_40
 (17 6)  (725 374)  (725 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 374)  (726 374)  routing T_14_23.wire_logic_cluster/lc_5/out <X> T_14_23.lc_trk_g1_5
 (21 6)  (729 374)  (729 374)  routing T_14_23.wire_logic_cluster/lc_7/out <X> T_14_23.lc_trk_g1_7
 (22 6)  (730 374)  (730 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 374)  (733 374)  routing T_14_23.wire_logic_cluster/lc_6/out <X> T_14_23.lc_trk_g1_6
 (27 6)  (735 374)  (735 374)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 374)  (737 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 374)  (740 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 374)  (744 374)  LC_3 Logic Functioning bit
 (39 6)  (747 374)  (747 374)  LC_3 Logic Functioning bit
 (41 6)  (749 374)  (749 374)  LC_3 Logic Functioning bit
 (42 6)  (750 374)  (750 374)  LC_3 Logic Functioning bit
 (44 6)  (752 374)  (752 374)  LC_3 Logic Functioning bit
 (45 6)  (753 374)  (753 374)  LC_3 Logic Functioning bit
 (22 7)  (730 375)  (730 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 375)  (738 375)  routing T_14_23.lc_trk_g1_3 <X> T_14_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 375)  (744 375)  LC_3 Logic Functioning bit
 (39 7)  (747 375)  (747 375)  LC_3 Logic Functioning bit
 (41 7)  (749 375)  (749 375)  LC_3 Logic Functioning bit
 (42 7)  (750 375)  (750 375)  LC_3 Logic Functioning bit
 (8 8)  (716 376)  (716 376)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_7
 (10 8)  (718 376)  (718 376)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_h_r_7
 (27 8)  (735 376)  (735 376)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 376)  (736 376)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 376)  (737 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 376)  (738 376)  routing T_14_23.lc_trk_g3_4 <X> T_14_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 376)  (740 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 376)  (744 376)  LC_4 Logic Functioning bit
 (39 8)  (747 376)  (747 376)  LC_4 Logic Functioning bit
 (41 8)  (749 376)  (749 376)  LC_4 Logic Functioning bit
 (42 8)  (750 376)  (750 376)  LC_4 Logic Functioning bit
 (44 8)  (752 376)  (752 376)  LC_4 Logic Functioning bit
 (45 8)  (753 376)  (753 376)  LC_4 Logic Functioning bit
 (36 9)  (744 377)  (744 377)  LC_4 Logic Functioning bit
 (39 9)  (747 377)  (747 377)  LC_4 Logic Functioning bit
 (41 9)  (749 377)  (749 377)  LC_4 Logic Functioning bit
 (42 9)  (750 377)  (750 377)  LC_4 Logic Functioning bit
 (27 10)  (735 378)  (735 378)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 378)  (737 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 378)  (738 378)  routing T_14_23.lc_trk_g1_5 <X> T_14_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 378)  (740 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 378)  (744 378)  LC_5 Logic Functioning bit
 (39 10)  (747 378)  (747 378)  LC_5 Logic Functioning bit
 (41 10)  (749 378)  (749 378)  LC_5 Logic Functioning bit
 (42 10)  (750 378)  (750 378)  LC_5 Logic Functioning bit
 (44 10)  (752 378)  (752 378)  LC_5 Logic Functioning bit
 (45 10)  (753 378)  (753 378)  LC_5 Logic Functioning bit
 (15 11)  (723 379)  (723 379)  routing T_14_23.tnr_op_4 <X> T_14_23.lc_trk_g2_4
 (17 11)  (725 379)  (725 379)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (36 11)  (744 379)  (744 379)  LC_5 Logic Functioning bit
 (39 11)  (747 379)  (747 379)  LC_5 Logic Functioning bit
 (41 11)  (749 379)  (749 379)  LC_5 Logic Functioning bit
 (42 11)  (750 379)  (750 379)  LC_5 Logic Functioning bit
 (13 12)  (721 380)  (721 380)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_v_b_11
 (14 12)  (722 380)  (722 380)  routing T_14_23.wire_logic_cluster/lc_0/out <X> T_14_23.lc_trk_g3_0
 (17 12)  (725 380)  (725 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 380)  (726 380)  routing T_14_23.wire_logic_cluster/lc_1/out <X> T_14_23.lc_trk_g3_1
 (22 12)  (730 380)  (730 380)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (732 380)  (732 380)  routing T_14_23.tnr_op_3 <X> T_14_23.lc_trk_g3_3
 (27 12)  (735 380)  (735 380)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 380)  (737 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 380)  (738 380)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 380)  (740 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 380)  (744 380)  LC_6 Logic Functioning bit
 (39 12)  (747 380)  (747 380)  LC_6 Logic Functioning bit
 (41 12)  (749 380)  (749 380)  LC_6 Logic Functioning bit
 (42 12)  (750 380)  (750 380)  LC_6 Logic Functioning bit
 (44 12)  (752 380)  (752 380)  LC_6 Logic Functioning bit
 (45 12)  (753 380)  (753 380)  LC_6 Logic Functioning bit
 (8 13)  (716 381)  (716 381)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_v_b_10
 (9 13)  (717 381)  (717 381)  routing T_14_23.sp4_h_l_47 <X> T_14_23.sp4_v_b_10
 (12 13)  (720 381)  (720 381)  routing T_14_23.sp4_h_l_46 <X> T_14_23.sp4_v_b_11
 (17 13)  (725 381)  (725 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 381)  (738 381)  routing T_14_23.lc_trk_g1_6 <X> T_14_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 381)  (744 381)  LC_6 Logic Functioning bit
 (39 13)  (747 381)  (747 381)  LC_6 Logic Functioning bit
 (41 13)  (749 381)  (749 381)  LC_6 Logic Functioning bit
 (42 13)  (750 381)  (750 381)  LC_6 Logic Functioning bit
 (53 13)  (761 381)  (761 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (708 382)  (708 382)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 382)  (709 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 382)  (722 382)  routing T_14_23.wire_logic_cluster/lc_4/out <X> T_14_23.lc_trk_g3_4
 (27 14)  (735 382)  (735 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 382)  (737 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 382)  (738 382)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 382)  (740 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 382)  (744 382)  LC_7 Logic Functioning bit
 (39 14)  (747 382)  (747 382)  LC_7 Logic Functioning bit
 (41 14)  (749 382)  (749 382)  LC_7 Logic Functioning bit
 (42 14)  (750 382)  (750 382)  LC_7 Logic Functioning bit
 (45 14)  (753 382)  (753 382)  LC_7 Logic Functioning bit
 (1 15)  (709 383)  (709 383)  routing T_14_23.lc_trk_g2_4 <X> T_14_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (725 383)  (725 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (738 383)  (738 383)  routing T_14_23.lc_trk_g1_7 <X> T_14_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 383)  (744 383)  LC_7 Logic Functioning bit
 (39 15)  (747 383)  (747 383)  LC_7 Logic Functioning bit
 (41 15)  (749 383)  (749 383)  LC_7 Logic Functioning bit
 (42 15)  (750 383)  (750 383)  LC_7 Logic Functioning bit


LogicTile_15_23

 (14 0)  (776 368)  (776 368)  routing T_15_23.lft_op_0 <X> T_15_23.lc_trk_g0_0
 (21 0)  (783 368)  (783 368)  routing T_15_23.lft_op_3 <X> T_15_23.lc_trk_g0_3
 (22 0)  (784 368)  (784 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 368)  (786 368)  routing T_15_23.lft_op_3 <X> T_15_23.lc_trk_g0_3
 (26 0)  (788 368)  (788 368)  routing T_15_23.lc_trk_g0_4 <X> T_15_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 368)  (791 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 368)  (794 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 368)  (796 368)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 368)  (798 368)  LC_0 Logic Functioning bit
 (37 0)  (799 368)  (799 368)  LC_0 Logic Functioning bit
 (38 0)  (800 368)  (800 368)  LC_0 Logic Functioning bit
 (39 0)  (801 368)  (801 368)  LC_0 Logic Functioning bit
 (41 0)  (803 368)  (803 368)  LC_0 Logic Functioning bit
 (42 0)  (804 368)  (804 368)  LC_0 Logic Functioning bit
 (43 0)  (805 368)  (805 368)  LC_0 Logic Functioning bit
 (15 1)  (777 369)  (777 369)  routing T_15_23.lft_op_0 <X> T_15_23.lc_trk_g0_0
 (17 1)  (779 369)  (779 369)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (791 369)  (791 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 369)  (792 369)  routing T_15_23.lc_trk_g0_3 <X> T_15_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 369)  (793 369)  routing T_15_23.lc_trk_g1_2 <X> T_15_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 369)  (794 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 369)  (796 369)  routing T_15_23.lc_trk_g1_1 <X> T_15_23.input_2_0
 (36 1)  (798 369)  (798 369)  LC_0 Logic Functioning bit
 (37 1)  (799 369)  (799 369)  LC_0 Logic Functioning bit
 (38 1)  (800 369)  (800 369)  LC_0 Logic Functioning bit
 (39 1)  (801 369)  (801 369)  LC_0 Logic Functioning bit
 (40 1)  (802 369)  (802 369)  LC_0 Logic Functioning bit
 (41 1)  (803 369)  (803 369)  LC_0 Logic Functioning bit
 (42 1)  (804 369)  (804 369)  LC_0 Logic Functioning bit
 (43 1)  (805 369)  (805 369)  LC_0 Logic Functioning bit
 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 370)  (776 370)  routing T_15_23.lft_op_4 <X> T_15_23.lc_trk_g0_4
 (26 2)  (788 370)  (788 370)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 370)  (791 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 370)  (793 370)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 370)  (794 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 370)  (796 370)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 370)  (798 370)  LC_1 Logic Functioning bit
 (37 2)  (799 370)  (799 370)  LC_1 Logic Functioning bit
 (38 2)  (800 370)  (800 370)  LC_1 Logic Functioning bit
 (39 2)  (801 370)  (801 370)  LC_1 Logic Functioning bit
 (41 2)  (803 370)  (803 370)  LC_1 Logic Functioning bit
 (42 2)  (804 370)  (804 370)  LC_1 Logic Functioning bit
 (43 2)  (805 370)  (805 370)  LC_1 Logic Functioning bit
 (50 2)  (812 370)  (812 370)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (777 371)  (777 371)  routing T_15_23.lft_op_4 <X> T_15_23.lc_trk_g0_4
 (17 3)  (779 371)  (779 371)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (790 371)  (790 371)  routing T_15_23.lc_trk_g2_5 <X> T_15_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 371)  (791 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 371)  (793 371)  routing T_15_23.lc_trk_g1_7 <X> T_15_23.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 371)  (798 371)  LC_1 Logic Functioning bit
 (37 3)  (799 371)  (799 371)  LC_1 Logic Functioning bit
 (38 3)  (800 371)  (800 371)  LC_1 Logic Functioning bit
 (39 3)  (801 371)  (801 371)  LC_1 Logic Functioning bit
 (40 3)  (802 371)  (802 371)  LC_1 Logic Functioning bit
 (41 3)  (803 371)  (803 371)  LC_1 Logic Functioning bit
 (42 3)  (804 371)  (804 371)  LC_1 Logic Functioning bit
 (43 3)  (805 371)  (805 371)  LC_1 Logic Functioning bit
 (0 4)  (762 372)  (762 372)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (1 4)  (763 372)  (763 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 372)  (777 372)  routing T_15_23.lft_op_1 <X> T_15_23.lc_trk_g1_1
 (17 4)  (779 372)  (779 372)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 372)  (780 372)  routing T_15_23.lft_op_1 <X> T_15_23.lc_trk_g1_1
 (21 4)  (783 372)  (783 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (22 4)  (784 372)  (784 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (785 372)  (785 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (24 4)  (786 372)  (786 372)  routing T_15_23.sp4_h_r_11 <X> T_15_23.lc_trk_g1_3
 (25 4)  (787 372)  (787 372)  routing T_15_23.lft_op_2 <X> T_15_23.lc_trk_g1_2
 (1 5)  (763 373)  (763 373)  routing T_15_23.lc_trk_g2_2 <X> T_15_23.wire_logic_cluster/lc_7/cen
 (22 5)  (784 373)  (784 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 373)  (786 373)  routing T_15_23.lft_op_2 <X> T_15_23.lc_trk_g1_2
 (9 6)  (771 374)  (771 374)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_41
 (10 6)  (772 374)  (772 374)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_h_l_41
 (15 6)  (777 374)  (777 374)  routing T_15_23.lft_op_5 <X> T_15_23.lc_trk_g1_5
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.lft_op_5 <X> T_15_23.lc_trk_g1_5
 (21 6)  (783 374)  (783 374)  routing T_15_23.lft_op_7 <X> T_15_23.lc_trk_g1_7
 (22 6)  (784 374)  (784 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 374)  (786 374)  routing T_15_23.lft_op_7 <X> T_15_23.lc_trk_g1_7
 (25 6)  (787 374)  (787 374)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g1_6
 (22 7)  (784 375)  (784 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (785 375)  (785 375)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g1_6
 (24 7)  (786 375)  (786 375)  routing T_15_23.sp4_h_r_14 <X> T_15_23.lc_trk_g1_6
 (17 8)  (779 376)  (779 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 376)  (780 376)  routing T_15_23.wire_logic_cluster/lc_1/out <X> T_15_23.lc_trk_g2_1
 (25 8)  (787 376)  (787 376)  routing T_15_23.rgt_op_2 <X> T_15_23.lc_trk_g2_2
 (26 8)  (788 376)  (788 376)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 376)  (789 376)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 376)  (790 376)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 376)  (791 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 376)  (794 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 376)  (795 376)  routing T_15_23.lc_trk_g2_1 <X> T_15_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 376)  (797 376)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_4
 (43 8)  (805 376)  (805 376)  LC_4 Logic Functioning bit
 (22 9)  (784 377)  (784 377)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 377)  (786 377)  routing T_15_23.rgt_op_2 <X> T_15_23.lc_trk_g2_2
 (27 9)  (789 377)  (789 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 377)  (790 377)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 377)  (791 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 377)  (794 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 377)  (796 377)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.input_2_4
 (15 10)  (777 378)  (777 378)  routing T_15_23.sp4_v_t_32 <X> T_15_23.lc_trk_g2_5
 (16 10)  (778 378)  (778 378)  routing T_15_23.sp4_v_t_32 <X> T_15_23.lc_trk_g2_5
 (17 10)  (779 378)  (779 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (789 378)  (789 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g3_5 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 378)  (795 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 378)  (799 378)  LC_5 Logic Functioning bit
 (39 10)  (801 378)  (801 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (43 10)  (805 378)  (805 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (46 10)  (808 378)  (808 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (812 378)  (812 378)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (814 378)  (814 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (53 10)  (815 378)  (815 378)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (27 11)  (789 379)  (789 379)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 379)  (790 379)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 379)  (791 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 379)  (793 379)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (43 11)  (805 379)  (805 379)  LC_5 Logic Functioning bit
 (48 11)  (810 379)  (810 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (815 379)  (815 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (767 380)  (767 380)  routing T_15_23.sp4_v_b_9 <X> T_15_23.sp4_h_r_9
 (26 12)  (788 380)  (788 380)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 380)  (789 380)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 380)  (790 380)  routing T_15_23.lc_trk_g3_0 <X> T_15_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 380)  (791 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 380)  (793 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 380)  (794 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 380)  (796 380)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 380)  (798 380)  LC_6 Logic Functioning bit
 (38 12)  (800 380)  (800 380)  LC_6 Logic Functioning bit
 (40 12)  (802 380)  (802 380)  LC_6 Logic Functioning bit
 (42 12)  (804 380)  (804 380)  LC_6 Logic Functioning bit
 (6 13)  (768 381)  (768 381)  routing T_15_23.sp4_v_b_9 <X> T_15_23.sp4_h_r_9
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_v_t_43 <X> T_15_23.sp4_h_r_11
 (15 13)  (777 381)  (777 381)  routing T_15_23.tnr_op_0 <X> T_15_23.lc_trk_g3_0
 (17 13)  (779 381)  (779 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (788 381)  (788 381)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 381)  (789 381)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 381)  (790 381)  routing T_15_23.lc_trk_g3_7 <X> T_15_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 381)  (791 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 381)  (793 381)  routing T_15_23.lc_trk_g1_6 <X> T_15_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 381)  (794 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (796 381)  (796 381)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_6
 (35 13)  (797 381)  (797 381)  routing T_15_23.lc_trk_g1_3 <X> T_15_23.input_2_6
 (36 13)  (798 381)  (798 381)  LC_6 Logic Functioning bit
 (43 13)  (805 381)  (805 381)  LC_6 Logic Functioning bit
 (17 14)  (779 382)  (779 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 382)  (780 382)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g3_5
 (22 14)  (784 382)  (784 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_16_23

 (14 0)  (830 368)  (830 368)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g0_0
 (15 0)  (831 368)  (831 368)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g0_1
 (17 0)  (833 368)  (833 368)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (14 1)  (830 369)  (830 369)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g0_0
 (15 1)  (831 369)  (831 369)  routing T_16_23.sp12_h_r_0 <X> T_16_23.lc_trk_g0_0
 (17 1)  (833 369)  (833 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (838 369)  (838 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 369)  (839 369)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g0_2
 (24 1)  (840 369)  (840 369)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g0_2
 (25 1)  (841 369)  (841 369)  routing T_16_23.sp4_h_r_2 <X> T_16_23.lc_trk_g0_2
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 370)  (831 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.lft_op_5 <X> T_16_23.lc_trk_g0_5
 (25 2)  (841 370)  (841 370)  routing T_16_23.lft_op_6 <X> T_16_23.lc_trk_g0_6
 (26 2)  (842 370)  (842 370)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 370)  (849 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 370)  (850 370)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (38 2)  (854 370)  (854 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (40 2)  (856 370)  (856 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (43 2)  (859 370)  (859 370)  LC_1 Logic Functioning bit
 (22 3)  (838 371)  (838 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (840 371)  (840 371)  routing T_16_23.lft_op_6 <X> T_16_23.lc_trk_g0_6
 (29 3)  (845 371)  (845 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 371)  (847 371)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (853 371)  (853 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (40 3)  (856 371)  (856 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (43 3)  (859 371)  (859 371)  LC_1 Logic Functioning bit
 (15 4)  (831 372)  (831 372)  routing T_16_23.bot_op_1 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 372)  (850 372)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (37 4)  (853 372)  (853 372)  LC_2 Logic Functioning bit
 (40 4)  (856 372)  (856 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (43 4)  (859 372)  (859 372)  LC_2 Logic Functioning bit
 (50 4)  (866 372)  (866 372)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 373)  (830 373)  routing T_16_23.top_op_0 <X> T_16_23.lc_trk_g1_0
 (15 5)  (831 373)  (831 373)  routing T_16_23.top_op_0 <X> T_16_23.lc_trk_g1_0
 (17 5)  (833 373)  (833 373)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (37 5)  (853 373)  (853 373)  LC_2 Logic Functioning bit
 (40 5)  (856 373)  (856 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (43 5)  (859 373)  (859 373)  LC_2 Logic Functioning bit
 (15 6)  (831 374)  (831 374)  routing T_16_23.bot_op_5 <X> T_16_23.lc_trk_g1_5
 (17 6)  (833 374)  (833 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 374)  (850 374)  routing T_16_23.lc_trk_g1_5 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 374)  (851 374)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.input_2_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (52 6)  (868 374)  (868 374)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (853 375)  (853 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (3 8)  (819 376)  (819 376)  routing T_16_23.sp12_h_r_1 <X> T_16_23.sp12_v_b_1
 (12 8)  (828 376)  (828 376)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (21 8)  (837 376)  (837 376)  routing T_16_23.sp4_h_r_35 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (839 376)  (839 376)  routing T_16_23.sp4_h_r_35 <X> T_16_23.lc_trk_g2_3
 (24 8)  (840 376)  (840 376)  routing T_16_23.sp4_h_r_35 <X> T_16_23.lc_trk_g2_3
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 376)  (850 376)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 376)  (851 376)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (38 8)  (854 376)  (854 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (3 9)  (819 377)  (819 377)  routing T_16_23.sp12_h_r_1 <X> T_16_23.sp12_v_b_1
 (11 9)  (827 377)  (827 377)  routing T_16_23.sp4_v_b_8 <X> T_16_23.sp4_h_r_8
 (27 9)  (843 377)  (843 377)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 377)  (845 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 377)  (849 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (34 9)  (850 377)  (850 377)  routing T_16_23.lc_trk_g3_5 <X> T_16_23.input_2_4
 (38 9)  (854 377)  (854 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (40 9)  (856 377)  (856 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (21 10)  (837 378)  (837 378)  routing T_16_23.sp4_v_t_18 <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 378)  (839 378)  routing T_16_23.sp4_v_t_18 <X> T_16_23.lc_trk_g2_7
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 378)  (850 378)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (47 10)  (863 378)  (863 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (866 378)  (866 378)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (40 11)  (856 379)  (856 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (12 12)  (828 380)  (828 380)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (16 12)  (832 380)  (832 380)  routing T_16_23.sp4_v_t_12 <X> T_16_23.lc_trk_g3_1
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.sp4_v_t_12 <X> T_16_23.lc_trk_g3_1
 (22 12)  (838 380)  (838 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 380)  (839 380)  routing T_16_23.sp4_h_r_27 <X> T_16_23.lc_trk_g3_3
 (24 12)  (840 380)  (840 380)  routing T_16_23.sp4_h_r_27 <X> T_16_23.lc_trk_g3_3
 (28 12)  (844 380)  (844 380)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 380)  (847 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 380)  (849 380)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 380)  (851 380)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_6
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (38 12)  (854 380)  (854 380)  LC_6 Logic Functioning bit
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (11 13)  (827 381)  (827 381)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (13 13)  (829 381)  (829 381)  routing T_16_23.sp4_v_b_5 <X> T_16_23.sp4_h_r_11
 (21 13)  (837 381)  (837 381)  routing T_16_23.sp4_h_r_27 <X> T_16_23.lc_trk_g3_3
 (26 13)  (842 381)  (842 381)  routing T_16_23.lc_trk_g0_2 <X> T_16_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 381)  (845 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 381)  (847 381)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 381)  (850 381)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_6
 (35 13)  (851 381)  (851 381)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.input_2_6
 (37 13)  (853 381)  (853 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (48 13)  (864 381)  (864 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (17 14)  (833 382)  (833 382)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 382)  (834 382)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g3_5
 (26 14)  (842 382)  (842 382)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 382)  (847 382)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (40 14)  (856 382)  (856 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (42 14)  (858 382)  (858 382)  LC_7 Logic Functioning bit
 (43 14)  (859 382)  (859 382)  LC_7 Logic Functioning bit
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 383)  (847 383)  routing T_16_23.lc_trk_g0_6 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (40 15)  (856 383)  (856 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit
 (51 15)  (867 383)  (867 383)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_23

 (0 0)  (874 368)  (874 368)  Negative Clock bit

 (27 0)  (901 368)  (901 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 368)  (902 368)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 368)  (910 368)  LC_0 Logic Functioning bit
 (39 0)  (913 368)  (913 368)  LC_0 Logic Functioning bit
 (41 0)  (915 368)  (915 368)  LC_0 Logic Functioning bit
 (42 0)  (916 368)  (916 368)  LC_0 Logic Functioning bit
 (44 0)  (918 368)  (918 368)  LC_0 Logic Functioning bit
 (45 0)  (919 368)  (919 368)  LC_0 Logic Functioning bit
 (48 0)  (922 368)  (922 368)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (910 369)  (910 369)  LC_0 Logic Functioning bit
 (39 1)  (913 369)  (913 369)  LC_0 Logic Functioning bit
 (41 1)  (915 369)  (915 369)  LC_0 Logic Functioning bit
 (42 1)  (916 369)  (916 369)  LC_0 Logic Functioning bit
 (49 1)  (923 369)  (923 369)  Carry_In_Mux bit 

 (0 2)  (874 370)  (874 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (875 370)  (875 370)  routing T_17_23.glb_netwk_6 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (876 370)  (876 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 370)  (901 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 370)  (902 370)  routing T_17_23.lc_trk_g3_1 <X> T_17_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 370)  (903 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (39 2)  (913 370)  (913 370)  LC_1 Logic Functioning bit
 (41 2)  (915 370)  (915 370)  LC_1 Logic Functioning bit
 (42 2)  (916 370)  (916 370)  LC_1 Logic Functioning bit
 (44 2)  (918 370)  (918 370)  LC_1 Logic Functioning bit
 (45 2)  (919 370)  (919 370)  LC_1 Logic Functioning bit
 (46 2)  (920 370)  (920 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (889 371)  (889 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (16 3)  (890 371)  (890 371)  routing T_17_23.sp4_v_t_9 <X> T_17_23.lc_trk_g0_4
 (17 3)  (891 371)  (891 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (36 3)  (910 371)  (910 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (41 3)  (915 371)  (915 371)  LC_1 Logic Functioning bit
 (42 3)  (916 371)  (916 371)  LC_1 Logic Functioning bit
 (0 4)  (874 372)  (874 372)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (1 4)  (875 372)  (875 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (882 372)  (882 372)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_h_r_4
 (9 4)  (883 372)  (883 372)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_h_r_4
 (10 4)  (884 372)  (884 372)  routing T_17_23.sp4_v_b_10 <X> T_17_23.sp4_h_r_4
 (12 4)  (886 372)  (886 372)  routing T_17_23.sp4_v_t_40 <X> T_17_23.sp4_h_r_5
 (21 4)  (895 372)  (895 372)  routing T_17_23.wire_logic_cluster/lc_3/out <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 372)  (901 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 372)  (904 372)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 372)  (910 372)  LC_2 Logic Functioning bit
 (39 4)  (913 372)  (913 372)  LC_2 Logic Functioning bit
 (41 4)  (915 372)  (915 372)  LC_2 Logic Functioning bit
 (42 4)  (916 372)  (916 372)  LC_2 Logic Functioning bit
 (44 4)  (918 372)  (918 372)  LC_2 Logic Functioning bit
 (45 4)  (919 372)  (919 372)  LC_2 Logic Functioning bit
 (46 4)  (920 372)  (920 372)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (875 373)  (875 373)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (36 5)  (910 373)  (910 373)  LC_2 Logic Functioning bit
 (39 5)  (913 373)  (913 373)  LC_2 Logic Functioning bit
 (41 5)  (915 373)  (915 373)  LC_2 Logic Functioning bit
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (14 6)  (888 374)  (888 374)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (17 6)  (891 374)  (891 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 374)  (892 374)  routing T_17_23.wire_logic_cluster/lc_5/out <X> T_17_23.lc_trk_g1_5
 (25 6)  (899 374)  (899 374)  routing T_17_23.wire_logic_cluster/lc_6/out <X> T_17_23.lc_trk_g1_6
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (39 6)  (913 374)  (913 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (42 6)  (916 374)  (916 374)  LC_3 Logic Functioning bit
 (44 6)  (918 374)  (918 374)  LC_3 Logic Functioning bit
 (45 6)  (919 374)  (919 374)  LC_3 Logic Functioning bit
 (48 6)  (922 374)  (922 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (888 375)  (888 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (15 7)  (889 375)  (889 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (16 7)  (890 375)  (890 375)  routing T_17_23.sp4_h_l_9 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (896 375)  (896 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (41 7)  (915 375)  (915 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (25 8)  (899 376)  (899 376)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g2_2
 (27 8)  (901 376)  (901 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 376)  (902 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 376)  (903 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 376)  (904 376)  routing T_17_23.lc_trk_g3_4 <X> T_17_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 376)  (906 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 376)  (910 376)  LC_4 Logic Functioning bit
 (39 8)  (913 376)  (913 376)  LC_4 Logic Functioning bit
 (41 8)  (915 376)  (915 376)  LC_4 Logic Functioning bit
 (42 8)  (916 376)  (916 376)  LC_4 Logic Functioning bit
 (44 8)  (918 376)  (918 376)  LC_4 Logic Functioning bit
 (45 8)  (919 376)  (919 376)  LC_4 Logic Functioning bit
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 377)  (897 377)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g2_2
 (24 9)  (898 377)  (898 377)  routing T_17_23.sp4_h_r_34 <X> T_17_23.lc_trk_g2_2
 (36 9)  (910 377)  (910 377)  LC_4 Logic Functioning bit
 (39 9)  (913 377)  (913 377)  LC_4 Logic Functioning bit
 (41 9)  (915 377)  (915 377)  LC_4 Logic Functioning bit
 (42 9)  (916 377)  (916 377)  LC_4 Logic Functioning bit
 (46 9)  (920 377)  (920 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (901 378)  (901 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 378)  (903 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 378)  (904 378)  routing T_17_23.lc_trk_g1_5 <X> T_17_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 378)  (906 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 378)  (910 378)  LC_5 Logic Functioning bit
 (39 10)  (913 378)  (913 378)  LC_5 Logic Functioning bit
 (41 10)  (915 378)  (915 378)  LC_5 Logic Functioning bit
 (42 10)  (916 378)  (916 378)  LC_5 Logic Functioning bit
 (44 10)  (918 378)  (918 378)  LC_5 Logic Functioning bit
 (45 10)  (919 378)  (919 378)  LC_5 Logic Functioning bit
 (36 11)  (910 379)  (910 379)  LC_5 Logic Functioning bit
 (39 11)  (913 379)  (913 379)  LC_5 Logic Functioning bit
 (41 11)  (915 379)  (915 379)  LC_5 Logic Functioning bit
 (42 11)  (916 379)  (916 379)  LC_5 Logic Functioning bit
 (52 11)  (926 379)  (926 379)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (888 380)  (888 380)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g3_0
 (17 12)  (891 380)  (891 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 380)  (892 380)  routing T_17_23.wire_logic_cluster/lc_1/out <X> T_17_23.lc_trk_g3_1
 (27 12)  (901 380)  (901 380)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 380)  (910 380)  LC_6 Logic Functioning bit
 (39 12)  (913 380)  (913 380)  LC_6 Logic Functioning bit
 (41 12)  (915 380)  (915 380)  LC_6 Logic Functioning bit
 (42 12)  (916 380)  (916 380)  LC_6 Logic Functioning bit
 (44 12)  (918 380)  (918 380)  LC_6 Logic Functioning bit
 (45 12)  (919 380)  (919 380)  LC_6 Logic Functioning bit
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (904 381)  (904 381)  routing T_17_23.lc_trk_g1_6 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 381)  (910 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (41 13)  (915 381)  (915 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit
 (53 13)  (927 381)  (927 381)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (875 382)  (875 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 382)  (888 382)  routing T_17_23.wire_logic_cluster/lc_4/out <X> T_17_23.lc_trk_g3_4
 (19 14)  (893 382)  (893 382)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (895 382)  (895 382)  routing T_17_23.wire_logic_cluster/lc_7/out <X> T_17_23.lc_trk_g3_7
 (22 14)  (896 382)  (896 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 382)  (901 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 382)  (902 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 382)  (903 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 382)  (904 382)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 382)  (906 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 382)  (910 382)  LC_7 Logic Functioning bit
 (39 14)  (913 382)  (913 382)  LC_7 Logic Functioning bit
 (41 14)  (915 382)  (915 382)  LC_7 Logic Functioning bit
 (42 14)  (916 382)  (916 382)  LC_7 Logic Functioning bit
 (44 14)  (918 382)  (918 382)  LC_7 Logic Functioning bit
 (45 14)  (919 382)  (919 382)  LC_7 Logic Functioning bit
 (1 15)  (875 383)  (875 383)  routing T_17_23.lc_trk_g0_4 <X> T_17_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (891 383)  (891 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 383)  (904 383)  routing T_17_23.lc_trk_g3_7 <X> T_17_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 383)  (910 383)  LC_7 Logic Functioning bit
 (39 15)  (913 383)  (913 383)  LC_7 Logic Functioning bit
 (41 15)  (915 383)  (915 383)  LC_7 Logic Functioning bit
 (42 15)  (916 383)  (916 383)  LC_7 Logic Functioning bit
 (46 15)  (920 383)  (920 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_23

 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 368)  (952 368)  routing T_18_23.bot_op_3 <X> T_18_23.lc_trk_g0_3
 (25 0)  (953 368)  (953 368)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (26 0)  (954 368)  (954 368)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 368)  (956 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 368)  (957 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 368)  (958 368)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 368)  (960 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 368)  (964 368)  LC_0 Logic Functioning bit
 (39 0)  (967 368)  (967 368)  LC_0 Logic Functioning bit
 (41 0)  (969 368)  (969 368)  LC_0 Logic Functioning bit
 (43 0)  (971 368)  (971 368)  LC_0 Logic Functioning bit
 (22 1)  (950 369)  (950 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 369)  (951 369)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (25 1)  (953 369)  (953 369)  routing T_18_23.sp4_v_b_10 <X> T_18_23.lc_trk_g0_2
 (27 1)  (955 369)  (955 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 369)  (956 369)  routing T_18_23.lc_trk_g3_5 <X> T_18_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 369)  (957 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 369)  (958 369)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 369)  (960 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 369)  (961 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.input_2_0
 (34 1)  (962 369)  (962 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.input_2_0
 (35 1)  (963 369)  (963 369)  routing T_18_23.lc_trk_g3_3 <X> T_18_23.input_2_0
 (37 1)  (965 369)  (965 369)  LC_0 Logic Functioning bit
 (39 1)  (967 369)  (967 369)  LC_0 Logic Functioning bit
 (41 1)  (969 369)  (969 369)  LC_0 Logic Functioning bit
 (42 1)  (970 369)  (970 369)  LC_0 Logic Functioning bit
 (49 1)  (977 369)  (977 369)  Carry_In_Mux bit 

 (53 1)  (981 369)  (981 369)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (928 370)  (928 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (929 370)  (929 370)  routing T_18_23.glb_netwk_6 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (930 370)  (930 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 370)  (949 370)  routing T_18_23.sp4_v_b_7 <X> T_18_23.lc_trk_g0_7
 (22 2)  (950 370)  (950 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (951 370)  (951 370)  routing T_18_23.sp4_v_b_7 <X> T_18_23.lc_trk_g0_7
 (8 3)  (936 371)  (936 371)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_v_t_36
 (10 3)  (938 371)  (938 371)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_v_t_36
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (25 3)  (953 371)  (953 371)  routing T_18_23.top_op_6 <X> T_18_23.lc_trk_g0_6
 (8 4)  (936 372)  (936 372)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_r_4
 (9 4)  (937 372)  (937 372)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_r_4
 (10 4)  (938 372)  (938 372)  routing T_18_23.sp4_v_b_10 <X> T_18_23.sp4_h_r_4
 (12 4)  (940 372)  (940 372)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_h_r_5
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (951 372)  (951 372)  routing T_18_23.sp12_h_l_16 <X> T_18_23.lc_trk_g1_3
 (27 4)  (955 372)  (955 372)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 372)  (956 372)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 372)  (957 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 372)  (959 372)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 372)  (960 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 372)  (964 372)  LC_2 Logic Functioning bit
 (37 4)  (965 372)  (965 372)  LC_2 Logic Functioning bit
 (38 4)  (966 372)  (966 372)  LC_2 Logic Functioning bit
 (42 4)  (970 372)  (970 372)  LC_2 Logic Functioning bit
 (45 4)  (973 372)  (973 372)  LC_2 Logic Functioning bit
 (4 5)  (932 373)  (932 373)  routing T_18_23.sp4_h_l_42 <X> T_18_23.sp4_h_r_3
 (6 5)  (934 373)  (934 373)  routing T_18_23.sp4_h_l_42 <X> T_18_23.sp4_h_r_3
 (13 5)  (941 373)  (941 373)  routing T_18_23.sp4_h_l_39 <X> T_18_23.sp4_h_r_5
 (21 5)  (949 373)  (949 373)  routing T_18_23.sp12_h_l_16 <X> T_18_23.lc_trk_g1_3
 (26 5)  (954 373)  (954 373)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 373)  (955 373)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 373)  (957 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 373)  (959 373)  routing T_18_23.lc_trk_g0_7 <X> T_18_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 373)  (960 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (961 373)  (961 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (35 5)  (963 373)  (963 373)  routing T_18_23.lc_trk_g2_2 <X> T_18_23.input_2_2
 (37 5)  (965 373)  (965 373)  LC_2 Logic Functioning bit
 (42 5)  (970 373)  (970 373)  LC_2 Logic Functioning bit
 (51 5)  (979 373)  (979 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (933 374)  (933 374)  routing T_18_23.sp4_v_t_44 <X> T_18_23.sp4_h_l_38
 (14 6)  (942 374)  (942 374)  routing T_18_23.wire_logic_cluster/lc_4/out <X> T_18_23.lc_trk_g1_4
 (17 6)  (945 374)  (945 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (950 374)  (950 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 374)  (951 374)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g1_7
 (24 6)  (952 374)  (952 374)  routing T_18_23.sp4_v_b_23 <X> T_18_23.lc_trk_g1_7
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (956 374)  (956 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g2_4 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 374)  (961 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 374)  (962 374)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 374)  (964 374)  LC_3 Logic Functioning bit
 (38 6)  (966 374)  (966 374)  LC_3 Logic Functioning bit
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (4 7)  (932 375)  (932 375)  routing T_18_23.sp4_v_t_44 <X> T_18_23.sp4_h_l_38
 (6 7)  (934 375)  (934 375)  routing T_18_23.sp4_v_t_44 <X> T_18_23.sp4_h_l_38
 (17 7)  (945 375)  (945 375)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (954 375)  (954 375)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 375)  (956 375)  routing T_18_23.lc_trk_g2_7 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 375)  (959 375)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 375)  (965 375)  LC_3 Logic Functioning bit
 (39 7)  (967 375)  (967 375)  LC_3 Logic Functioning bit
 (41 7)  (969 375)  (969 375)  LC_3 Logic Functioning bit
 (43 7)  (971 375)  (971 375)  LC_3 Logic Functioning bit
 (46 7)  (974 375)  (974 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (981 375)  (981 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (2 8)  (930 376)  (930 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (950 376)  (950 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (953 376)  (953 376)  routing T_18_23.wire_logic_cluster/lc_2/out <X> T_18_23.lc_trk_g2_2
 (26 8)  (954 376)  (954 376)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 376)  (959 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 376)  (961 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 376)  (962 376)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 376)  (964 376)  LC_4 Logic Functioning bit
 (38 8)  (966 376)  (966 376)  LC_4 Logic Functioning bit
 (21 9)  (949 377)  (949 377)  routing T_18_23.sp4_r_v_b_35 <X> T_18_23.lc_trk_g2_3
 (22 9)  (950 377)  (950 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 377)  (954 377)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 377)  (956 377)  routing T_18_23.lc_trk_g3_7 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g3_6 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (37 9)  (965 377)  (965 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (14 10)  (942 378)  (942 378)  routing T_18_23.sp4_h_r_44 <X> T_18_23.lc_trk_g2_4
 (21 10)  (949 378)  (949 378)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g2_7
 (22 10)  (950 378)  (950 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 378)  (951 378)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g2_7
 (24 10)  (952 378)  (952 378)  routing T_18_23.sp4_h_r_39 <X> T_18_23.lc_trk_g2_7
 (14 11)  (942 379)  (942 379)  routing T_18_23.sp4_h_r_44 <X> T_18_23.lc_trk_g2_4
 (15 11)  (943 379)  (943 379)  routing T_18_23.sp4_h_r_44 <X> T_18_23.lc_trk_g2_4
 (16 11)  (944 379)  (944 379)  routing T_18_23.sp4_h_r_44 <X> T_18_23.lc_trk_g2_4
 (17 11)  (945 379)  (945 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (5 12)  (933 380)  (933 380)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (14 12)  (942 380)  (942 380)  routing T_18_23.sp4_v_t_21 <X> T_18_23.lc_trk_g3_0
 (22 12)  (950 380)  (950 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (953 380)  (953 380)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (27 12)  (955 380)  (955 380)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 380)  (957 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 380)  (958 380)  routing T_18_23.lc_trk_g1_4 <X> T_18_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 380)  (960 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (963 380)  (963 380)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.input_2_6
 (37 12)  (965 380)  (965 380)  LC_6 Logic Functioning bit
 (38 12)  (966 380)  (966 380)  LC_6 Logic Functioning bit
 (39 12)  (967 380)  (967 380)  LC_6 Logic Functioning bit
 (41 12)  (969 380)  (969 380)  LC_6 Logic Functioning bit
 (45 12)  (973 380)  (973 380)  LC_6 Logic Functioning bit
 (4 13)  (932 381)  (932 381)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (6 13)  (934 381)  (934 381)  routing T_18_23.sp4_v_b_3 <X> T_18_23.sp4_h_r_9
 (14 13)  (942 381)  (942 381)  routing T_18_23.sp4_v_t_21 <X> T_18_23.lc_trk_g3_0
 (16 13)  (944 381)  (944 381)  routing T_18_23.sp4_v_t_21 <X> T_18_23.lc_trk_g3_0
 (17 13)  (945 381)  (945 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 381)  (951 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (25 13)  (953 381)  (953 381)  routing T_18_23.sp4_h_r_42 <X> T_18_23.lc_trk_g3_2
 (26 13)  (954 381)  (954 381)  routing T_18_23.lc_trk_g0_2 <X> T_18_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 381)  (957 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 381)  (959 381)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 381)  (960 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (962 381)  (962 381)  routing T_18_23.lc_trk_g1_5 <X> T_18_23.input_2_6
 (36 13)  (964 381)  (964 381)  LC_6 Logic Functioning bit
 (38 13)  (966 381)  (966 381)  LC_6 Logic Functioning bit
 (15 14)  (943 382)  (943 382)  routing T_18_23.sp4_h_r_45 <X> T_18_23.lc_trk_g3_5
 (16 14)  (944 382)  (944 382)  routing T_18_23.sp4_h_r_45 <X> T_18_23.lc_trk_g3_5
 (17 14)  (945 382)  (945 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 382)  (946 382)  routing T_18_23.sp4_h_r_45 <X> T_18_23.lc_trk_g3_5
 (22 14)  (950 382)  (950 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (953 382)  (953 382)  routing T_18_23.wire_logic_cluster/lc_6/out <X> T_18_23.lc_trk_g3_6
 (27 14)  (955 382)  (955 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 382)  (957 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 382)  (958 382)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 382)  (959 382)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 382)  (960 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (964 382)  (964 382)  LC_7 Logic Functioning bit
 (38 14)  (966 382)  (966 382)  LC_7 Logic Functioning bit
 (13 15)  (941 383)  (941 383)  routing T_18_23.sp4_v_b_6 <X> T_18_23.sp4_h_l_46
 (18 15)  (946 383)  (946 383)  routing T_18_23.sp4_h_r_45 <X> T_18_23.lc_trk_g3_5
 (21 15)  (949 383)  (949 383)  routing T_18_23.sp4_r_v_b_47 <X> T_18_23.lc_trk_g3_7
 (22 15)  (950 383)  (950 383)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (954 383)  (954 383)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 383)  (956 383)  routing T_18_23.lc_trk_g2_3 <X> T_18_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 383)  (957 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 383)  (958 383)  routing T_18_23.lc_trk_g1_7 <X> T_18_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 383)  (959 383)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 383)  (964 383)  LC_7 Logic Functioning bit
 (37 15)  (965 383)  (965 383)  LC_7 Logic Functioning bit
 (38 15)  (966 383)  (966 383)  LC_7 Logic Functioning bit
 (39 15)  (967 383)  (967 383)  LC_7 Logic Functioning bit
 (40 15)  (968 383)  (968 383)  LC_7 Logic Functioning bit
 (42 15)  (970 383)  (970 383)  LC_7 Logic Functioning bit
 (52 15)  (980 383)  (980 383)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_23

 (14 0)  (996 368)  (996 368)  routing T_19_23.sp4_v_b_0 <X> T_19_23.lc_trk_g0_0
 (21 0)  (1003 368)  (1003 368)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g0_3
 (22 0)  (1004 368)  (1004 368)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1005 368)  (1005 368)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g0_3
 (24 0)  (1006 368)  (1006 368)  routing T_19_23.sp4_h_r_11 <X> T_19_23.lc_trk_g0_3
 (27 0)  (1009 368)  (1009 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 368)  (1015 368)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 368)  (1017 368)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.input_2_0
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (41 0)  (1023 368)  (1023 368)  LC_0 Logic Functioning bit
 (16 1)  (998 369)  (998 369)  routing T_19_23.sp4_v_b_0 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (27 1)  (1009 369)  (1009 369)  routing T_19_23.lc_trk_g1_1 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (1016 369)  (1016 369)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.input_2_0
 (36 1)  (1018 369)  (1018 369)  LC_0 Logic Functioning bit
 (38 1)  (1020 369)  (1020 369)  LC_0 Logic Functioning bit
 (51 1)  (1033 369)  (1033 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (982 370)  (982 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (1 2)  (983 370)  (983 370)  routing T_19_23.glb_netwk_6 <X> T_19_23.wire_logic_cluster/lc_7/clk
 (2 2)  (984 370)  (984 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 370)  (986 370)  routing T_19_23.sp4_v_b_0 <X> T_19_23.sp4_v_t_37
 (8 2)  (990 370)  (990 370)  routing T_19_23.sp4_v_t_42 <X> T_19_23.sp4_h_l_36
 (9 2)  (991 370)  (991 370)  routing T_19_23.sp4_v_t_42 <X> T_19_23.sp4_h_l_36
 (10 2)  (992 370)  (992 370)  routing T_19_23.sp4_v_t_42 <X> T_19_23.sp4_h_l_36
 (12 2)  (994 370)  (994 370)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39
 (14 2)  (996 370)  (996 370)  routing T_19_23.wire_logic_cluster/lc_4/out <X> T_19_23.lc_trk_g0_4
 (16 2)  (998 370)  (998 370)  routing T_19_23.sp4_v_b_5 <X> T_19_23.lc_trk_g0_5
 (17 2)  (999 370)  (999 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1000 370)  (1000 370)  routing T_19_23.sp4_v_b_5 <X> T_19_23.lc_trk_g0_5
 (9 3)  (991 371)  (991 371)  routing T_19_23.sp4_v_b_5 <X> T_19_23.sp4_v_t_36
 (10 3)  (992 371)  (992 371)  routing T_19_23.sp4_v_b_5 <X> T_19_23.sp4_v_t_36
 (11 3)  (993 371)  (993 371)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39
 (13 3)  (995 371)  (995 371)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_39
 (17 3)  (999 371)  (999 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (15 4)  (997 372)  (997 372)  routing T_19_23.sp4_h_l_4 <X> T_19_23.lc_trk_g1_1
 (16 4)  (998 372)  (998 372)  routing T_19_23.sp4_h_l_4 <X> T_19_23.lc_trk_g1_1
 (17 4)  (999 372)  (999 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1000 372)  (1000 372)  routing T_19_23.sp4_h_l_4 <X> T_19_23.lc_trk_g1_1
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.wire_logic_cluster/lc_3/out <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 372)  (1007 372)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 372)  (1010 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 372)  (1012 372)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 372)  (1016 372)  routing T_19_23.lc_trk_g1_0 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 372)  (1017 372)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.input_2_2
 (40 4)  (1022 372)  (1022 372)  LC_2 Logic Functioning bit
 (48 4)  (1030 372)  (1030 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (1035 372)  (1035 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (999 373)  (999 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1000 373)  (1000 373)  routing T_19_23.sp4_h_l_4 <X> T_19_23.lc_trk_g1_1
 (22 5)  (1004 373)  (1004 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1005 373)  (1005 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (25 5)  (1007 373)  (1007 373)  routing T_19_23.sp4_v_b_10 <X> T_19_23.lc_trk_g1_2
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 373)  (1012 373)  routing T_19_23.lc_trk_g3_6 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (1015 373)  (1015 373)  routing T_19_23.lc_trk_g2_4 <X> T_19_23.input_2_2
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (41 5)  (1023 373)  (1023 373)  LC_2 Logic Functioning bit
 (53 5)  (1035 373)  (1035 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (996 374)  (996 374)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g1_4
 (16 6)  (998 374)  (998 374)  routing T_19_23.sp4_v_b_5 <X> T_19_23.lc_trk_g1_5
 (17 6)  (999 374)  (999 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1000 374)  (1000 374)  routing T_19_23.sp4_v_b_5 <X> T_19_23.lc_trk_g1_5
 (22 6)  (1004 374)  (1004 374)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 374)  (1006 374)  routing T_19_23.bot_op_7 <X> T_19_23.lc_trk_g1_7
 (26 6)  (1008 374)  (1008 374)  routing T_19_23.lc_trk_g0_5 <X> T_19_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 374)  (1010 374)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 374)  (1011 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 374)  (1014 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 374)  (1016 374)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 374)  (1019 374)  LC_3 Logic Functioning bit
 (39 6)  (1021 374)  (1021 374)  LC_3 Logic Functioning bit
 (45 6)  (1027 374)  (1027 374)  LC_3 Logic Functioning bit
 (46 6)  (1028 374)  (1028 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (15 7)  (997 375)  (997 375)  routing T_19_23.lft_op_4 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (29 7)  (1011 375)  (1011 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 375)  (1012 375)  routing T_19_23.lc_trk_g2_2 <X> T_19_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 375)  (1013 375)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 375)  (1014 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 375)  (1017 375)  routing T_19_23.lc_trk_g0_3 <X> T_19_23.input_2_3
 (36 7)  (1018 375)  (1018 375)  LC_3 Logic Functioning bit
 (37 7)  (1019 375)  (1019 375)  LC_3 Logic Functioning bit
 (39 7)  (1021 375)  (1021 375)  LC_3 Logic Functioning bit
 (43 7)  (1025 375)  (1025 375)  LC_3 Logic Functioning bit
 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8
 (17 8)  (999 376)  (999 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1003 376)  (1003 376)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (22 8)  (1004 376)  (1004 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 376)  (1007 376)  routing T_19_23.sp4_v_b_26 <X> T_19_23.lc_trk_g2_2
 (26 8)  (1008 376)  (1008 376)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 376)  (1010 376)  routing T_19_23.lc_trk_g2_1 <X> T_19_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 376)  (1011 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 376)  (1014 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 376)  (1015 376)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 376)  (1016 376)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 376)  (1017 376)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.input_2_4
 (38 8)  (1020 376)  (1020 376)  LC_4 Logic Functioning bit
 (41 8)  (1023 376)  (1023 376)  LC_4 Logic Functioning bit
 (43 8)  (1025 376)  (1025 376)  LC_4 Logic Functioning bit
 (45 8)  (1027 376)  (1027 376)  LC_4 Logic Functioning bit
 (18 9)  (1000 377)  (1000 377)  routing T_19_23.sp4_r_v_b_33 <X> T_19_23.lc_trk_g2_1
 (21 9)  (1003 377)  (1003 377)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (22 9)  (1004 377)  (1004 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1005 377)  (1005 377)  routing T_19_23.sp4_v_b_26 <X> T_19_23.lc_trk_g2_2
 (29 9)  (1011 377)  (1011 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 377)  (1013 377)  routing T_19_23.lc_trk_g3_2 <X> T_19_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 377)  (1014 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (1016 377)  (1016 377)  routing T_19_23.lc_trk_g1_5 <X> T_19_23.input_2_4
 (38 9)  (1020 377)  (1020 377)  LC_4 Logic Functioning bit
 (40 9)  (1022 377)  (1022 377)  LC_4 Logic Functioning bit
 (42 9)  (1024 377)  (1024 377)  LC_4 Logic Functioning bit
 (51 9)  (1033 377)  (1033 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (9 10)  (991 378)  (991 378)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_h_l_42
 (10 10)  (992 378)  (992 378)  routing T_19_23.sp4_h_r_4 <X> T_19_23.sp4_h_l_42
 (12 10)  (994 378)  (994 378)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_45
 (21 10)  (1003 378)  (1003 378)  routing T_19_23.wire_logic_cluster/lc_7/out <X> T_19_23.lc_trk_g2_7
 (22 10)  (1004 378)  (1004 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1007 378)  (1007 378)  routing T_19_23.sp4_h_r_38 <X> T_19_23.lc_trk_g2_6
 (26 10)  (1008 378)  (1008 378)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 378)  (1011 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 378)  (1012 378)  routing T_19_23.lc_trk_g0_4 <X> T_19_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 378)  (1014 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 378)  (1016 378)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 378)  (1019 378)  LC_5 Logic Functioning bit
 (38 10)  (1020 378)  (1020 378)  LC_5 Logic Functioning bit
 (39 10)  (1021 378)  (1021 378)  LC_5 Logic Functioning bit
 (41 10)  (1023 378)  (1023 378)  LC_5 Logic Functioning bit
 (42 10)  (1024 378)  (1024 378)  LC_5 Logic Functioning bit
 (43 10)  (1025 378)  (1025 378)  LC_5 Logic Functioning bit
 (11 11)  (993 379)  (993 379)  routing T_19_23.sp4_v_t_45 <X> T_19_23.sp4_h_l_45
 (14 11)  (996 379)  (996 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (15 11)  (997 379)  (997 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (16 11)  (998 379)  (998 379)  routing T_19_23.sp4_h_l_17 <X> T_19_23.lc_trk_g2_4
 (17 11)  (999 379)  (999 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1004 379)  (1004 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1005 379)  (1005 379)  routing T_19_23.sp4_h_r_38 <X> T_19_23.lc_trk_g2_6
 (24 11)  (1006 379)  (1006 379)  routing T_19_23.sp4_h_r_38 <X> T_19_23.lc_trk_g2_6
 (27 11)  (1009 379)  (1009 379)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 379)  (1010 379)  routing T_19_23.lc_trk_g3_4 <X> T_19_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 379)  (1011 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 379)  (1013 379)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 379)  (1014 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1015 379)  (1015 379)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.input_2_5
 (34 11)  (1016 379)  (1016 379)  routing T_19_23.lc_trk_g3_0 <X> T_19_23.input_2_5
 (36 11)  (1018 379)  (1018 379)  LC_5 Logic Functioning bit
 (37 11)  (1019 379)  (1019 379)  LC_5 Logic Functioning bit
 (38 11)  (1020 379)  (1020 379)  LC_5 Logic Functioning bit
 (40 11)  (1022 379)  (1022 379)  LC_5 Logic Functioning bit
 (41 11)  (1023 379)  (1023 379)  LC_5 Logic Functioning bit
 (42 11)  (1024 379)  (1024 379)  LC_5 Logic Functioning bit
 (4 12)  (986 380)  (986 380)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_v_b_9
 (8 12)  (990 380)  (990 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (9 12)  (991 380)  (991 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (10 12)  (992 380)  (992 380)  routing T_19_23.sp4_v_b_4 <X> T_19_23.sp4_h_r_10
 (14 12)  (996 380)  (996 380)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (25 12)  (1007 380)  (1007 380)  routing T_19_23.sp4_v_b_26 <X> T_19_23.lc_trk_g3_2
 (26 12)  (1008 380)  (1008 380)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 380)  (1009 380)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 380)  (1011 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 380)  (1013 380)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 380)  (1014 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 380)  (1015 380)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 380)  (1018 380)  LC_6 Logic Functioning bit
 (37 12)  (1019 380)  (1019 380)  LC_6 Logic Functioning bit
 (38 12)  (1020 380)  (1020 380)  LC_6 Logic Functioning bit
 (39 12)  (1021 380)  (1021 380)  LC_6 Logic Functioning bit
 (42 12)  (1024 380)  (1024 380)  LC_6 Logic Functioning bit
 (43 12)  (1025 380)  (1025 380)  LC_6 Logic Functioning bit
 (50 12)  (1032 380)  (1032 380)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (987 381)  (987 381)  routing T_19_23.sp4_h_l_44 <X> T_19_23.sp4_v_b_9
 (15 13)  (997 381)  (997 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (16 13)  (998 381)  (998 381)  routing T_19_23.sp4_h_l_21 <X> T_19_23.lc_trk_g3_0
 (17 13)  (999 381)  (999 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1004 381)  (1004 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1005 381)  (1005 381)  routing T_19_23.sp4_v_b_26 <X> T_19_23.lc_trk_g3_2
 (26 13)  (1008 381)  (1008 381)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 381)  (1010 381)  routing T_19_23.lc_trk_g2_6 <X> T_19_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 381)  (1011 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 381)  (1012 381)  routing T_19_23.lc_trk_g1_2 <X> T_19_23.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 381)  (1013 381)  routing T_19_23.lc_trk_g2_7 <X> T_19_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 381)  (1018 381)  LC_6 Logic Functioning bit
 (37 13)  (1019 381)  (1019 381)  LC_6 Logic Functioning bit
 (38 13)  (1020 381)  (1020 381)  LC_6 Logic Functioning bit
 (39 13)  (1021 381)  (1021 381)  LC_6 Logic Functioning bit
 (40 13)  (1022 381)  (1022 381)  LC_6 Logic Functioning bit
 (41 13)  (1023 381)  (1023 381)  LC_6 Logic Functioning bit
 (42 13)  (1024 381)  (1024 381)  LC_6 Logic Functioning bit
 (43 13)  (1025 381)  (1025 381)  LC_6 Logic Functioning bit
 (48 13)  (1030 381)  (1030 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (8 14)  (990 382)  (990 382)  routing T_19_23.sp4_h_r_10 <X> T_19_23.sp4_h_l_47
 (14 14)  (996 382)  (996 382)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (15 14)  (997 382)  (997 382)  routing T_19_23.sp4_h_l_16 <X> T_19_23.lc_trk_g3_5
 (16 14)  (998 382)  (998 382)  routing T_19_23.sp4_h_l_16 <X> T_19_23.lc_trk_g3_5
 (17 14)  (999 382)  (999 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (1007 382)  (1007 382)  routing T_19_23.sp4_h_r_46 <X> T_19_23.lc_trk_g3_6
 (27 14)  (1009 382)  (1009 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 382)  (1010 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 382)  (1011 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 382)  (1012 382)  routing T_19_23.lc_trk_g3_5 <X> T_19_23.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 382)  (1013 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 382)  (1014 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 382)  (1016 382)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 382)  (1019 382)  LC_7 Logic Functioning bit
 (39 14)  (1021 382)  (1021 382)  LC_7 Logic Functioning bit
 (41 14)  (1023 382)  (1023 382)  LC_7 Logic Functioning bit
 (43 14)  (1025 382)  (1025 382)  LC_7 Logic Functioning bit
 (14 15)  (996 383)  (996 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (15 15)  (997 383)  (997 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (16 15)  (998 383)  (998 383)  routing T_19_23.sp4_h_r_44 <X> T_19_23.lc_trk_g3_4
 (17 15)  (999 383)  (999 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (1000 383)  (1000 383)  routing T_19_23.sp4_h_l_16 <X> T_19_23.lc_trk_g3_5
 (22 15)  (1004 383)  (1004 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 383)  (1005 383)  routing T_19_23.sp4_h_r_46 <X> T_19_23.lc_trk_g3_6
 (24 15)  (1006 383)  (1006 383)  routing T_19_23.sp4_h_r_46 <X> T_19_23.lc_trk_g3_6
 (25 15)  (1007 383)  (1007 383)  routing T_19_23.sp4_h_r_46 <X> T_19_23.lc_trk_g3_6
 (31 15)  (1013 383)  (1013 383)  routing T_19_23.lc_trk_g1_7 <X> T_19_23.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 383)  (1019 383)  LC_7 Logic Functioning bit
 (39 15)  (1021 383)  (1021 383)  LC_7 Logic Functioning bit
 (41 15)  (1023 383)  (1023 383)  LC_7 Logic Functioning bit
 (43 15)  (1025 383)  (1025 383)  LC_7 Logic Functioning bit


LogicTile_20_23

 (0 0)  (1036 368)  (1036 368)  Negative Clock bit

 (27 0)  (1063 368)  (1063 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 368)  (1064 368)  routing T_20_23.lc_trk_g3_0 <X> T_20_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 368)  (1065 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 368)  (1068 368)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 368)  (1072 368)  LC_0 Logic Functioning bit
 (39 0)  (1075 368)  (1075 368)  LC_0 Logic Functioning bit
 (41 0)  (1077 368)  (1077 368)  LC_0 Logic Functioning bit
 (42 0)  (1078 368)  (1078 368)  LC_0 Logic Functioning bit
 (44 0)  (1080 368)  (1080 368)  LC_0 Logic Functioning bit
 (45 0)  (1081 368)  (1081 368)  LC_0 Logic Functioning bit
 (8 1)  (1044 369)  (1044 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (9 1)  (1045 369)  (1045 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (10 1)  (1046 369)  (1046 369)  routing T_20_23.sp4_h_l_42 <X> T_20_23.sp4_v_b_1
 (36 1)  (1072 369)  (1072 369)  LC_0 Logic Functioning bit
 (39 1)  (1075 369)  (1075 369)  LC_0 Logic Functioning bit
 (41 1)  (1077 369)  (1077 369)  LC_0 Logic Functioning bit
 (42 1)  (1078 369)  (1078 369)  LC_0 Logic Functioning bit
 (48 1)  (1084 369)  (1084 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (1085 369)  (1085 369)  Carry_In_Mux bit 

 (51 1)  (1087 369)  (1087 369)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 370)  (1061 370)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (27 2)  (1063 370)  (1063 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 370)  (1064 370)  routing T_20_23.lc_trk_g3_1 <X> T_20_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 370)  (1065 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 370)  (1068 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 370)  (1072 370)  LC_1 Logic Functioning bit
 (39 2)  (1075 370)  (1075 370)  LC_1 Logic Functioning bit
 (41 2)  (1077 370)  (1077 370)  LC_1 Logic Functioning bit
 (42 2)  (1078 370)  (1078 370)  LC_1 Logic Functioning bit
 (44 2)  (1080 370)  (1080 370)  LC_1 Logic Functioning bit
 (45 2)  (1081 370)  (1081 370)  LC_1 Logic Functioning bit
 (48 2)  (1084 370)  (1084 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (22 3)  (1058 371)  (1058 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 371)  (1059 371)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (24 3)  (1060 371)  (1060 371)  routing T_20_23.sp4_h_r_14 <X> T_20_23.lc_trk_g0_6
 (36 3)  (1072 371)  (1072 371)  LC_1 Logic Functioning bit
 (39 3)  (1075 371)  (1075 371)  LC_1 Logic Functioning bit
 (41 3)  (1077 371)  (1077 371)  LC_1 Logic Functioning bit
 (42 3)  (1078 371)  (1078 371)  LC_1 Logic Functioning bit
 (51 3)  (1087 371)  (1087 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (1036 372)  (1036 372)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 372)  (1037 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1044 372)  (1044 372)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_4
 (10 4)  (1046 372)  (1046 372)  routing T_20_23.sp4_h_l_45 <X> T_20_23.sp4_h_r_4
 (19 4)  (1055 372)  (1055 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (1057 372)  (1057 372)  routing T_20_23.wire_logic_cluster/lc_3/out <X> T_20_23.lc_trk_g1_3
 (22 4)  (1058 372)  (1058 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 372)  (1061 372)  routing T_20_23.wire_logic_cluster/lc_2/out <X> T_20_23.lc_trk_g1_2
 (27 4)  (1063 372)  (1063 372)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 372)  (1065 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 372)  (1068 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 372)  (1072 372)  LC_2 Logic Functioning bit
 (39 4)  (1075 372)  (1075 372)  LC_2 Logic Functioning bit
 (41 4)  (1077 372)  (1077 372)  LC_2 Logic Functioning bit
 (42 4)  (1078 372)  (1078 372)  LC_2 Logic Functioning bit
 (44 4)  (1080 372)  (1080 372)  LC_2 Logic Functioning bit
 (45 4)  (1081 372)  (1081 372)  LC_2 Logic Functioning bit
 (47 4)  (1083 372)  (1083 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (1084 372)  (1084 372)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (1037 373)  (1037 373)  routing T_20_23.lc_trk_g2_2 <X> T_20_23.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 373)  (1058 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1066 373)  (1066 373)  routing T_20_23.lc_trk_g1_2 <X> T_20_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 373)  (1072 373)  LC_2 Logic Functioning bit
 (39 5)  (1075 373)  (1075 373)  LC_2 Logic Functioning bit
 (41 5)  (1077 373)  (1077 373)  LC_2 Logic Functioning bit
 (42 5)  (1078 373)  (1078 373)  LC_2 Logic Functioning bit
 (6 6)  (1042 374)  (1042 374)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_v_t_38
 (17 6)  (1053 374)  (1053 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 374)  (1054 374)  routing T_20_23.wire_logic_cluster/lc_5/out <X> T_20_23.lc_trk_g1_5
 (25 6)  (1061 374)  (1061 374)  routing T_20_23.wire_logic_cluster/lc_6/out <X> T_20_23.lc_trk_g1_6
 (27 6)  (1063 374)  (1063 374)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 374)  (1065 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 374)  (1068 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 374)  (1072 374)  LC_3 Logic Functioning bit
 (39 6)  (1075 374)  (1075 374)  LC_3 Logic Functioning bit
 (41 6)  (1077 374)  (1077 374)  LC_3 Logic Functioning bit
 (42 6)  (1078 374)  (1078 374)  LC_3 Logic Functioning bit
 (44 6)  (1080 374)  (1080 374)  LC_3 Logic Functioning bit
 (45 6)  (1081 374)  (1081 374)  LC_3 Logic Functioning bit
 (48 6)  (1084 374)  (1084 374)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (1041 375)  (1041 375)  routing T_20_23.sp4_v_b_0 <X> T_20_23.sp4_v_t_38
 (22 7)  (1058 375)  (1058 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1066 375)  (1066 375)  routing T_20_23.lc_trk_g1_3 <X> T_20_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 375)  (1072 375)  LC_3 Logic Functioning bit
 (39 7)  (1075 375)  (1075 375)  LC_3 Logic Functioning bit
 (41 7)  (1077 375)  (1077 375)  LC_3 Logic Functioning bit
 (42 7)  (1078 375)  (1078 375)  LC_3 Logic Functioning bit
 (27 8)  (1063 376)  (1063 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 376)  (1064 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 376)  (1065 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 376)  (1066 376)  routing T_20_23.lc_trk_g3_4 <X> T_20_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 376)  (1068 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 376)  (1072 376)  LC_4 Logic Functioning bit
 (39 8)  (1075 376)  (1075 376)  LC_4 Logic Functioning bit
 (41 8)  (1077 376)  (1077 376)  LC_4 Logic Functioning bit
 (42 8)  (1078 376)  (1078 376)  LC_4 Logic Functioning bit
 (44 8)  (1080 376)  (1080 376)  LC_4 Logic Functioning bit
 (45 8)  (1081 376)  (1081 376)  LC_4 Logic Functioning bit
 (22 9)  (1058 377)  (1058 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1059 377)  (1059 377)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g2_2
 (24 9)  (1060 377)  (1060 377)  routing T_20_23.sp4_v_b_42 <X> T_20_23.lc_trk_g2_2
 (36 9)  (1072 377)  (1072 377)  LC_4 Logic Functioning bit
 (39 9)  (1075 377)  (1075 377)  LC_4 Logic Functioning bit
 (41 9)  (1077 377)  (1077 377)  LC_4 Logic Functioning bit
 (42 9)  (1078 377)  (1078 377)  LC_4 Logic Functioning bit
 (48 9)  (1084 377)  (1084 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (3 10)  (1039 378)  (1039 378)  routing T_20_23.sp12_v_t_22 <X> T_20_23.sp12_h_l_22
 (27 10)  (1063 378)  (1063 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g1_5 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 378)  (1072 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (41 10)  (1077 378)  (1077 378)  LC_5 Logic Functioning bit
 (42 10)  (1078 378)  (1078 378)  LC_5 Logic Functioning bit
 (44 10)  (1080 378)  (1080 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (41 11)  (1077 379)  (1077 379)  LC_5 Logic Functioning bit
 (42 11)  (1078 379)  (1078 379)  LC_5 Logic Functioning bit
 (48 11)  (1084 379)  (1084 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (1050 380)  (1050 380)  routing T_20_23.wire_logic_cluster/lc_0/out <X> T_20_23.lc_trk_g3_0
 (17 12)  (1053 380)  (1053 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 380)  (1054 380)  routing T_20_23.wire_logic_cluster/lc_1/out <X> T_20_23.lc_trk_g3_1
 (27 12)  (1063 380)  (1063 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 380)  (1065 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 380)  (1066 380)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 380)  (1068 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 380)  (1072 380)  LC_6 Logic Functioning bit
 (39 12)  (1075 380)  (1075 380)  LC_6 Logic Functioning bit
 (41 12)  (1077 380)  (1077 380)  LC_6 Logic Functioning bit
 (42 12)  (1078 380)  (1078 380)  LC_6 Logic Functioning bit
 (44 12)  (1080 380)  (1080 380)  LC_6 Logic Functioning bit
 (45 12)  (1081 380)  (1081 380)  LC_6 Logic Functioning bit
 (17 13)  (1053 381)  (1053 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1066 381)  (1066 381)  routing T_20_23.lc_trk_g1_6 <X> T_20_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 381)  (1072 381)  LC_6 Logic Functioning bit
 (39 13)  (1075 381)  (1075 381)  LC_6 Logic Functioning bit
 (41 13)  (1077 381)  (1077 381)  LC_6 Logic Functioning bit
 (42 13)  (1078 381)  (1078 381)  LC_6 Logic Functioning bit
 (48 13)  (1084 381)  (1084 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (1036 382)  (1036 382)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 382)  (1050 382)  routing T_20_23.wire_logic_cluster/lc_4/out <X> T_20_23.lc_trk_g3_4
 (15 14)  (1051 382)  (1051 382)  routing T_20_23.sp12_v_t_2 <X> T_20_23.lc_trk_g3_5
 (17 14)  (1053 382)  (1053 382)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 382)  (1054 382)  routing T_20_23.sp12_v_t_2 <X> T_20_23.lc_trk_g3_5
 (29 14)  (1065 382)  (1065 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 382)  (1066 382)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 382)  (1068 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 382)  (1072 382)  LC_7 Logic Functioning bit
 (39 14)  (1075 382)  (1075 382)  LC_7 Logic Functioning bit
 (41 14)  (1077 382)  (1077 382)  LC_7 Logic Functioning bit
 (42 14)  (1078 382)  (1078 382)  LC_7 Logic Functioning bit
 (45 14)  (1081 382)  (1081 382)  LC_7 Logic Functioning bit
 (0 15)  (1036 383)  (1036 383)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 383)  (1037 383)  routing T_20_23.lc_trk_g3_5 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (12 15)  (1048 383)  (1048 383)  routing T_20_23.sp4_h_l_46 <X> T_20_23.sp4_v_t_46
 (17 15)  (1053 383)  (1053 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (1054 383)  (1054 383)  routing T_20_23.sp12_v_t_2 <X> T_20_23.lc_trk_g3_5
 (30 15)  (1066 383)  (1066 383)  routing T_20_23.lc_trk_g0_6 <X> T_20_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 383)  (1072 383)  LC_7 Logic Functioning bit
 (39 15)  (1075 383)  (1075 383)  LC_7 Logic Functioning bit
 (41 15)  (1077 383)  (1077 383)  LC_7 Logic Functioning bit
 (42 15)  (1078 383)  (1078 383)  LC_7 Logic Functioning bit
 (46 15)  (1082 383)  (1082 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_23

 (12 0)  (1102 368)  (1102 368)  routing T_21_23.sp4_v_t_39 <X> T_21_23.sp4_h_r_2
 (17 1)  (1107 369)  (1107 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (4 4)  (1094 372)  (1094 372)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_v_b_3
 (6 4)  (1096 372)  (1096 372)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_v_b_3
 (5 5)  (1095 373)  (1095 373)  routing T_21_23.sp4_h_l_44 <X> T_21_23.sp4_v_b_3
 (13 5)  (1103 373)  (1103 373)  routing T_21_23.sp4_v_t_37 <X> T_21_23.sp4_h_r_5
 (3 7)  (1093 375)  (1093 375)  routing T_21_23.sp12_h_l_23 <X> T_21_23.sp12_v_t_23
 (27 8)  (1117 376)  (1117 376)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 376)  (1118 376)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 376)  (1119 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 376)  (1121 376)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 376)  (1122 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 376)  (1123 376)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 376)  (1124 376)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 376)  (1126 376)  LC_4 Logic Functioning bit
 (38 8)  (1128 376)  (1128 376)  LC_4 Logic Functioning bit
 (29 9)  (1119 377)  (1119 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 377)  (1120 377)  routing T_21_23.lc_trk_g3_2 <X> T_21_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 377)  (1121 377)  routing T_21_23.lc_trk_g3_6 <X> T_21_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 377)  (1126 377)  LC_4 Logic Functioning bit
 (37 9)  (1127 377)  (1127 377)  LC_4 Logic Functioning bit
 (38 9)  (1128 377)  (1128 377)  LC_4 Logic Functioning bit
 (39 9)  (1129 377)  (1129 377)  LC_4 Logic Functioning bit
 (41 9)  (1131 377)  (1131 377)  LC_4 Logic Functioning bit
 (43 9)  (1133 377)  (1133 377)  LC_4 Logic Functioning bit
 (22 13)  (1112 381)  (1112 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 381)  (1113 381)  routing T_21_23.sp4_v_b_42 <X> T_21_23.lc_trk_g3_2
 (24 13)  (1114 381)  (1114 381)  routing T_21_23.sp4_v_b_42 <X> T_21_23.lc_trk_g3_2
 (25 14)  (1115 382)  (1115 382)  routing T_21_23.sp4_h_r_46 <X> T_21_23.lc_trk_g3_6
 (22 15)  (1112 383)  (1112 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1113 383)  (1113 383)  routing T_21_23.sp4_h_r_46 <X> T_21_23.lc_trk_g3_6
 (24 15)  (1114 383)  (1114 383)  routing T_21_23.sp4_h_r_46 <X> T_21_23.lc_trk_g3_6
 (25 15)  (1115 383)  (1115 383)  routing T_21_23.sp4_h_r_46 <X> T_21_23.lc_trk_g3_6


LogicTile_22_23

 (16 0)  (1160 368)  (1160 368)  routing T_22_23.sp4_v_b_9 <X> T_22_23.lc_trk_g0_1
 (17 0)  (1161 368)  (1161 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (1162 368)  (1162 368)  routing T_22_23.sp4_v_b_9 <X> T_22_23.lc_trk_g0_1
 (18 1)  (1162 369)  (1162 369)  routing T_22_23.sp4_v_b_9 <X> T_22_23.lc_trk_g0_1
 (5 4)  (1149 372)  (1149 372)  routing T_22_23.sp4_v_t_38 <X> T_22_23.sp4_h_r_3
 (13 4)  (1157 372)  (1157 372)  routing T_22_23.sp4_h_l_40 <X> T_22_23.sp4_v_b_5
 (21 4)  (1165 372)  (1165 372)  routing T_22_23.sp4_h_r_19 <X> T_22_23.lc_trk_g1_3
 (22 4)  (1166 372)  (1166 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1167 372)  (1167 372)  routing T_22_23.sp4_h_r_19 <X> T_22_23.lc_trk_g1_3
 (24 4)  (1168 372)  (1168 372)  routing T_22_23.sp4_h_r_19 <X> T_22_23.lc_trk_g1_3
 (12 5)  (1156 373)  (1156 373)  routing T_22_23.sp4_h_l_40 <X> T_22_23.sp4_v_b_5
 (21 5)  (1165 373)  (1165 373)  routing T_22_23.sp4_h_r_19 <X> T_22_23.lc_trk_g1_3
 (3 7)  (1147 375)  (1147 375)  routing T_22_23.sp12_h_l_23 <X> T_22_23.sp12_v_t_23
 (13 8)  (1157 376)  (1157 376)  routing T_22_23.sp4_v_t_45 <X> T_22_23.sp4_v_b_8
 (29 8)  (1173 376)  (1173 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 376)  (1175 376)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 376)  (1176 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 376)  (1177 376)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 376)  (1178 376)  routing T_22_23.lc_trk_g3_4 <X> T_22_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (1179 376)  (1179 376)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.input_2_4
 (36 8)  (1180 376)  (1180 376)  LC_4 Logic Functioning bit
 (38 8)  (1182 376)  (1182 376)  LC_4 Logic Functioning bit
 (42 8)  (1186 376)  (1186 376)  LC_4 Logic Functioning bit
 (52 8)  (1196 376)  (1196 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1170 377)  (1170 377)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 377)  (1171 377)  routing T_22_23.lc_trk_g1_3 <X> T_22_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 377)  (1173 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 377)  (1176 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1177 377)  (1177 377)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.input_2_4
 (35 9)  (1179 377)  (1179 377)  routing T_22_23.lc_trk_g2_6 <X> T_22_23.input_2_4
 (37 9)  (1181 377)  (1181 377)  LC_4 Logic Functioning bit
 (39 9)  (1183 377)  (1183 377)  LC_4 Logic Functioning bit
 (42 9)  (1186 377)  (1186 377)  LC_4 Logic Functioning bit
 (25 10)  (1169 378)  (1169 378)  routing T_22_23.sp4_v_b_30 <X> T_22_23.lc_trk_g2_6
 (5 11)  (1149 379)  (1149 379)  routing T_22_23.sp4_h_l_43 <X> T_22_23.sp4_v_t_43
 (22 11)  (1166 379)  (1166 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 379)  (1167 379)  routing T_22_23.sp4_v_b_30 <X> T_22_23.lc_trk_g2_6
 (6 13)  (1150 381)  (1150 381)  routing T_22_23.sp4_h_l_44 <X> T_22_23.sp4_h_r_9
 (11 13)  (1155 381)  (1155 381)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_h_r_11
 (13 13)  (1157 381)  (1157 381)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_h_r_11
 (14 14)  (1158 382)  (1158 382)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (14 15)  (1158 383)  (1158 383)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (15 15)  (1159 383)  (1159 383)  routing T_22_23.sp12_v_t_3 <X> T_22_23.lc_trk_g3_4
 (17 15)  (1161 383)  (1161 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_23_23

 (8 0)  (1206 368)  (1206 368)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_h_r_1
 (9 0)  (1207 368)  (1207 368)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_h_r_1
 (10 6)  (1208 374)  (1208 374)  routing T_23_23.sp4_v_b_11 <X> T_23_23.sp4_h_l_41
 (4 8)  (1202 376)  (1202 376)  routing T_23_23.sp4_h_l_43 <X> T_23_23.sp4_v_b_6
 (5 9)  (1203 377)  (1203 377)  routing T_23_23.sp4_h_l_43 <X> T_23_23.sp4_v_b_6
 (4 11)  (1202 379)  (1202 379)  routing T_23_23.sp4_h_r_10 <X> T_23_23.sp4_h_l_43
 (6 11)  (1204 379)  (1204 379)  routing T_23_23.sp4_h_r_10 <X> T_23_23.sp4_h_l_43
 (12 14)  (1210 382)  (1210 382)  routing T_23_23.sp4_v_b_11 <X> T_23_23.sp4_h_l_46


LogicTile_24_23

 (0 2)  (1252 370)  (1252 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 370)  (1253 370)  routing T_24_23.glb_netwk_6 <X> T_24_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 370)  (1254 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 4)  (1260 372)  (1260 372)  routing T_24_23.sp4_h_l_41 <X> T_24_23.sp4_h_r_4
 (15 4)  (1267 372)  (1267 372)  routing T_24_23.sp4_v_b_17 <X> T_24_23.lc_trk_g1_1
 (16 4)  (1268 372)  (1268 372)  routing T_24_23.sp4_v_b_17 <X> T_24_23.lc_trk_g1_1
 (17 4)  (1269 372)  (1269 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1273 372)  (1273 372)  routing T_24_23.wire_logic_cluster/lc_3/out <X> T_24_23.lc_trk_g1_3
 (22 4)  (1274 372)  (1274 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 6)  (1279 374)  (1279 374)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 374)  (1281 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 374)  (1284 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 374)  (1286 374)  routing T_24_23.lc_trk_g1_1 <X> T_24_23.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 374)  (1287 374)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.input_2_3
 (36 6)  (1288 374)  (1288 374)  LC_3 Logic Functioning bit
 (41 6)  (1293 374)  (1293 374)  LC_3 Logic Functioning bit
 (43 6)  (1295 374)  (1295 374)  LC_3 Logic Functioning bit
 (45 6)  (1297 374)  (1297 374)  LC_3 Logic Functioning bit
 (14 7)  (1266 375)  (1266 375)  routing T_24_23.sp4_h_r_4 <X> T_24_23.lc_trk_g1_4
 (15 7)  (1267 375)  (1267 375)  routing T_24_23.sp4_h_r_4 <X> T_24_23.lc_trk_g1_4
 (16 7)  (1268 375)  (1268 375)  routing T_24_23.sp4_h_r_4 <X> T_24_23.lc_trk_g1_4
 (17 7)  (1269 375)  (1269 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (1278 375)  (1278 375)  routing T_24_23.lc_trk_g2_3 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 375)  (1280 375)  routing T_24_23.lc_trk_g2_3 <X> T_24_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 375)  (1281 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 375)  (1282 375)  routing T_24_23.lc_trk_g1_3 <X> T_24_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 375)  (1284 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1286 375)  (1286 375)  routing T_24_23.lc_trk_g1_4 <X> T_24_23.input_2_3
 (36 7)  (1288 375)  (1288 375)  LC_3 Logic Functioning bit
 (37 7)  (1289 375)  (1289 375)  LC_3 Logic Functioning bit
 (38 7)  (1290 375)  (1290 375)  LC_3 Logic Functioning bit
 (41 7)  (1293 375)  (1293 375)  LC_3 Logic Functioning bit
 (43 7)  (1295 375)  (1295 375)  LC_3 Logic Functioning bit
 (53 7)  (1305 375)  (1305 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (21 8)  (1273 376)  (1273 376)  routing T_24_23.sp4_h_r_35 <X> T_24_23.lc_trk_g2_3
 (22 8)  (1274 376)  (1274 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1275 376)  (1275 376)  routing T_24_23.sp4_h_r_35 <X> T_24_23.lc_trk_g2_3
 (24 8)  (1276 376)  (1276 376)  routing T_24_23.sp4_h_r_35 <X> T_24_23.lc_trk_g2_3
 (3 15)  (1255 383)  (1255 383)  routing T_24_23.sp12_h_l_22 <X> T_24_23.sp12_v_t_22


RAM_Tile_25_23

 (25 0)  (1331 368)  (1331 368)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g0_2
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 369)  (1328 369)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1329 369)  (1329 369)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g0_2
 (25 1)  (1331 369)  (1331 369)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g0_2
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (4 2)  (1310 370)  (1310 370)  routing T_25_23.sp4_v_b_0 <X> T_25_23.sp4_v_t_37
 (27 2)  (1333 370)  (1333 370)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/WDATA_14
 (28 2)  (1334 370)  (1334 370)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/WDATA_14
 (29 2)  (1335 370)  (1335 370)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (1336 370)  (1336 370)  routing T_25_23.lc_trk_g3_5 <X> T_25_23.wire_bram/ram/WDATA_14
 (36 2)  (1342 370)  (1342 370)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (12 3)  (1318 371)  (1318 371)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_t_39
 (17 6)  (1323 374)  (1323 374)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 6)  (1335 374)  (1335 374)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_2 wire_bram/ram/WDATA_12
 (12 7)  (1318 375)  (1318 375)  routing T_25_23.sp4_h_l_40 <X> T_25_23.sp4_v_t_40
 (30 7)  (1336 375)  (1336 375)  routing T_25_23.lc_trk_g0_2 <X> T_25_23.wire_bram/ram/WDATA_12
 (38 7)  (1344 375)  (1344 375)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_12 sp4_v_b_6
 (5 10)  (1311 378)  (1311 378)  routing T_25_23.sp4_v_t_43 <X> T_25_23.sp4_h_l_43
 (25 10)  (1331 378)  (1331 378)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g2_6
 (27 10)  (1333 378)  (1333 378)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_10
 (28 10)  (1334 378)  (1334 378)  routing T_25_23.lc_trk_g3_1 <X> T_25_23.wire_bram/ram/WDATA_10
 (29 10)  (1335 378)  (1335 378)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_10
 (6 11)  (1312 379)  (1312 379)  routing T_25_23.sp4_v_t_43 <X> T_25_23.sp4_h_l_43
 (22 11)  (1328 379)  (1328 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_l_27 lc_trk_g2_6
 (23 11)  (1329 379)  (1329 379)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g2_6
 (24 11)  (1330 379)  (1330 379)  routing T_25_23.sp4_h_l_27 <X> T_25_23.lc_trk_g2_6
 (38 11)  (1344 379)  (1344 379)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (15 12)  (1321 380)  (1321 380)  routing T_25_23.sp4_h_r_25 <X> T_25_23.lc_trk_g3_1
 (16 12)  (1322 380)  (1322 380)  routing T_25_23.sp4_h_r_25 <X> T_25_23.lc_trk_g3_1
 (17 12)  (1323 380)  (1323 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1324 381)  (1324 381)  routing T_25_23.sp4_h_r_25 <X> T_25_23.lc_trk_g3_1
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (15 14)  (1321 382)  (1321 382)  routing T_25_23.sp4_v_b_45 <X> T_25_23.lc_trk_g3_5
 (16 14)  (1322 382)  (1322 382)  routing T_25_23.sp4_v_b_45 <X> T_25_23.lc_trk_g3_5
 (17 14)  (1323 382)  (1323 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (28 14)  (1334 382)  (1334 382)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.wire_bram/ram/WDATA_8
 (29 14)  (1335 382)  (1335 382)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 382)  (1336 382)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.wire_bram/ram/WDATA_8
 (0 15)  (1306 383)  (1306 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g1_5 <X> T_25_23.wire_bram/ram/RE
 (30 15)  (1336 383)  (1336 383)  routing T_25_23.lc_trk_g2_6 <X> T_25_23.wire_bram/ram/WDATA_8
 (38 15)  (1344 383)  (1344 383)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_8 sp12_h_r_22


LogicTile_26_23

 (11 2)  (1359 370)  (1359 370)  routing T_26_23.sp4_h_l_44 <X> T_26_23.sp4_v_t_39
 (13 6)  (1361 374)  (1361 374)  routing T_26_23.sp4_v_b_5 <X> T_26_23.sp4_v_t_40
 (2 14)  (1350 382)  (1350 382)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_23

 (3 6)  (1405 374)  (1405 374)  routing T_27_23.sp12_v_b_0 <X> T_27_23.sp12_v_t_23


LogicTile_28_23

 (3 2)  (1459 370)  (1459 370)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_h_l_23


LogicTile_29_23

 (6 6)  (1516 374)  (1516 374)  routing T_29_23.sp4_h_l_47 <X> T_29_23.sp4_v_t_38


IO_Tile_0_22

 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 356)  (1 356)  IOB_0 IO Functioning bit
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g0_6 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (4 7)  (13 359)  (13 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (5 7)  (12 359)  (12 359)  routing T_0_22.span4_vert_b_6 <X> T_0_22.lc_trk_g0_6
 (7 7)  (10 359)  (10 359)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_6 lc_trk_g0_6
 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_4_22

 (2 4)  (182 356)  (182 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_22

 (8 8)  (350 360)  (350 360)  routing T_7_22.sp4_h_l_42 <X> T_7_22.sp4_h_r_7


RAM_Tile_8_22

 (3 0)  (399 352)  (399 352)  routing T_8_22.sp12_h_r_0 <X> T_8_22.sp12_v_b_0
 (3 1)  (399 353)  (399 353)  routing T_8_22.sp12_h_r_0 <X> T_8_22.sp12_v_b_0


LogicTile_9_22

 (3 8)  (441 360)  (441 360)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_b_1
 (3 9)  (441 361)  (441 361)  routing T_9_22.sp12_h_r_1 <X> T_9_22.sp12_v_b_1


LogicTile_10_22

 (5 0)  (497 352)  (497 352)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 352)  (520 352)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (42 0)  (534 352)  (534 352)  LC_0 Logic Functioning bit
 (44 0)  (536 352)  (536 352)  LC_0 Logic Functioning bit
 (45 0)  (537 352)  (537 352)  LC_0 Logic Functioning bit
 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0
 (4 1)  (496 353)  (496 353)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (6 1)  (498 353)  (498 353)  routing T_10_22.sp4_v_b_6 <X> T_10_22.sp4_h_r_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (50 1)  (542 353)  (542 353)  Carry_In_Mux bit 

 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (42 2)  (534 354)  (534 354)  LC_1 Logic Functioning bit
 (44 2)  (536 354)  (536 354)  LC_1 Logic Functioning bit
 (45 2)  (537 354)  (537 354)  LC_1 Logic Functioning bit
 (15 3)  (507 355)  (507 355)  routing T_10_22.bot_op_4 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (41 3)  (533 355)  (533 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (0 4)  (492 356)  (492 356)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (513 356)  (513 356)  routing T_10_22.wire_logic_cluster/lc_3/out <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 356)  (517 356)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g1_2
 (27 4)  (519 356)  (519 356)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (39 4)  (531 356)  (531 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (44 4)  (536 356)  (536 356)  LC_2 Logic Functioning bit
 (45 4)  (537 356)  (537 356)  LC_2 Logic Functioning bit
 (0 5)  (492 357)  (492 357)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (1 5)  (493 357)  (493 357)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 358)  (510 358)  routing T_10_22.wire_logic_cluster/lc_5/out <X> T_10_22.lc_trk_g1_5
 (21 6)  (513 358)  (513 358)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g1_7
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 358)  (517 358)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g1_6
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 358)  (528 358)  LC_3 Logic Functioning bit
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (41 6)  (533 358)  (533 358)  LC_3 Logic Functioning bit
 (42 6)  (534 358)  (534 358)  LC_3 Logic Functioning bit
 (44 6)  (536 358)  (536 358)  LC_3 Logic Functioning bit
 (45 6)  (537 358)  (537 358)  LC_3 Logic Functioning bit
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 359)  (528 359)  LC_3 Logic Functioning bit
 (39 7)  (531 359)  (531 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 360)  (522 360)  routing T_10_22.lc_trk_g3_4 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (41 8)  (533 360)  (533 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (44 8)  (536 360)  (536 360)  LC_4 Logic Functioning bit
 (45 8)  (537 360)  (537 360)  LC_4 Logic Functioning bit
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 362)  (528 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (42 10)  (534 362)  (534 362)  LC_5 Logic Functioning bit
 (44 10)  (536 362)  (536 362)  LC_5 Logic Functioning bit
 (45 10)  (537 362)  (537 362)  LC_5 Logic Functioning bit
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (51 11)  (543 363)  (543 363)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (5 12)  (497 364)  (497 364)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_h_r_9
 (8 12)  (500 364)  (500 364)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_r_10
 (9 12)  (501 364)  (501 364)  routing T_10_22.sp4_v_b_10 <X> T_10_22.sp4_h_r_10
 (14 12)  (506 364)  (506 364)  routing T_10_22.wire_logic_cluster/lc_0/out <X> T_10_22.lc_trk_g3_0
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 364)  (510 364)  routing T_10_22.wire_logic_cluster/lc_1/out <X> T_10_22.lc_trk_g3_1
 (21 12)  (513 364)  (513 364)  routing T_10_22.sp4_v_t_14 <X> T_10_22.lc_trk_g3_3
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 364)  (515 364)  routing T_10_22.sp4_v_t_14 <X> T_10_22.lc_trk_g3_3
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (41 12)  (533 364)  (533 364)  LC_6 Logic Functioning bit
 (42 12)  (534 364)  (534 364)  LC_6 Logic Functioning bit
 (44 12)  (536 364)  (536 364)  LC_6 Logic Functioning bit
 (45 12)  (537 364)  (537 364)  LC_6 Logic Functioning bit
 (6 13)  (498 365)  (498 365)  routing T_10_22.sp4_v_b_9 <X> T_10_22.sp4_h_r_9
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 365)  (522 365)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (42 13)  (534 365)  (534 365)  LC_6 Logic Functioning bit
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 366)  (506 366)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g3_4
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (42 14)  (534 366)  (534 366)  LC_7 Logic Functioning bit
 (45 14)  (537 366)  (537 366)  LC_7 Logic Functioning bit
 (1 15)  (493 367)  (493 367)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 367)  (509 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (41 15)  (533 367)  (533 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (15 0)  (561 352)  (561 352)  routing T_11_22.sp4_v_b_17 <X> T_11_22.lc_trk_g0_1
 (16 0)  (562 352)  (562 352)  routing T_11_22.sp4_v_b_17 <X> T_11_22.lc_trk_g0_1
 (17 0)  (563 352)  (563 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (0 2)  (546 354)  (546 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (1 2)  (547 354)  (547 354)  routing T_11_22.glb_netwk_6 <X> T_11_22.wire_logic_cluster/lc_7/clk
 (2 2)  (548 354)  (548 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 354)  (573 354)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 354)  (576 354)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 354)  (580 354)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 354)  (581 354)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_1
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (45 2)  (591 354)  (591 354)  LC_1 Logic Functioning bit
 (28 3)  (574 355)  (574 355)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 355)  (578 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 355)  (579 355)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_1
 (34 3)  (580 355)  (580 355)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.input_2_1
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (40 3)  (586 355)  (586 355)  LC_1 Logic Functioning bit
 (42 3)  (588 355)  (588 355)  LC_1 Logic Functioning bit
 (22 4)  (568 356)  (568 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (570 356)  (570 356)  routing T_11_22.bot_op_3 <X> T_11_22.lc_trk_g1_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_b_3
 (12 5)  (558 357)  (558 357)  routing T_11_22.sp4_h_r_5 <X> T_11_22.sp4_v_b_5
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (569 357)  (569 357)  routing T_11_22.sp4_v_b_18 <X> T_11_22.lc_trk_g1_2
 (24 5)  (570 357)  (570 357)  routing T_11_22.sp4_v_b_18 <X> T_11_22.lc_trk_g1_2
 (15 6)  (561 358)  (561 358)  routing T_11_22.sp12_h_r_5 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.sp12_h_r_5 <X> T_11_22.lc_trk_g1_5
 (18 7)  (564 359)  (564 359)  routing T_11_22.sp12_h_r_5 <X> T_11_22.lc_trk_g1_5
 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_h_r_3 <X> T_11_22.sp4_v_b_8
 (12 8)  (558 360)  (558 360)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_h_r_8
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.wire_logic_cluster/lc_1/out <X> T_11_22.lc_trk_g2_1
 (8 9)  (554 361)  (554 361)  routing T_11_22.sp4_h_l_42 <X> T_11_22.sp4_v_b_7
 (9 9)  (555 361)  (555 361)  routing T_11_22.sp4_h_l_42 <X> T_11_22.sp4_v_b_7
 (11 9)  (557 361)  (557 361)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_h_r_8
 (13 9)  (559 361)  (559 361)  routing T_11_22.sp4_v_b_2 <X> T_11_22.sp4_h_r_8
 (25 10)  (571 362)  (571 362)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g2_6
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 364)  (581 364)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (36 12)  (582 364)  (582 364)  LC_6 Logic Functioning bit
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (45 12)  (591 364)  (591 364)  LC_6 Logic Functioning bit
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g1_3 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 365)  (577 365)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 365)  (578 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (579 365)  (579 365)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (35 13)  (581 365)  (581 365)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.input_2_6
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (53 13)  (599 365)  (599 365)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (560 366)  (560 366)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (15 14)  (561 366)  (561 366)  routing T_11_22.sp4_h_l_24 <X> T_11_22.lc_trk_g3_5
 (16 14)  (562 366)  (562 366)  routing T_11_22.sp4_h_l_24 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.sp4_h_l_24 <X> T_11_22.lc_trk_g3_5
 (14 15)  (560 367)  (560 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_v_b_36 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_12_22

 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 352)  (618 352)  routing T_12_22.wire_logic_cluster/lc_1/out <X> T_12_22.lc_trk_g0_1
 (21 0)  (621 352)  (621 352)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 352)  (634 352)  routing T_12_22.lc_trk_g1_0 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 352)  (635 352)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_0
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (37 0)  (637 352)  (637 352)  LC_0 Logic Functioning bit
 (38 0)  (638 352)  (638 352)  LC_0 Logic Functioning bit
 (41 0)  (641 352)  (641 352)  LC_0 Logic Functioning bit
 (45 0)  (645 352)  (645 352)  LC_0 Logic Functioning bit
 (26 1)  (626 353)  (626 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 353)  (634 353)  routing T_12_22.lc_trk_g1_5 <X> T_12_22.input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (38 1)  (638 353)  (638 353)  LC_0 Logic Functioning bit
 (39 1)  (639 353)  (639 353)  LC_0 Logic Functioning bit
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 354)  (627 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (635 354)  (635 354)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_1
 (36 2)  (636 354)  (636 354)  LC_1 Logic Functioning bit
 (41 2)  (641 354)  (641 354)  LC_1 Logic Functioning bit
 (43 2)  (643 354)  (643 354)  LC_1 Logic Functioning bit
 (45 2)  (645 354)  (645 354)  LC_1 Logic Functioning bit
 (6 3)  (606 355)  (606 355)  routing T_12_22.sp4_h_r_0 <X> T_12_22.sp4_h_l_37
 (22 3)  (622 355)  (622 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 355)  (624 355)  routing T_12_22.top_op_6 <X> T_12_22.lc_trk_g0_6
 (25 3)  (625 355)  (625 355)  routing T_12_22.top_op_6 <X> T_12_22.lc_trk_g0_6
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 355)  (632 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (633 355)  (633 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_1
 (34 3)  (634 355)  (634 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_1
 (35 3)  (635 355)  (635 355)  routing T_12_22.lc_trk_g3_6 <X> T_12_22.input_2_1
 (36 3)  (636 355)  (636 355)  LC_1 Logic Functioning bit
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (42 3)  (642 355)  (642 355)  LC_1 Logic Functioning bit
 (5 4)  (605 356)  (605 356)  routing T_12_22.sp4_v_t_38 <X> T_12_22.sp4_h_r_3
 (6 4)  (606 356)  (606 356)  routing T_12_22.sp4_h_r_10 <X> T_12_22.sp4_v_b_3
 (11 4)  (611 356)  (611 356)  routing T_12_22.sp4_v_t_44 <X> T_12_22.sp4_v_b_5
 (13 4)  (613 356)  (613 356)  routing T_12_22.sp4_v_t_44 <X> T_12_22.sp4_v_b_5
 (14 4)  (614 356)  (614 356)  routing T_12_22.wire_logic_cluster/lc_0/out <X> T_12_22.lc_trk_g1_0
 (15 4)  (615 356)  (615 356)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g1_1
 (17 4)  (617 356)  (617 356)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.top_op_3 <X> T_12_22.lc_trk_g1_3
 (10 5)  (610 357)  (610 357)  routing T_12_22.sp4_h_r_11 <X> T_12_22.sp4_v_b_4
 (17 5)  (617 357)  (617 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 357)  (618 357)  routing T_12_22.top_op_1 <X> T_12_22.lc_trk_g1_1
 (21 5)  (621 357)  (621 357)  routing T_12_22.top_op_3 <X> T_12_22.lc_trk_g1_3
 (15 6)  (615 358)  (615 358)  routing T_12_22.sp4_h_r_21 <X> T_12_22.lc_trk_g1_5
 (16 6)  (616 358)  (616 358)  routing T_12_22.sp4_h_r_21 <X> T_12_22.lc_trk_g1_5
 (17 6)  (617 358)  (617 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 358)  (618 358)  routing T_12_22.sp4_h_r_21 <X> T_12_22.lc_trk_g1_5
 (27 6)  (627 358)  (627 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 358)  (628 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 358)  (630 358)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 358)  (631 358)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (636 358)  (636 358)  LC_3 Logic Functioning bit
 (38 6)  (638 358)  (638 358)  LC_3 Logic Functioning bit
 (42 6)  (642 358)  (642 358)  LC_3 Logic Functioning bit
 (43 6)  (643 358)  (643 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (18 7)  (618 359)  (618 359)  routing T_12_22.sp4_h_r_21 <X> T_12_22.lc_trk_g1_5
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g0_6 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 359)  (632 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 359)  (635 359)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.input_2_3
 (42 7)  (642 359)  (642 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (25 8)  (625 360)  (625 360)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp4_r_v_b_33 <X> T_12_22.lc_trk_g2_1
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 361)  (623 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.sp4_h_r_34 <X> T_12_22.lc_trk_g2_2
 (4 10)  (604 362)  (604 362)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_v_t_43
 (6 10)  (606 362)  (606 362)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_v_t_43
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 362)  (628 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 362)  (630 362)  routing T_12_22.lc_trk_g3_5 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (40 10)  (640 362)  (640 362)  LC_5 Logic Functioning bit
 (41 10)  (641 362)  (641 362)  LC_5 Logic Functioning bit
 (42 10)  (642 362)  (642 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_h_r_30 <X> T_12_22.lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.sp4_h_r_30 <X> T_12_22.lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.sp4_h_r_30 <X> T_12_22.lc_trk_g2_6
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (38 11)  (638 363)  (638 363)  LC_5 Logic Functioning bit
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (41 11)  (641 363)  (641 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (48 11)  (648 363)  (648 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 14)  (615 366)  (615 366)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (16 14)  (616 366)  (616 366)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (17 14)  (617 366)  (617 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (27 14)  (627 366)  (627 366)  routing T_12_22.lc_trk_g1_1 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 366)  (634 366)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (41 14)  (641 366)  (641 366)  LC_7 Logic Functioning bit
 (43 14)  (643 366)  (643 366)  LC_7 Logic Functioning bit
 (18 15)  (618 367)  (618 367)  routing T_12_22.sp4_h_l_16 <X> T_12_22.lc_trk_g3_5
 (22 15)  (622 367)  (622 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 367)  (625 367)  routing T_12_22.sp4_r_v_b_46 <X> T_12_22.lc_trk_g3_6
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 367)  (641 367)  LC_7 Logic Functioning bit
 (43 15)  (643 367)  (643 367)  LC_7 Logic Functioning bit
 (46 15)  (646 367)  (646 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (652 367)  (652 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15
 (53 15)  (653 367)  (653 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_22

 (26 0)  (680 352)  (680 352)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 352)  (682 352)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 352)  (689 352)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.input_2_0
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (38 0)  (692 352)  (692 352)  LC_0 Logic Functioning bit
 (39 0)  (693 352)  (693 352)  LC_0 Logic Functioning bit
 (41 0)  (695 352)  (695 352)  LC_0 Logic Functioning bit
 (42 0)  (696 352)  (696 352)  LC_0 Logic Functioning bit
 (43 0)  (697 352)  (697 352)  LC_0 Logic Functioning bit
 (53 0)  (707 352)  (707 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (687 353)  (687 353)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.input_2_0
 (34 1)  (688 353)  (688 353)  routing T_13_22.lc_trk_g3_5 <X> T_13_22.input_2_0
 (36 1)  (690 353)  (690 353)  LC_0 Logic Functioning bit
 (37 1)  (691 353)  (691 353)  LC_0 Logic Functioning bit
 (38 1)  (692 353)  (692 353)  LC_0 Logic Functioning bit
 (39 1)  (693 353)  (693 353)  LC_0 Logic Functioning bit
 (40 1)  (694 353)  (694 353)  LC_0 Logic Functioning bit
 (41 1)  (695 353)  (695 353)  LC_0 Logic Functioning bit
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (658 354)  (658 354)  routing T_13_22.sp4_v_b_0 <X> T_13_22.sp4_v_t_37
 (14 2)  (668 354)  (668 354)  routing T_13_22.wire_logic_cluster/lc_4/out <X> T_13_22.lc_trk_g0_4
 (15 2)  (669 354)  (669 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (16 2)  (670 354)  (670 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (17 2)  (671 354)  (671 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (672 354)  (672 354)  routing T_13_22.sp4_h_r_13 <X> T_13_22.lc_trk_g0_5
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 354)  (684 354)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 354)  (688 354)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 354)  (689 354)  routing T_13_22.lc_trk_g0_5 <X> T_13_22.input_2_1
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (41 2)  (695 354)  (695 354)  LC_1 Logic Functioning bit
 (43 2)  (697 354)  (697 354)  LC_1 Logic Functioning bit
 (45 2)  (699 354)  (699 354)  LC_1 Logic Functioning bit
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (682 355)  (682 355)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 355)  (683 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 355)  (685 355)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 355)  (686 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (691 355)  (691 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (39 3)  (693 355)  (693 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (14 4)  (668 356)  (668 356)  routing T_13_22.lft_op_0 <X> T_13_22.lc_trk_g1_0
 (15 5)  (669 357)  (669 357)  routing T_13_22.lft_op_0 <X> T_13_22.lc_trk_g1_0
 (17 5)  (671 357)  (671 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 6)  (669 358)  (669 358)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (17 6)  (671 358)  (671 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (672 358)  (672 358)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (21 6)  (675 358)  (675 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 358)  (677 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (24 6)  (678 358)  (678 358)  routing T_13_22.sp4_h_l_2 <X> T_13_22.lc_trk_g1_7
 (18 7)  (672 359)  (672 359)  routing T_13_22.sp12_h_r_5 <X> T_13_22.lc_trk_g1_5
 (17 8)  (671 360)  (671 360)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 360)  (672 360)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g2_1
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 360)  (678 360)  routing T_13_22.tnl_op_3 <X> T_13_22.lc_trk_g2_3
 (25 8)  (679 360)  (679 360)  routing T_13_22.sp4_v_b_26 <X> T_13_22.lc_trk_g2_2
 (26 8)  (680 360)  (680 360)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 360)  (687 360)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 360)  (690 360)  LC_4 Logic Functioning bit
 (37 8)  (691 360)  (691 360)  LC_4 Logic Functioning bit
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (43 8)  (697 360)  (697 360)  LC_4 Logic Functioning bit
 (45 8)  (699 360)  (699 360)  LC_4 Logic Functioning bit
 (21 9)  (675 361)  (675 361)  routing T_13_22.tnl_op_3 <X> T_13_22.lc_trk_g2_3
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 361)  (677 361)  routing T_13_22.sp4_v_b_26 <X> T_13_22.lc_trk_g2_2
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 361)  (684 361)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 361)  (687 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.input_2_4
 (34 9)  (688 361)  (688 361)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.input_2_4
 (37 9)  (691 361)  (691 361)  LC_4 Logic Functioning bit
 (39 9)  (693 361)  (693 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (21 10)  (675 362)  (675 362)  routing T_13_22.sp4_v_t_18 <X> T_13_22.lc_trk_g2_7
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_v_t_18 <X> T_13_22.lc_trk_g2_7
 (3 12)  (657 364)  (657 364)  routing T_13_22.sp12_v_t_22 <X> T_13_22.sp12_h_r_1
 (15 12)  (669 364)  (669 364)  routing T_13_22.tnl_op_1 <X> T_13_22.lc_trk_g3_1
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (15 13)  (669 365)  (669 365)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g3_0
 (16 13)  (670 365)  (670 365)  routing T_13_22.sp4_v_t_29 <X> T_13_22.lc_trk_g3_0
 (17 13)  (671 365)  (671 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (672 365)  (672 365)  routing T_13_22.tnl_op_1 <X> T_13_22.lc_trk_g3_1
 (16 14)  (670 366)  (670 366)  routing T_13_22.sp4_v_t_16 <X> T_13_22.lc_trk_g3_5
 (17 14)  (671 366)  (671 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 366)  (672 366)  routing T_13_22.sp4_v_t_16 <X> T_13_22.lc_trk_g3_5
 (21 14)  (675 366)  (675 366)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (680 366)  (680 366)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 366)  (681 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 366)  (682 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 366)  (684 366)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 366)  (687 366)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 366)  (690 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (45 14)  (699 366)  (699 366)  LC_7 Logic Functioning bit
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 367)  (681 367)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 367)  (684 367)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 367)  (685 367)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 367)  (686 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 367)  (687 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.input_2_7
 (34 15)  (688 367)  (688 367)  routing T_13_22.lc_trk_g3_0 <X> T_13_22.input_2_7
 (36 15)  (690 367)  (690 367)  LC_7 Logic Functioning bit
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (38 15)  (692 367)  (692 367)  LC_7 Logic Functioning bit
 (41 15)  (695 367)  (695 367)  LC_7 Logic Functioning bit
 (43 15)  (697 367)  (697 367)  LC_7 Logic Functioning bit
 (51 15)  (705 367)  (705 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_22

 (15 1)  (723 353)  (723 353)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g0_0
 (16 1)  (724 353)  (724 353)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g0_0
 (17 1)  (725 353)  (725 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 354)  (730 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 354)  (731 354)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g0_7
 (24 2)  (732 354)  (732 354)  routing T_14_22.sp4_v_b_23 <X> T_14_22.lc_trk_g0_7
 (26 2)  (734 354)  (734 354)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 354)  (735 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 354)  (736 354)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 354)  (737 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 354)  (739 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 354)  (740 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 354)  (741 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 354)  (742 354)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 354)  (743 354)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_1
 (36 2)  (744 354)  (744 354)  LC_1 Logic Functioning bit
 (41 2)  (749 354)  (749 354)  LC_1 Logic Functioning bit
 (43 2)  (751 354)  (751 354)  LC_1 Logic Functioning bit
 (45 2)  (753 354)  (753 354)  LC_1 Logic Functioning bit
 (52 2)  (760 354)  (760 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (19 3)  (727 355)  (727 355)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (26 3)  (734 355)  (734 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 355)  (735 355)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 355)  (737 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 355)  (740 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 355)  (741 355)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_1
 (35 3)  (743 355)  (743 355)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.input_2_1
 (36 3)  (744 355)  (744 355)  LC_1 Logic Functioning bit
 (37 3)  (745 355)  (745 355)  LC_1 Logic Functioning bit
 (38 3)  (746 355)  (746 355)  LC_1 Logic Functioning bit
 (41 3)  (749 355)  (749 355)  LC_1 Logic Functioning bit
 (43 3)  (751 355)  (751 355)  LC_1 Logic Functioning bit
 (25 4)  (733 356)  (733 356)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (29 4)  (737 356)  (737 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 356)  (738 356)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 356)  (740 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 356)  (741 356)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 356)  (743 356)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_2
 (39 4)  (747 356)  (747 356)  LC_2 Logic Functioning bit
 (22 5)  (730 357)  (730 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (731 357)  (731 357)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (24 5)  (732 357)  (732 357)  routing T_14_22.sp4_h_r_10 <X> T_14_22.lc_trk_g1_2
 (29 5)  (737 357)  (737 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 357)  (738 357)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 357)  (739 357)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 357)  (740 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (741 357)  (741 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_2
 (35 5)  (743 357)  (743 357)  routing T_14_22.lc_trk_g2_6 <X> T_14_22.input_2_2
 (41 5)  (749 357)  (749 357)  LC_2 Logic Functioning bit
 (43 5)  (751 357)  (751 357)  LC_2 Logic Functioning bit
 (26 6)  (734 358)  (734 358)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (37 6)  (745 358)  (745 358)  LC_3 Logic Functioning bit
 (42 6)  (750 358)  (750 358)  LC_3 Logic Functioning bit
 (50 6)  (758 358)  (758 358)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 359)  (716 359)  routing T_14_22.sp4_h_r_10 <X> T_14_22.sp4_v_t_41
 (9 7)  (717 359)  (717 359)  routing T_14_22.sp4_h_r_10 <X> T_14_22.sp4_v_t_41
 (10 7)  (718 359)  (718 359)  routing T_14_22.sp4_h_r_10 <X> T_14_22.sp4_v_t_41
 (13 7)  (721 359)  (721 359)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_l_40
 (22 7)  (730 359)  (730 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 359)  (731 359)  routing T_14_22.sp4_v_b_22 <X> T_14_22.lc_trk_g1_6
 (24 7)  (732 359)  (732 359)  routing T_14_22.sp4_v_b_22 <X> T_14_22.lc_trk_g1_6
 (26 7)  (734 359)  (734 359)  routing T_14_22.lc_trk_g0_7 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (43 7)  (751 359)  (751 359)  LC_3 Logic Functioning bit
 (53 7)  (761 359)  (761 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (731 360)  (731 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (24 8)  (732 360)  (732 360)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (27 8)  (735 360)  (735 360)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 360)  (737 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 360)  (749 360)  LC_4 Logic Functioning bit
 (43 8)  (751 360)  (751 360)  LC_4 Logic Functioning bit
 (51 8)  (759 360)  (759 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (719 361)  (719 361)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_8
 (13 9)  (721 361)  (721 361)  routing T_14_22.sp4_h_l_37 <X> T_14_22.sp4_h_r_8
 (21 9)  (729 361)  (729 361)  routing T_14_22.sp4_h_r_27 <X> T_14_22.lc_trk_g2_3
 (30 9)  (738 361)  (738 361)  routing T_14_22.lc_trk_g1_2 <X> T_14_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 361)  (739 361)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (41 9)  (749 361)  (749 361)  LC_4 Logic Functioning bit
 (43 9)  (751 361)  (751 361)  LC_4 Logic Functioning bit
 (47 9)  (755 361)  (755 361)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (52 9)  (760 361)  (760 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (5 10)  (713 362)  (713 362)  routing T_14_22.sp4_v_b_6 <X> T_14_22.sp4_h_l_43
 (22 10)  (730 362)  (730 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 362)  (731 362)  routing T_14_22.sp4_v_b_47 <X> T_14_22.lc_trk_g2_7
 (24 10)  (732 362)  (732 362)  routing T_14_22.sp4_v_b_47 <X> T_14_22.lc_trk_g2_7
 (22 11)  (730 363)  (730 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (733 363)  (733 363)  routing T_14_22.sp4_r_v_b_38 <X> T_14_22.lc_trk_g2_6
 (6 12)  (714 364)  (714 364)  routing T_14_22.sp4_h_r_4 <X> T_14_22.sp4_v_b_9
 (17 12)  (725 364)  (725 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 364)  (726 364)  routing T_14_22.wire_logic_cluster/lc_1/out <X> T_14_22.lc_trk_g3_1
 (19 12)  (727 364)  (727 364)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (6 13)  (714 365)  (714 365)  routing T_14_22.sp4_h_l_44 <X> T_14_22.sp4_h_r_9
 (22 13)  (730 365)  (730 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (731 365)  (731 365)  routing T_14_22.sp4_h_l_15 <X> T_14_22.lc_trk_g3_2
 (24 13)  (732 365)  (732 365)  routing T_14_22.sp4_h_l_15 <X> T_14_22.lc_trk_g3_2
 (25 13)  (733 365)  (733 365)  routing T_14_22.sp4_h_l_15 <X> T_14_22.lc_trk_g3_2
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5


LogicTile_15_22

 (14 0)  (776 352)  (776 352)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g0_0
 (15 0)  (777 352)  (777 352)  routing T_15_22.sp4_v_b_17 <X> T_15_22.lc_trk_g0_1
 (16 0)  (778 352)  (778 352)  routing T_15_22.sp4_v_b_17 <X> T_15_22.lc_trk_g0_1
 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (787 352)  (787 352)  routing T_15_22.wire_logic_cluster/lc_2/out <X> T_15_22.lc_trk_g0_2
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 352)  (792 352)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 352)  (793 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 352)  (796 352)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (42 0)  (804 352)  (804 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (46 0)  (808 352)  (808 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 353)  (788 353)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 353)  (789 353)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 353)  (790 353)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 353)  (791 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 353)  (793 353)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 353)  (794 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 353)  (798 353)  LC_0 Logic Functioning bit
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 354)  (777 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (16 2)  (778 354)  (778 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (17 2)  (779 354)  (779 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 354)  (780 354)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (21 2)  (783 354)  (783 354)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (22 2)  (784 354)  (784 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (785 354)  (785 354)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (18 3)  (780 355)  (780 355)  routing T_15_22.sp4_h_r_21 <X> T_15_22.lc_trk_g0_5
 (21 3)  (783 355)  (783 355)  routing T_15_22.sp4_v_b_15 <X> T_15_22.lc_trk_g0_7
 (4 4)  (766 356)  (766 356)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_3
 (22 4)  (784 356)  (784 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (785 356)  (785 356)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g1_3
 (24 4)  (786 356)  (786 356)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g1_3
 (27 4)  (789 356)  (789 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 356)  (792 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 356)  (793 356)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (42 4)  (804 356)  (804 356)  LC_2 Logic Functioning bit
 (43 4)  (805 356)  (805 356)  LC_2 Logic Functioning bit
 (45 4)  (807 356)  (807 356)  LC_2 Logic Functioning bit
 (53 4)  (815 356)  (815 356)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (5 5)  (767 357)  (767 357)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_v_b_3
 (6 5)  (768 357)  (768 357)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_h_r_3
 (21 5)  (783 357)  (783 357)  routing T_15_22.sp4_h_r_3 <X> T_15_22.lc_trk_g1_3
 (26 5)  (788 357)  (788 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 357)  (789 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 357)  (790 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 357)  (791 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 357)  (793 357)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 357)  (794 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 357)  (797 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.input_2_2
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (22 6)  (784 358)  (784 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 358)  (786 358)  routing T_15_22.bot_op_7 <X> T_15_22.lc_trk_g1_7
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 359)  (786 359)  routing T_15_22.bot_op_6 <X> T_15_22.lc_trk_g1_6
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 360)  (790 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 360)  (797 360)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.input_2_4
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (45 8)  (807 360)  (807 360)  LC_4 Logic Functioning bit
 (14 9)  (776 361)  (776 361)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g2_0
 (15 9)  (777 361)  (777 361)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g2_0
 (16 9)  (778 361)  (778 361)  routing T_15_22.sp4_h_r_24 <X> T_15_22.lc_trk_g2_0
 (17 9)  (779 361)  (779 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (26 9)  (788 361)  (788 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 361)  (789 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 361)  (790 361)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 361)  (793 361)  routing T_15_22.lc_trk_g0_7 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 361)  (794 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (796 361)  (796 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.input_2_4
 (35 9)  (797 361)  (797 361)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.input_2_4
 (37 9)  (799 361)  (799 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (46 9)  (808 361)  (808 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (814 361)  (814 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 10)  (779 362)  (779 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 362)  (780 362)  routing T_15_22.wire_logic_cluster/lc_5/out <X> T_15_22.lc_trk_g2_5
 (26 10)  (788 362)  (788 362)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 362)  (789 362)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 362)  (790 362)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 362)  (793 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 362)  (796 362)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 362)  (797 362)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_5
 (36 10)  (798 362)  (798 362)  LC_5 Logic Functioning bit
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (38 10)  (800 362)  (800 362)  LC_5 Logic Functioning bit
 (42 10)  (804 362)  (804 362)  LC_5 Logic Functioning bit
 (45 10)  (807 362)  (807 362)  LC_5 Logic Functioning bit
 (46 10)  (808 362)  (808 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (29 11)  (791 363)  (791 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 363)  (793 363)  routing T_15_22.lc_trk_g1_7 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 363)  (794 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 363)  (795 363)  routing T_15_22.lc_trk_g2_5 <X> T_15_22.input_2_5
 (36 11)  (798 363)  (798 363)  LC_5 Logic Functioning bit
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (42 11)  (804 363)  (804 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (21 12)  (783 364)  (783 364)  routing T_15_22.sp4_v_t_14 <X> T_15_22.lc_trk_g3_3
 (22 12)  (784 364)  (784 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 364)  (785 364)  routing T_15_22.sp4_v_t_14 <X> T_15_22.lc_trk_g3_3
 (29 12)  (791 364)  (791 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 364)  (793 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 364)  (794 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 364)  (795 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 364)  (796 364)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 364)  (798 364)  LC_6 Logic Functioning bit
 (37 12)  (799 364)  (799 364)  LC_6 Logic Functioning bit
 (39 12)  (801 364)  (801 364)  LC_6 Logic Functioning bit
 (43 12)  (805 364)  (805 364)  LC_6 Logic Functioning bit
 (45 12)  (807 364)  (807 364)  LC_6 Logic Functioning bit
 (47 12)  (809 364)  (809 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (773 365)  (773 365)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_h_r_11
 (13 13)  (775 365)  (775 365)  routing T_15_22.sp4_h_l_38 <X> T_15_22.sp4_h_r_11
 (26 13)  (788 365)  (788 365)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 365)  (789 365)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 365)  (791 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 365)  (793 365)  routing T_15_22.lc_trk_g3_6 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 365)  (794 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (795 365)  (795 365)  routing T_15_22.lc_trk_g2_0 <X> T_15_22.input_2_6
 (36 13)  (798 365)  (798 365)  LC_6 Logic Functioning bit
 (37 13)  (799 365)  (799 365)  LC_6 Logic Functioning bit
 (38 13)  (800 365)  (800 365)  LC_6 Logic Functioning bit
 (39 13)  (801 365)  (801 365)  LC_6 Logic Functioning bit
 (48 13)  (810 365)  (810 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (776 366)  (776 366)  routing T_15_22.wire_logic_cluster/lc_4/out <X> T_15_22.lc_trk_g3_4
 (25 14)  (787 366)  (787 366)  routing T_15_22.wire_logic_cluster/lc_6/out <X> T_15_22.lc_trk_g3_6
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 367)  (784 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_22

 (11 0)  (827 352)  (827 352)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_v_b_2
 (13 0)  (829 352)  (829 352)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_v_b_2
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (821 354)  (821 354)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (12 2)  (828 354)  (828 354)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 354)  (847 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (47 2)  (863 354)  (863 354)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (820 355)  (820 355)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (6 3)  (822 355)  (822 355)  routing T_16_22.sp4_v_t_43 <X> T_16_22.sp4_h_l_37
 (11 3)  (827 355)  (827 355)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (13 3)  (829 355)  (829 355)  routing T_16_22.sp4_v_t_45 <X> T_16_22.sp4_h_l_39
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (38 3)  (854 355)  (854 355)  LC_1 Logic Functioning bit
 (39 3)  (855 355)  (855 355)  LC_1 Logic Functioning bit
 (40 3)  (856 355)  (856 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (47 3)  (863 355)  (863 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (867 355)  (867 355)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (816 356)  (816 356)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (817 356)  (817 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (848 356)  (848 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 356)  (849 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 356)  (850 356)  routing T_16_22.lc_trk_g3_0 <X> T_16_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 356)  (853 356)  LC_2 Logic Functioning bit
 (39 4)  (855 356)  (855 356)  LC_2 Logic Functioning bit
 (0 5)  (816 357)  (816 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 5)  (817 357)  (817 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (27 5)  (843 357)  (843 357)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 357)  (844 357)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 357)  (845 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 357)  (852 357)  LC_2 Logic Functioning bit
 (38 5)  (854 357)  (854 357)  LC_2 Logic Functioning bit
 (51 5)  (867 357)  (867 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 358)  (849 358)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (42 6)  (858 358)  (858 358)  LC_3 Logic Functioning bit
 (47 6)  (863 358)  (863 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (864 358)  (864 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (866 358)  (866 358)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 358)  (867 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (842 359)  (842 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (37 7)  (853 359)  (853 359)  LC_3 Logic Functioning bit
 (43 7)  (859 359)  (859 359)  LC_3 Logic Functioning bit
 (48 7)  (864 359)  (864 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (838 360)  (838 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 360)  (839 360)  routing T_16_22.sp12_v_b_11 <X> T_16_22.lc_trk_g2_3
 (27 10)  (843 362)  (843 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 362)  (847 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 362)  (849 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (37 10)  (853 362)  (853 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (42 10)  (858 362)  (858 362)  LC_5 Logic Functioning bit
 (14 11)  (830 363)  (830 363)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g2_4
 (15 11)  (831 363)  (831 363)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g2_4
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp4_h_l_17 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.input_2_5
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (42 11)  (858 363)  (858 363)  LC_5 Logic Functioning bit
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g3_1
 (22 12)  (838 364)  (838 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 364)  (839 364)  routing T_16_22.sp4_v_t_30 <X> T_16_22.lc_trk_g3_3
 (24 12)  (840 364)  (840 364)  routing T_16_22.sp4_v_t_30 <X> T_16_22.lc_trk_g3_3
 (15 13)  (831 365)  (831 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (16 13)  (832 365)  (832 365)  routing T_16_22.sp4_v_t_29 <X> T_16_22.lc_trk_g3_0
 (17 13)  (833 365)  (833 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (8 14)  (824 366)  (824 366)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_47
 (10 14)  (826 366)  (826 366)  routing T_16_22.sp4_h_r_2 <X> T_16_22.sp4_h_l_47
 (15 14)  (831 366)  (831 366)  routing T_16_22.tnl_op_5 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (13 15)  (829 367)  (829 367)  routing T_16_22.sp4_v_b_6 <X> T_16_22.sp4_h_l_46
 (18 15)  (834 367)  (834 367)  routing T_16_22.tnl_op_5 <X> T_16_22.lc_trk_g3_5


LogicTile_17_22

 (0 0)  (874 352)  (874 352)  Negative Clock bit

 (6 0)  (880 352)  (880 352)  routing T_17_22.sp4_h_r_7 <X> T_17_22.sp4_v_b_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 352)  (910 352)  LC_0 Logic Functioning bit
 (39 0)  (913 352)  (913 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (42 0)  (916 352)  (916 352)  LC_0 Logic Functioning bit
 (44 0)  (918 352)  (918 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (36 1)  (910 353)  (910 353)  LC_0 Logic Functioning bit
 (39 1)  (913 353)  (913 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (42 1)  (916 353)  (916 353)  LC_0 Logic Functioning bit
 (50 1)  (924 353)  (924 353)  Carry_In_Mux bit 

 (51 1)  (925 353)  (925 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 354)  (901 354)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 354)  (902 354)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (44 2)  (918 354)  (918 354)  LC_1 Logic Functioning bit
 (1 4)  (875 356)  (875 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (12 4)  (886 356)  (886 356)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_h_r_5
 (21 4)  (895 356)  (895 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 356)  (897 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (28 4)  (902 356)  (902 356)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (44 4)  (918 356)  (918 356)  LC_2 Logic Functioning bit
 (0 5)  (874 357)  (874 357)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (1 5)  (875 357)  (875 357)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (13 5)  (887 357)  (887 357)  routing T_17_22.sp4_h_l_39 <X> T_17_22.sp4_h_r_5
 (21 5)  (895 357)  (895 357)  routing T_17_22.sp4_h_r_19 <X> T_17_22.lc_trk_g1_3
 (27 6)  (901 358)  (901 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 358)  (902 358)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (44 6)  (918 358)  (918 358)  LC_3 Logic Functioning bit
 (16 8)  (890 360)  (890 360)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g2_1
 (17 8)  (891 360)  (891 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (44 8)  (918 360)  (918 360)  LC_4 Logic Functioning bit
 (12 9)  (886 361)  (886 361)  routing T_17_22.sp4_h_r_8 <X> T_17_22.sp4_v_b_8
 (18 9)  (892 361)  (892 361)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g2_1
 (27 10)  (901 362)  (901 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 362)  (902 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (44 10)  (918 362)  (918 362)  LC_5 Logic Functioning bit
 (3 12)  (877 364)  (877 364)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_r_1
 (8 12)  (882 364)  (882 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (9 12)  (883 364)  (883 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (10 12)  (884 364)  (884 364)  routing T_17_22.sp4_v_b_4 <X> T_17_22.sp4_h_r_10
 (14 12)  (888 364)  (888 364)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g3_0
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (28 12)  (902 364)  (902 364)  routing T_17_22.lc_trk_g2_1 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (44 12)  (918 364)  (918 364)  LC_6 Logic Functioning bit
 (3 13)  (877 365)  (877 365)  routing T_17_22.sp12_v_b_1 <X> T_17_22.sp12_h_r_1
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp12_v_t_14 <X> T_17_22.lc_trk_g3_1
 (0 14)  (874 366)  (874 366)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 366)  (889 366)  routing T_17_22.sp4_h_l_24 <X> T_17_22.lc_trk_g3_5
 (16 14)  (890 366)  (890 366)  routing T_17_22.sp4_h_l_24 <X> T_17_22.lc_trk_g3_5
 (17 14)  (891 366)  (891 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 366)  (892 366)  routing T_17_22.sp4_h_l_24 <X> T_17_22.lc_trk_g3_5
 (19 14)  (893 366)  (893 366)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (27 14)  (901 366)  (901 366)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 366)  (902 366)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (44 14)  (918 366)  (918 366)  LC_7 Logic Functioning bit
 (0 15)  (874 367)  (874 367)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 367)  (875 367)  routing T_17_22.lc_trk_g3_5 <X> T_17_22.wire_logic_cluster/lc_7/s_r


LogicTile_18_22

 (10 0)  (938 352)  (938 352)  routing T_18_22.sp4_v_t_45 <X> T_18_22.sp4_h_r_1
 (25 0)  (953 352)  (953 352)  routing T_18_22.sp4_v_b_10 <X> T_18_22.lc_trk_g0_2
 (28 0)  (956 352)  (956 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (39 0)  (967 352)  (967 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (42 0)  (970 352)  (970 352)  LC_0 Logic Functioning bit
 (44 0)  (972 352)  (972 352)  LC_0 Logic Functioning bit
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (950 353)  (950 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 353)  (951 353)  routing T_18_22.sp4_v_b_10 <X> T_18_22.lc_trk_g0_2
 (25 1)  (953 353)  (953 353)  routing T_18_22.sp4_v_b_10 <X> T_18_22.lc_trk_g0_2
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g0_2 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (41 1)  (969 353)  (969 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (48 1)  (976 353)  (976 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (5 2)  (933 354)  (933 354)  routing T_18_22.sp4_v_t_37 <X> T_18_22.sp4_h_l_37
 (15 2)  (943 354)  (943 354)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g0_5
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (949 354)  (949 354)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g0_7
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 354)  (951 354)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g0_7
 (24 2)  (952 354)  (952 354)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g0_7
 (26 2)  (954 354)  (954 354)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (956 354)  (956 354)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 354)  (958 354)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 354)  (960 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (39 2)  (967 354)  (967 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (44 2)  (972 354)  (972 354)  LC_1 Logic Functioning bit
 (6 3)  (934 355)  (934 355)  routing T_18_22.sp4_v_t_37 <X> T_18_22.sp4_h_l_37
 (21 3)  (949 355)  (949 355)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g0_7
 (22 3)  (950 355)  (950 355)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 355)  (952 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (25 3)  (953 355)  (953 355)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g0_6
 (26 3)  (954 355)  (954 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 355)  (955 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 355)  (956 355)  routing T_18_22.lc_trk_g3_6 <X> T_18_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 355)  (957 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 355)  (958 355)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 355)  (960 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (962 355)  (962 355)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_1
 (37 3)  (965 355)  (965 355)  LC_1 Logic Functioning bit
 (39 3)  (967 355)  (967 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (42 3)  (970 355)  (970 355)  LC_1 Logic Functioning bit
 (26 4)  (954 356)  (954 356)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 356)  (958 356)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (41 4)  (969 356)  (969 356)  LC_2 Logic Functioning bit
 (43 4)  (971 356)  (971 356)  LC_2 Logic Functioning bit
 (44 4)  (972 356)  (972 356)  LC_2 Logic Functioning bit
 (11 5)  (939 357)  (939 357)  routing T_18_22.sp4_h_l_40 <X> T_18_22.sp4_h_r_5
 (14 5)  (942 357)  (942 357)  routing T_18_22.sp4_r_v_b_24 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g1_5 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 357)  (960 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (41 5)  (969 357)  (969 357)  LC_2 Logic Functioning bit
 (42 5)  (970 357)  (970 357)  LC_2 Logic Functioning bit
 (8 6)  (936 358)  (936 358)  routing T_18_22.sp4_v_t_41 <X> T_18_22.sp4_h_l_41
 (9 6)  (937 358)  (937 358)  routing T_18_22.sp4_v_t_41 <X> T_18_22.sp4_h_l_41
 (15 6)  (943 358)  (943 358)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g1_5
 (16 6)  (944 358)  (944 358)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g1_5
 (17 6)  (945 358)  (945 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (949 358)  (949 358)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 358)  (951 358)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g1_7
 (24 6)  (952 358)  (952 358)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g1_7
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 358)  (964 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (41 6)  (969 358)  (969 358)  LC_3 Logic Functioning bit
 (43 6)  (971 358)  (971 358)  LC_3 Logic Functioning bit
 (44 6)  (972 358)  (972 358)  LC_3 Logic Functioning bit
 (21 7)  (949 359)  (949 359)  routing T_18_22.sp4_h_l_10 <X> T_18_22.lc_trk_g1_7
 (22 7)  (950 359)  (950 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 359)  (952 359)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g1_6
 (25 7)  (953 359)  (953 359)  routing T_18_22.top_op_6 <X> T_18_22.lc_trk_g1_6
 (26 7)  (954 359)  (954 359)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g1_6 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g0_6 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 359)  (960 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (962 359)  (962 359)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_3
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (41 7)  (969 359)  (969 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (3 8)  (931 360)  (931 360)  routing T_18_22.sp12_h_r_1 <X> T_18_22.sp12_v_b_1
 (15 8)  (943 360)  (943 360)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g2_1
 (17 8)  (945 360)  (945 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 360)  (946 360)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g2_1
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 360)  (964 360)  LC_4 Logic Functioning bit
 (39 8)  (967 360)  (967 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (43 8)  (971 360)  (971 360)  LC_4 Logic Functioning bit
 (44 8)  (972 360)  (972 360)  LC_4 Logic Functioning bit
 (3 9)  (931 361)  (931 361)  routing T_18_22.sp12_h_r_1 <X> T_18_22.sp12_v_b_1
 (4 9)  (932 361)  (932 361)  routing T_18_22.sp4_v_t_36 <X> T_18_22.sp4_h_r_6
 (15 9)  (943 361)  (943 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (16 9)  (944 361)  (944 361)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g2_0
 (17 9)  (945 361)  (945 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (950 361)  (950 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (951 361)  (951 361)  routing T_18_22.sp12_v_t_9 <X> T_18_22.lc_trk_g2_2
 (26 9)  (954 361)  (954 361)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 361)  (958 361)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 361)  (960 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (965 361)  (965 361)  LC_4 Logic Functioning bit
 (39 9)  (967 361)  (967 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (48 9)  (976 361)  (976 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (953 362)  (953 362)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g2_6
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 362)  (956 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 362)  (964 362)  LC_5 Logic Functioning bit
 (39 10)  (967 362)  (967 362)  LC_5 Logic Functioning bit
 (41 10)  (969 362)  (969 362)  LC_5 Logic Functioning bit
 (43 10)  (971 362)  (971 362)  LC_5 Logic Functioning bit
 (44 10)  (972 362)  (972 362)  LC_5 Logic Functioning bit
 (51 10)  (979 362)  (979 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 363)  (953 363)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g2_6
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g2_1 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (962 363)  (962 363)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_5
 (37 11)  (965 363)  (965 363)  LC_5 Logic Functioning bit
 (39 11)  (967 363)  (967 363)  LC_5 Logic Functioning bit
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (42 11)  (970 363)  (970 363)  LC_5 Logic Functioning bit
 (15 12)  (943 364)  (943 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.rgt_op_1 <X> T_18_22.lc_trk_g3_1
 (27 12)  (955 364)  (955 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (39 12)  (967 364)  (967 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (44 12)  (972 364)  (972 364)  LC_6 Logic Functioning bit
 (51 12)  (979 364)  (979 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (6 13)  (934 365)  (934 365)  routing T_18_22.sp4_h_l_44 <X> T_18_22.sp4_h_r_9
 (15 13)  (943 365)  (943 365)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g3_0
 (16 13)  (944 365)  (944 365)  routing T_18_22.sp4_v_t_29 <X> T_18_22.lc_trk_g3_0
 (17 13)  (945 365)  (945 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (950 365)  (950 365)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 365)  (951 365)  routing T_18_22.sp12_v_t_9 <X> T_18_22.lc_trk_g3_2
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g2_0 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 365)  (960 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (965 365)  (965 365)  LC_6 Logic Functioning bit
 (39 13)  (967 365)  (967 365)  LC_6 Logic Functioning bit
 (41 13)  (969 365)  (969 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (25 14)  (953 366)  (953 366)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g3_6
 (28 14)  (956 366)  (956 366)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 366)  (957 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (44 14)  (972 366)  (972 366)  LC_7 Logic Functioning bit
 (51 14)  (979 366)  (979 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (980 366)  (980 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (950 367)  (950 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 367)  (953 367)  routing T_18_22.bnl_op_6 <X> T_18_22.lc_trk_g3_6
 (26 15)  (954 367)  (954 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g3_2 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 367)  (958 367)  routing T_18_22.lc_trk_g2_2 <X> T_18_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 367)  (960 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 367)  (962 367)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.input_2_7
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit
 (41 15)  (969 367)  (969 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (17 0)  (999 352)  (999 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1004 352)  (1004 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 352)  (1006 352)  routing T_19_22.bot_op_3 <X> T_19_22.lc_trk_g0_3
 (15 1)  (997 353)  (997 353)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g0_0
 (16 1)  (998 353)  (998 353)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g0_0
 (17 1)  (999 353)  (999 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1000 353)  (1000 353)  routing T_19_22.sp4_r_v_b_34 <X> T_19_22.lc_trk_g0_1
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1005 353)  (1005 353)  routing T_19_22.sp12_h_l_17 <X> T_19_22.lc_trk_g0_2
 (25 1)  (1007 353)  (1007 353)  routing T_19_22.sp12_h_l_17 <X> T_19_22.lc_trk_g0_2
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 354)  (996 354)  routing T_19_22.sp4_h_l_1 <X> T_19_22.lc_trk_g0_4
 (15 2)  (997 354)  (997 354)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g0_5
 (17 2)  (999 354)  (999 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 354)  (1000 354)  routing T_19_22.lft_op_5 <X> T_19_22.lc_trk_g0_5
 (21 2)  (1003 354)  (1003 354)  routing T_19_22.wire_logic_cluster/lc_7/out <X> T_19_22.lc_trk_g0_7
 (22 2)  (1004 354)  (1004 354)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (1007 354)  (1007 354)  routing T_19_22.sp4_v_b_6 <X> T_19_22.lc_trk_g0_6
 (26 2)  (1008 354)  (1008 354)  routing T_19_22.lc_trk_g0_5 <X> T_19_22.wire_logic_cluster/lc_1/in_0
 (29 2)  (1011 354)  (1011 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 354)  (1014 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 354)  (1019 354)  LC_1 Logic Functioning bit
 (41 2)  (1023 354)  (1023 354)  LC_1 Logic Functioning bit
 (43 2)  (1025 354)  (1025 354)  LC_1 Logic Functioning bit
 (45 2)  (1027 354)  (1027 354)  LC_1 Logic Functioning bit
 (15 3)  (997 355)  (997 355)  routing T_19_22.sp4_h_l_1 <X> T_19_22.lc_trk_g0_4
 (16 3)  (998 355)  (998 355)  routing T_19_22.sp4_h_l_1 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1004 355)  (1004 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1005 355)  (1005 355)  routing T_19_22.sp4_v_b_6 <X> T_19_22.lc_trk_g0_6
 (29 3)  (1011 355)  (1011 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 355)  (1013 355)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 355)  (1014 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1017 355)  (1017 355)  routing T_19_22.lc_trk_g0_3 <X> T_19_22.input_2_1
 (37 3)  (1019 355)  (1019 355)  LC_1 Logic Functioning bit
 (40 3)  (1022 355)  (1022 355)  LC_1 Logic Functioning bit
 (42 3)  (1024 355)  (1024 355)  LC_1 Logic Functioning bit
 (8 4)  (990 356)  (990 356)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_h_r_4
 (10 4)  (992 356)  (992 356)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_h_r_4
 (22 4)  (1004 356)  (1004 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (1008 356)  (1008 356)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 356)  (1009 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 356)  (1011 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 356)  (1012 356)  routing T_19_22.lc_trk_g1_4 <X> T_19_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 356)  (1014 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 356)  (1015 356)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 356)  (1016 356)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 356)  (1019 356)  LC_2 Logic Functioning bit
 (38 4)  (1020 356)  (1020 356)  LC_2 Logic Functioning bit
 (39 4)  (1021 356)  (1021 356)  LC_2 Logic Functioning bit
 (41 4)  (1023 356)  (1023 356)  LC_2 Logic Functioning bit
 (45 4)  (1027 356)  (1027 356)  LC_2 Logic Functioning bit
 (48 4)  (1030 356)  (1030 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (997 357)  (997 357)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g1_0
 (16 5)  (998 357)  (998 357)  routing T_19_22.sp4_v_t_5 <X> T_19_22.lc_trk_g1_0
 (17 5)  (999 357)  (999 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (1003 357)  (1003 357)  routing T_19_22.sp4_r_v_b_27 <X> T_19_22.lc_trk_g1_3
 (22 5)  (1004 357)  (1004 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 357)  (1006 357)  routing T_19_22.bot_op_2 <X> T_19_22.lc_trk_g1_2
 (26 5)  (1008 357)  (1008 357)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 357)  (1009 357)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 357)  (1010 357)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 357)  (1011 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 357)  (1013 357)  routing T_19_22.lc_trk_g3_2 <X> T_19_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 357)  (1014 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1018 357)  (1018 357)  LC_2 Logic Functioning bit
 (38 5)  (1020 357)  (1020 357)  LC_2 Logic Functioning bit
 (17 6)  (999 358)  (999 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 358)  (1000 358)  routing T_19_22.wire_logic_cluster/lc_5/out <X> T_19_22.lc_trk_g1_5
 (27 6)  (1009 358)  (1009 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g3_5 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 358)  (1016 358)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 358)  (1018 358)  LC_3 Logic Functioning bit
 (38 6)  (1020 358)  (1020 358)  LC_3 Logic Functioning bit
 (42 6)  (1024 358)  (1024 358)  LC_3 Logic Functioning bit
 (43 6)  (1025 358)  (1025 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (14 7)  (996 359)  (996 359)  routing T_19_22.sp4_r_v_b_28 <X> T_19_22.lc_trk_g1_4
 (17 7)  (999 359)  (999 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 359)  (1005 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (25 7)  (1007 359)  (1007 359)  routing T_19_22.sp4_h_r_6 <X> T_19_22.lc_trk_g1_6
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 359)  (1013 359)  routing T_19_22.lc_trk_g1_3 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1015 359)  (1015 359)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.input_2_3
 (35 7)  (1017 359)  (1017 359)  routing T_19_22.lc_trk_g2_3 <X> T_19_22.input_2_3
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (43 7)  (1025 359)  (1025 359)  LC_3 Logic Functioning bit
 (48 7)  (1030 359)  (1030 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (990 360)  (990 360)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_h_r_7
 (10 8)  (992 360)  (992 360)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_h_r_7
 (11 8)  (993 360)  (993 360)  routing T_19_22.sp4_h_r_3 <X> T_19_22.sp4_v_b_8
 (16 8)  (998 360)  (998 360)  routing T_19_22.sp12_v_t_6 <X> T_19_22.lc_trk_g2_1
 (17 8)  (999 360)  (999 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (1003 360)  (1003 360)  routing T_19_22.wire_logic_cluster/lc_3/out <X> T_19_22.lc_trk_g2_3
 (22 8)  (1004 360)  (1004 360)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1008 360)  (1008 360)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_1 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 360)  (1017 360)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.input_2_4
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (38 8)  (1020 360)  (1020 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (41 8)  (1023 360)  (1023 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (43 8)  (1025 360)  (1025 360)  LC_4 Logic Functioning bit
 (28 9)  (1010 361)  (1010 361)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 361)  (1013 361)  routing T_19_22.lc_trk_g1_2 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 361)  (1014 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (37 9)  (1019 361)  (1019 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (40 9)  (1022 361)  (1022 361)  LC_4 Logic Functioning bit
 (41 9)  (1023 361)  (1023 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (22 10)  (1004 362)  (1004 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (1011 362)  (1011 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 362)  (1012 362)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 362)  (1013 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 362)  (1014 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 362)  (1016 362)  routing T_19_22.lc_trk_g1_5 <X> T_19_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 362)  (1017 362)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_5
 (37 10)  (1019 362)  (1019 362)  LC_5 Logic Functioning bit
 (39 10)  (1021 362)  (1021 362)  LC_5 Logic Functioning bit
 (45 10)  (1027 362)  (1027 362)  LC_5 Logic Functioning bit
 (46 10)  (1028 362)  (1028 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (1003 363)  (1003 363)  routing T_19_22.sp4_r_v_b_39 <X> T_19_22.lc_trk_g2_7
 (22 11)  (1004 363)  (1004 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1007 363)  (1007 363)  routing T_19_22.sp4_r_v_b_38 <X> T_19_22.lc_trk_g2_6
 (27 11)  (1009 363)  (1009 363)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 363)  (1011 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 363)  (1012 363)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 363)  (1014 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 363)  (1016 363)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_5
 (35 11)  (1017 363)  (1017 363)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_5
 (36 11)  (1018 363)  (1018 363)  LC_5 Logic Functioning bit
 (37 11)  (1019 363)  (1019 363)  LC_5 Logic Functioning bit
 (39 11)  (1021 363)  (1021 363)  LC_5 Logic Functioning bit
 (43 11)  (1025 363)  (1025 363)  LC_5 Logic Functioning bit
 (25 12)  (1007 364)  (1007 364)  routing T_19_22.wire_logic_cluster/lc_2/out <X> T_19_22.lc_trk_g3_2
 (26 12)  (1008 364)  (1008 364)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 364)  (1010 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 364)  (1011 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 364)  (1012 364)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 364)  (1013 364)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 364)  (1014 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 364)  (1015 364)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 364)  (1016 364)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 364)  (1019 364)  LC_6 Logic Functioning bit
 (38 12)  (1020 364)  (1020 364)  LC_6 Logic Functioning bit
 (39 12)  (1021 364)  (1021 364)  LC_6 Logic Functioning bit
 (41 12)  (1023 364)  (1023 364)  LC_6 Logic Functioning bit
 (45 12)  (1027 364)  (1027 364)  LC_6 Logic Functioning bit
 (8 13)  (990 365)  (990 365)  routing T_19_22.sp4_v_t_42 <X> T_19_22.sp4_v_b_10
 (10 13)  (992 365)  (992 365)  routing T_19_22.sp4_v_t_42 <X> T_19_22.sp4_v_b_10
 (22 13)  (1004 365)  (1004 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1008 365)  (1008 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 365)  (1009 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 365)  (1010 365)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 365)  (1011 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 365)  (1012 365)  routing T_19_22.lc_trk_g2_7 <X> T_19_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 365)  (1013 365)  routing T_19_22.lc_trk_g3_6 <X> T_19_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 365)  (1014 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1018 365)  (1018 365)  LC_6 Logic Functioning bit
 (38 13)  (1020 365)  (1020 365)  LC_6 Logic Functioning bit
 (48 13)  (1030 365)  (1030 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (998 366)  (998 366)  routing T_19_22.sp4_v_t_16 <X> T_19_22.lc_trk_g3_5
 (17 14)  (999 366)  (999 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 366)  (1000 366)  routing T_19_22.sp4_v_t_16 <X> T_19_22.lc_trk_g3_5
 (21 14)  (1003 366)  (1003 366)  routing T_19_22.sp4_v_t_26 <X> T_19_22.lc_trk_g3_7
 (22 14)  (1004 366)  (1004 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 366)  (1005 366)  routing T_19_22.sp4_v_t_26 <X> T_19_22.lc_trk_g3_7
 (25 14)  (1007 366)  (1007 366)  routing T_19_22.wire_logic_cluster/lc_6/out <X> T_19_22.lc_trk_g3_6
 (27 14)  (1009 366)  (1009 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 366)  (1010 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 366)  (1013 366)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 366)  (1015 366)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_7
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (42 14)  (1024 366)  (1024 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (52 14)  (1034 366)  (1034 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (990 367)  (990 367)  routing T_19_22.sp4_v_b_7 <X> T_19_22.sp4_v_t_47
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_v_b_7 <X> T_19_22.sp4_v_t_47
 (21 15)  (1003 367)  (1003 367)  routing T_19_22.sp4_v_t_26 <X> T_19_22.lc_trk_g3_7
 (22 15)  (1004 367)  (1004 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 367)  (1009 367)  routing T_19_22.lc_trk_g1_0 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g3_7 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 367)  (1013 367)  routing T_19_22.lc_trk_g2_6 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1017 367)  (1017 367)  routing T_19_22.lc_trk_g0_7 <X> T_19_22.input_2_7
 (36 15)  (1018 367)  (1018 367)  LC_7 Logic Functioning bit
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (38 15)  (1020 367)  (1020 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (0 0)  (1036 352)  (1036 352)  Negative Clock bit

 (25 0)  (1061 352)  (1061 352)  routing T_20_22.sp4_v_b_10 <X> T_20_22.lc_trk_g0_2
 (27 0)  (1063 352)  (1063 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (41 0)  (1077 352)  (1077 352)  LC_0 Logic Functioning bit
 (42 0)  (1078 352)  (1078 352)  LC_0 Logic Functioning bit
 (44 0)  (1080 352)  (1080 352)  LC_0 Logic Functioning bit
 (45 0)  (1081 352)  (1081 352)  LC_0 Logic Functioning bit
 (22 1)  (1058 353)  (1058 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (1059 353)  (1059 353)  routing T_20_22.sp4_v_b_10 <X> T_20_22.lc_trk_g0_2
 (25 1)  (1061 353)  (1061 353)  routing T_20_22.sp4_v_b_10 <X> T_20_22.lc_trk_g0_2
 (36 1)  (1072 353)  (1072 353)  LC_0 Logic Functioning bit
 (39 1)  (1075 353)  (1075 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (50 1)  (1086 353)  (1086 353)  Carry_In_Mux bit 

 (53 1)  (1089 353)  (1089 353)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 354)  (1036 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 354)  (1037 354)  routing T_20_22.glb_netwk_6 <X> T_20_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 354)  (1038 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 354)  (1039 354)  routing T_20_22.sp12_v_t_23 <X> T_20_22.sp12_h_l_23
 (25 2)  (1061 354)  (1061 354)  routing T_20_22.sp4_h_r_14 <X> T_20_22.lc_trk_g0_6
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 354)  (1064 354)  routing T_20_22.lc_trk_g3_1 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (41 2)  (1077 354)  (1077 354)  LC_1 Logic Functioning bit
 (42 2)  (1078 354)  (1078 354)  LC_1 Logic Functioning bit
 (44 2)  (1080 354)  (1080 354)  LC_1 Logic Functioning bit
 (45 2)  (1081 354)  (1081 354)  LC_1 Logic Functioning bit
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 355)  (1059 355)  routing T_20_22.sp4_h_r_14 <X> T_20_22.lc_trk_g0_6
 (24 3)  (1060 355)  (1060 355)  routing T_20_22.sp4_h_r_14 <X> T_20_22.lc_trk_g0_6
 (36 3)  (1072 355)  (1072 355)  LC_1 Logic Functioning bit
 (39 3)  (1075 355)  (1075 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (48 3)  (1084 355)  (1084 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (1037 356)  (1037 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 356)  (1057 356)  routing T_20_22.wire_logic_cluster/lc_3/out <X> T_20_22.lc_trk_g1_3
 (22 4)  (1058 356)  (1058 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 356)  (1061 356)  routing T_20_22.wire_logic_cluster/lc_2/out <X> T_20_22.lc_trk_g1_2
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (41 4)  (1077 356)  (1077 356)  LC_2 Logic Functioning bit
 (42 4)  (1078 356)  (1078 356)  LC_2 Logic Functioning bit
 (44 4)  (1080 356)  (1080 356)  LC_2 Logic Functioning bit
 (45 4)  (1081 356)  (1081 356)  LC_2 Logic Functioning bit
 (48 4)  (1084 356)  (1084 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (1037 357)  (1037 357)  routing T_20_22.lc_trk_g0_2 <X> T_20_22.wire_logic_cluster/lc_7/cen
 (22 5)  (1058 357)  (1058 357)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g1_2 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (39 5)  (1075 357)  (1075 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (48 5)  (1084 357)  (1084 357)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (1053 358)  (1053 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1054 358)  (1054 358)  routing T_20_22.wire_logic_cluster/lc_5/out <X> T_20_22.lc_trk_g1_5
 (25 6)  (1061 358)  (1061 358)  routing T_20_22.wire_logic_cluster/lc_6/out <X> T_20_22.lc_trk_g1_6
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (41 6)  (1077 358)  (1077 358)  LC_3 Logic Functioning bit
 (42 6)  (1078 358)  (1078 358)  LC_3 Logic Functioning bit
 (44 6)  (1080 358)  (1080 358)  LC_3 Logic Functioning bit
 (45 6)  (1081 358)  (1081 358)  LC_3 Logic Functioning bit
 (46 6)  (1082 358)  (1082 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (1058 359)  (1058 359)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g1_3 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1072 359)  (1072 359)  LC_3 Logic Functioning bit
 (39 7)  (1075 359)  (1075 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (27 8)  (1063 360)  (1063 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 360)  (1064 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 360)  (1066 360)  routing T_20_22.lc_trk_g3_4 <X> T_20_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (41 8)  (1077 360)  (1077 360)  LC_4 Logic Functioning bit
 (42 8)  (1078 360)  (1078 360)  LC_4 Logic Functioning bit
 (44 8)  (1080 360)  (1080 360)  LC_4 Logic Functioning bit
 (45 8)  (1081 360)  (1081 360)  LC_4 Logic Functioning bit
 (36 9)  (1072 361)  (1072 361)  LC_4 Logic Functioning bit
 (39 9)  (1075 361)  (1075 361)  LC_4 Logic Functioning bit
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (48 9)  (1084 361)  (1084 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (1041 362)  (1041 362)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (27 10)  (1063 362)  (1063 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 362)  (1066 362)  routing T_20_22.lc_trk_g1_5 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 362)  (1072 362)  LC_5 Logic Functioning bit
 (39 10)  (1075 362)  (1075 362)  LC_5 Logic Functioning bit
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (42 10)  (1078 362)  (1078 362)  LC_5 Logic Functioning bit
 (44 10)  (1080 362)  (1080 362)  LC_5 Logic Functioning bit
 (45 10)  (1081 362)  (1081 362)  LC_5 Logic Functioning bit
 (4 11)  (1040 363)  (1040 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (6 11)  (1042 363)  (1042 363)  routing T_20_22.sp4_v_t_37 <X> T_20_22.sp4_h_l_43
 (14 11)  (1050 363)  (1050 363)  routing T_20_22.sp4_r_v_b_36 <X> T_20_22.lc_trk_g2_4
 (17 11)  (1053 363)  (1053 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (36 11)  (1072 363)  (1072 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (42 11)  (1078 363)  (1078 363)  LC_5 Logic Functioning bit
 (14 12)  (1050 364)  (1050 364)  routing T_20_22.wire_logic_cluster/lc_0/out <X> T_20_22.lc_trk_g3_0
 (17 12)  (1053 364)  (1053 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 364)  (1054 364)  routing T_20_22.wire_logic_cluster/lc_1/out <X> T_20_22.lc_trk_g3_1
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 364)  (1066 364)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 364)  (1072 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (42 12)  (1078 364)  (1078 364)  LC_6 Logic Functioning bit
 (44 12)  (1080 364)  (1080 364)  LC_6 Logic Functioning bit
 (45 12)  (1081 364)  (1081 364)  LC_6 Logic Functioning bit
 (8 13)  (1044 365)  (1044 365)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_v_b_10
 (10 13)  (1046 365)  (1046 365)  routing T_20_22.sp4_v_t_42 <X> T_20_22.sp4_v_b_10
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (1066 365)  (1066 365)  routing T_20_22.lc_trk_g1_6 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 365)  (1072 365)  LC_6 Logic Functioning bit
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (41 13)  (1077 365)  (1077 365)  LC_6 Logic Functioning bit
 (42 13)  (1078 365)  (1078 365)  LC_6 Logic Functioning bit
 (0 14)  (1036 366)  (1036 366)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 366)  (1037 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 366)  (1050 366)  routing T_20_22.wire_logic_cluster/lc_4/out <X> T_20_22.lc_trk_g3_4
 (29 14)  (1065 366)  (1065 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 366)  (1066 366)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 366)  (1068 366)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 366)  (1072 366)  LC_7 Logic Functioning bit
 (39 14)  (1075 366)  (1075 366)  LC_7 Logic Functioning bit
 (41 14)  (1077 366)  (1077 366)  LC_7 Logic Functioning bit
 (42 14)  (1078 366)  (1078 366)  LC_7 Logic Functioning bit
 (44 14)  (1080 366)  (1080 366)  LC_7 Logic Functioning bit
 (45 14)  (1081 366)  (1081 366)  LC_7 Logic Functioning bit
 (1 15)  (1037 367)  (1037 367)  routing T_20_22.lc_trk_g2_4 <X> T_20_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 367)  (1053 367)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (1066 367)  (1066 367)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 367)  (1072 367)  LC_7 Logic Functioning bit
 (39 15)  (1075 367)  (1075 367)  LC_7 Logic Functioning bit
 (41 15)  (1077 367)  (1077 367)  LC_7 Logic Functioning bit
 (42 15)  (1078 367)  (1078 367)  LC_7 Logic Functioning bit
 (46 15)  (1082 367)  (1082 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (1084 367)  (1084 367)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_22

 (15 0)  (1105 352)  (1105 352)  routing T_21_22.lft_op_1 <X> T_21_22.lc_trk_g0_1
 (17 0)  (1107 352)  (1107 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 352)  (1108 352)  routing T_21_22.lft_op_1 <X> T_21_22.lc_trk_g0_1
 (26 0)  (1116 352)  (1116 352)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (1117 352)  (1117 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g3_0 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 352)  (1124 352)  routing T_21_22.lc_trk_g1_4 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 352)  (1125 352)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_0
 (36 0)  (1126 352)  (1126 352)  LC_0 Logic Functioning bit
 (41 0)  (1131 352)  (1131 352)  LC_0 Logic Functioning bit
 (43 0)  (1133 352)  (1133 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (28 1)  (1118 353)  (1118 353)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1123 353)  (1123 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_0
 (34 1)  (1124 353)  (1124 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_0
 (35 1)  (1125 353)  (1125 353)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.input_2_0
 (36 1)  (1126 353)  (1126 353)  LC_0 Logic Functioning bit
 (37 1)  (1127 353)  (1127 353)  LC_0 Logic Functioning bit
 (38 1)  (1128 353)  (1128 353)  LC_0 Logic Functioning bit
 (41 1)  (1131 353)  (1131 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (46 1)  (1136 353)  (1136 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 354)  (1104 354)  routing T_21_22.wire_logic_cluster/lc_4/out <X> T_21_22.lc_trk_g0_4
 (17 3)  (1107 355)  (1107 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (6 4)  (1096 356)  (1096 356)  routing T_21_22.sp4_h_r_10 <X> T_21_22.sp4_v_b_3
 (8 4)  (1098 356)  (1098 356)  routing T_21_22.sp4_v_b_10 <X> T_21_22.sp4_h_r_4
 (9 4)  (1099 356)  (1099 356)  routing T_21_22.sp4_v_b_10 <X> T_21_22.sp4_h_r_4
 (10 4)  (1100 356)  (1100 356)  routing T_21_22.sp4_v_b_10 <X> T_21_22.sp4_h_r_4
 (16 4)  (1106 356)  (1106 356)  routing T_21_22.sp12_h_l_14 <X> T_21_22.lc_trk_g1_1
 (17 4)  (1107 356)  (1107 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (29 4)  (1119 356)  (1119 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 356)  (1121 356)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 356)  (1122 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 356)  (1123 356)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 356)  (1124 356)  routing T_21_22.lc_trk_g3_4 <X> T_21_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 356)  (1126 356)  LC_2 Logic Functioning bit
 (38 4)  (1128 356)  (1128 356)  LC_2 Logic Functioning bit
 (41 4)  (1131 356)  (1131 356)  LC_2 Logic Functioning bit
 (43 4)  (1133 356)  (1133 356)  LC_2 Logic Functioning bit
 (18 5)  (1108 357)  (1108 357)  routing T_21_22.sp12_h_l_14 <X> T_21_22.lc_trk_g1_1
 (26 5)  (1116 357)  (1116 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 357)  (1118 357)  routing T_21_22.lc_trk_g2_2 <X> T_21_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 357)  (1119 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 357)  (1127 357)  LC_2 Logic Functioning bit
 (39 5)  (1129 357)  (1129 357)  LC_2 Logic Functioning bit
 (41 5)  (1131 357)  (1131 357)  LC_2 Logic Functioning bit
 (43 5)  (1133 357)  (1133 357)  LC_2 Logic Functioning bit
 (25 6)  (1115 358)  (1115 358)  routing T_21_22.sp4_v_t_3 <X> T_21_22.lc_trk_g1_6
 (14 7)  (1104 359)  (1104 359)  routing T_21_22.sp4_r_v_b_28 <X> T_21_22.lc_trk_g1_4
 (17 7)  (1107 359)  (1107 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (1112 359)  (1112 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1113 359)  (1113 359)  routing T_21_22.sp4_v_t_3 <X> T_21_22.lc_trk_g1_6
 (25 7)  (1115 359)  (1115 359)  routing T_21_22.sp4_v_t_3 <X> T_21_22.lc_trk_g1_6
 (12 8)  (1102 360)  (1102 360)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_h_r_8
 (21 8)  (1111 360)  (1111 360)  routing T_21_22.sp4_v_t_14 <X> T_21_22.lc_trk_g2_3
 (22 8)  (1112 360)  (1112 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1113 360)  (1113 360)  routing T_21_22.sp4_v_t_14 <X> T_21_22.lc_trk_g2_3
 (28 8)  (1118 360)  (1118 360)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 360)  (1119 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 360)  (1121 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 360)  (1122 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 360)  (1124 360)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 360)  (1125 360)  routing T_21_22.lc_trk_g0_4 <X> T_21_22.input_2_4
 (36 8)  (1126 360)  (1126 360)  LC_4 Logic Functioning bit
 (38 8)  (1128 360)  (1128 360)  LC_4 Logic Functioning bit
 (42 8)  (1132 360)  (1132 360)  LC_4 Logic Functioning bit
 (43 8)  (1133 360)  (1133 360)  LC_4 Logic Functioning bit
 (45 8)  (1135 360)  (1135 360)  LC_4 Logic Functioning bit
 (51 8)  (1141 360)  (1141 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (1103 361)  (1103 361)  routing T_21_22.sp4_h_l_40 <X> T_21_22.sp4_h_r_8
 (22 9)  (1112 361)  (1112 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1113 361)  (1113 361)  routing T_21_22.sp12_v_t_9 <X> T_21_22.lc_trk_g2_2
 (27 9)  (1117 361)  (1117 361)  routing T_21_22.lc_trk_g1_1 <X> T_21_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 361)  (1119 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 361)  (1120 361)  routing T_21_22.lc_trk_g2_3 <X> T_21_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 361)  (1121 361)  routing T_21_22.lc_trk_g1_6 <X> T_21_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 361)  (1122 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (1132 361)  (1132 361)  LC_4 Logic Functioning bit
 (43 9)  (1133 361)  (1133 361)  LC_4 Logic Functioning bit
 (53 9)  (1143 361)  (1143 361)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (10 10)  (1100 362)  (1100 362)  routing T_21_22.sp4_v_b_2 <X> T_21_22.sp4_h_l_42
 (12 10)  (1102 362)  (1102 362)  routing T_21_22.sp4_h_r_5 <X> T_21_22.sp4_h_l_45
 (14 10)  (1104 362)  (1104 362)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g2_4
 (10 11)  (1100 363)  (1100 363)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_v_t_42
 (13 11)  (1103 363)  (1103 363)  routing T_21_22.sp4_h_r_5 <X> T_21_22.sp4_h_l_45
 (14 11)  (1104 363)  (1104 363)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g2_4
 (15 11)  (1105 363)  (1105 363)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g2_4
 (16 11)  (1106 363)  (1106 363)  routing T_21_22.sp4_h_r_44 <X> T_21_22.lc_trk_g2_4
 (17 11)  (1107 363)  (1107 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (1104 364)  (1104 364)  routing T_21_22.wire_logic_cluster/lc_0/out <X> T_21_22.lc_trk_g3_0
 (17 13)  (1107 365)  (1107 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 366)  (1113 366)  routing T_21_22.sp4_v_b_47 <X> T_21_22.lc_trk_g3_7
 (24 14)  (1114 366)  (1114 366)  routing T_21_22.sp4_v_b_47 <X> T_21_22.lc_trk_g3_7
 (17 15)  (1107 367)  (1107 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_22_22

 (8 0)  (1152 352)  (1152 352)  routing T_22_22.sp4_h_l_40 <X> T_22_22.sp4_h_r_1
 (10 0)  (1154 352)  (1154 352)  routing T_22_22.sp4_h_l_40 <X> T_22_22.sp4_h_r_1
 (25 0)  (1169 352)  (1169 352)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g0_2
 (26 0)  (1170 352)  (1170 352)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 352)  (1172 352)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 352)  (1173 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 352)  (1176 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 352)  (1178 352)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 352)  (1181 352)  LC_0 Logic Functioning bit
 (39 0)  (1183 352)  (1183 352)  LC_0 Logic Functioning bit
 (22 1)  (1166 353)  (1166 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 353)  (1167 353)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g0_2
 (24 1)  (1168 353)  (1168 353)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g0_2
 (25 1)  (1169 353)  (1169 353)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g0_2
 (29 1)  (1173 353)  (1173 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 353)  (1174 353)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 353)  (1175 353)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 353)  (1176 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 353)  (1179 353)  routing T_22_22.lc_trk_g0_2 <X> T_22_22.input_2_0
 (36 1)  (1180 353)  (1180 353)  LC_0 Logic Functioning bit
 (37 1)  (1181 353)  (1181 353)  LC_0 Logic Functioning bit
 (39 1)  (1183 353)  (1183 353)  LC_0 Logic Functioning bit
 (43 1)  (1187 353)  (1187 353)  LC_0 Logic Functioning bit
 (15 3)  (1159 355)  (1159 355)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g0_4
 (16 3)  (1160 355)  (1160 355)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g0_4
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (1165 356)  (1165 356)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g1_3
 (22 4)  (1166 356)  (1166 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1167 356)  (1167 356)  routing T_22_22.sp4_v_b_3 <X> T_22_22.lc_trk_g1_3
 (25 4)  (1169 356)  (1169 356)  routing T_22_22.lft_op_2 <X> T_22_22.lc_trk_g1_2
 (27 4)  (1171 356)  (1171 356)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 356)  (1173 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 356)  (1174 356)  routing T_22_22.lc_trk_g1_4 <X> T_22_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 356)  (1175 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 356)  (1176 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 356)  (1177 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 356)  (1178 356)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 356)  (1180 356)  LC_2 Logic Functioning bit
 (37 4)  (1181 356)  (1181 356)  LC_2 Logic Functioning bit
 (38 4)  (1182 356)  (1182 356)  LC_2 Logic Functioning bit
 (39 4)  (1183 356)  (1183 356)  LC_2 Logic Functioning bit
 (41 4)  (1185 356)  (1185 356)  LC_2 Logic Functioning bit
 (43 4)  (1187 356)  (1187 356)  LC_2 Logic Functioning bit
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1168 357)  (1168 357)  routing T_22_22.lft_op_2 <X> T_22_22.lc_trk_g1_2
 (26 5)  (1170 357)  (1170 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 357)  (1171 357)  routing T_22_22.lc_trk_g1_3 <X> T_22_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 357)  (1173 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 357)  (1175 357)  routing T_22_22.lc_trk_g3_6 <X> T_22_22.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 357)  (1181 357)  LC_2 Logic Functioning bit
 (39 5)  (1183 357)  (1183 357)  LC_2 Logic Functioning bit
 (16 6)  (1160 358)  (1160 358)  routing T_22_22.sp4_v_b_5 <X> T_22_22.lc_trk_g1_5
 (17 6)  (1161 358)  (1161 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1162 358)  (1162 358)  routing T_22_22.sp4_v_b_5 <X> T_22_22.lc_trk_g1_5
 (27 6)  (1171 358)  (1171 358)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1172 358)  (1172 358)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 358)  (1173 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 358)  (1175 358)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 358)  (1176 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 358)  (1180 358)  LC_3 Logic Functioning bit
 (37 6)  (1181 358)  (1181 358)  LC_3 Logic Functioning bit
 (38 6)  (1182 358)  (1182 358)  LC_3 Logic Functioning bit
 (41 6)  (1185 358)  (1185 358)  LC_3 Logic Functioning bit
 (42 6)  (1186 358)  (1186 358)  LC_3 Logic Functioning bit
 (43 6)  (1187 358)  (1187 358)  LC_3 Logic Functioning bit
 (50 6)  (1194 358)  (1194 358)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (1159 359)  (1159 359)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g1_4
 (16 7)  (1160 359)  (1160 359)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g1_4
 (17 7)  (1161 359)  (1161 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (26 7)  (1170 359)  (1170 359)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 359)  (1172 359)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 359)  (1173 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 359)  (1174 359)  routing T_22_22.lc_trk_g3_3 <X> T_22_22.wire_logic_cluster/lc_3/in_1
 (36 7)  (1180 359)  (1180 359)  LC_3 Logic Functioning bit
 (37 7)  (1181 359)  (1181 359)  LC_3 Logic Functioning bit
 (39 7)  (1183 359)  (1183 359)  LC_3 Logic Functioning bit
 (43 7)  (1187 359)  (1187 359)  LC_3 Logic Functioning bit
 (12 8)  (1156 360)  (1156 360)  routing T_22_22.sp4_v_b_8 <X> T_22_22.sp4_h_r_8
 (16 8)  (1160 360)  (1160 360)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g2_1
 (17 8)  (1161 360)  (1161 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1162 360)  (1162 360)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g2_1
 (22 8)  (1166 360)  (1166 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (27 8)  (1171 360)  (1171 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 360)  (1172 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 360)  (1173 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 360)  (1174 360)  routing T_22_22.lc_trk_g3_4 <X> T_22_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 360)  (1176 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 360)  (1177 360)  routing T_22_22.lc_trk_g2_1 <X> T_22_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 360)  (1180 360)  LC_4 Logic Functioning bit
 (37 8)  (1181 360)  (1181 360)  LC_4 Logic Functioning bit
 (41 8)  (1185 360)  (1185 360)  LC_4 Logic Functioning bit
 (43 8)  (1187 360)  (1187 360)  LC_4 Logic Functioning bit
 (50 8)  (1194 360)  (1194 360)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1150 361)  (1150 361)  routing T_22_22.sp4_h_l_43 <X> T_22_22.sp4_h_r_6
 (11 9)  (1155 361)  (1155 361)  routing T_22_22.sp4_v_b_8 <X> T_22_22.sp4_h_r_8
 (18 9)  (1162 361)  (1162 361)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g2_1
 (21 9)  (1165 361)  (1165 361)  routing T_22_22.sp4_r_v_b_35 <X> T_22_22.lc_trk_g2_3
 (36 9)  (1180 361)  (1180 361)  LC_4 Logic Functioning bit
 (37 9)  (1181 361)  (1181 361)  LC_4 Logic Functioning bit
 (41 9)  (1185 361)  (1185 361)  LC_4 Logic Functioning bit
 (43 9)  (1187 361)  (1187 361)  LC_4 Logic Functioning bit
 (27 10)  (1171 362)  (1171 362)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 362)  (1173 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 362)  (1174 362)  routing T_22_22.lc_trk_g1_5 <X> T_22_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 362)  (1175 362)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 362)  (1176 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 362)  (1177 362)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 362)  (1178 362)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 362)  (1180 362)  LC_5 Logic Functioning bit
 (37 10)  (1181 362)  (1181 362)  LC_5 Logic Functioning bit
 (50 10)  (1194 362)  (1194 362)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1147 363)  (1147 363)  routing T_22_22.sp12_v_b_1 <X> T_22_22.sp12_h_l_22
 (26 11)  (1170 363)  (1170 363)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 363)  (1172 363)  routing T_22_22.lc_trk_g2_3 <X> T_22_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 363)  (1173 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 363)  (1175 363)  routing T_22_22.lc_trk_g3_7 <X> T_22_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 363)  (1180 363)  LC_5 Logic Functioning bit
 (37 11)  (1181 363)  (1181 363)  LC_5 Logic Functioning bit
 (41 11)  (1185 363)  (1185 363)  LC_5 Logic Functioning bit
 (43 11)  (1187 363)  (1187 363)  LC_5 Logic Functioning bit
 (52 11)  (1196 363)  (1196 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (22 12)  (1166 364)  (1166 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (3 14)  (1147 366)  (1147 366)  routing T_22_22.sp12_v_b_1 <X> T_22_22.sp12_v_t_22
 (11 14)  (1155 366)  (1155 366)  routing T_22_22.sp4_h_l_43 <X> T_22_22.sp4_v_t_46
 (21 14)  (1165 366)  (1165 366)  routing T_22_22.sp12_v_b_7 <X> T_22_22.lc_trk_g3_7
 (22 14)  (1166 366)  (1166 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1168 366)  (1168 366)  routing T_22_22.sp12_v_b_7 <X> T_22_22.lc_trk_g3_7
 (25 14)  (1169 366)  (1169 366)  routing T_22_22.sp4_h_r_46 <X> T_22_22.lc_trk_g3_6
 (14 15)  (1158 367)  (1158 367)  routing T_22_22.tnl_op_4 <X> T_22_22.lc_trk_g3_4
 (15 15)  (1159 367)  (1159 367)  routing T_22_22.tnl_op_4 <X> T_22_22.lc_trk_g3_4
 (17 15)  (1161 367)  (1161 367)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (1165 367)  (1165 367)  routing T_22_22.sp12_v_b_7 <X> T_22_22.lc_trk_g3_7
 (22 15)  (1166 367)  (1166 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1167 367)  (1167 367)  routing T_22_22.sp4_h_r_46 <X> T_22_22.lc_trk_g3_6
 (24 15)  (1168 367)  (1168 367)  routing T_22_22.sp4_h_r_46 <X> T_22_22.lc_trk_g3_6
 (25 15)  (1169 367)  (1169 367)  routing T_22_22.sp4_h_r_46 <X> T_22_22.lc_trk_g3_6


LogicTile_23_22

 (27 0)  (1225 352)  (1225 352)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (1226 352)  (1226 352)  routing T_23_22.lc_trk_g3_0 <X> T_23_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 352)  (1227 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 352)  (1229 352)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 352)  (1230 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 352)  (1231 352)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 352)  (1232 352)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 352)  (1233 352)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.input_2_0
 (36 0)  (1234 352)  (1234 352)  LC_0 Logic Functioning bit
 (41 0)  (1239 352)  (1239 352)  LC_0 Logic Functioning bit
 (43 0)  (1241 352)  (1241 352)  LC_0 Logic Functioning bit
 (45 0)  (1243 352)  (1243 352)  LC_0 Logic Functioning bit
 (46 0)  (1244 352)  (1244 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (28 1)  (1226 353)  (1226 353)  routing T_23_22.lc_trk_g2_0 <X> T_23_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 353)  (1227 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 353)  (1230 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1231 353)  (1231 353)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.input_2_0
 (34 1)  (1232 353)  (1232 353)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.input_2_0
 (35 1)  (1233 353)  (1233 353)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.input_2_0
 (36 1)  (1234 353)  (1234 353)  LC_0 Logic Functioning bit
 (37 1)  (1235 353)  (1235 353)  LC_0 Logic Functioning bit
 (38 1)  (1236 353)  (1236 353)  LC_0 Logic Functioning bit
 (41 1)  (1239 353)  (1239 353)  LC_0 Logic Functioning bit
 (43 1)  (1241 353)  (1241 353)  LC_0 Logic Functioning bit
 (0 2)  (1198 354)  (1198 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 354)  (1199 354)  routing T_23_22.glb_netwk_6 <X> T_23_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 354)  (1200 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 354)  (1212 354)  routing T_23_22.wire_logic_cluster/lc_4/out <X> T_23_22.lc_trk_g0_4
 (17 3)  (1215 355)  (1215 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (5 4)  (1203 356)  (1203 356)  routing T_23_22.sp4_v_b_9 <X> T_23_22.sp4_h_r_3
 (21 4)  (1219 356)  (1219 356)  routing T_23_22.sp4_h_r_19 <X> T_23_22.lc_trk_g1_3
 (22 4)  (1220 356)  (1220 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1221 356)  (1221 356)  routing T_23_22.sp4_h_r_19 <X> T_23_22.lc_trk_g1_3
 (24 4)  (1222 356)  (1222 356)  routing T_23_22.sp4_h_r_19 <X> T_23_22.lc_trk_g1_3
 (4 5)  (1202 357)  (1202 357)  routing T_23_22.sp4_v_b_9 <X> T_23_22.sp4_h_r_3
 (6 5)  (1204 357)  (1204 357)  routing T_23_22.sp4_v_b_9 <X> T_23_22.sp4_h_r_3
 (21 5)  (1219 357)  (1219 357)  routing T_23_22.sp4_h_r_19 <X> T_23_22.lc_trk_g1_3
 (17 6)  (1215 358)  (1215 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 358)  (1216 358)  routing T_23_22.wire_logic_cluster/lc_5/out <X> T_23_22.lc_trk_g1_5
 (21 6)  (1219 358)  (1219 358)  routing T_23_22.wire_logic_cluster/lc_7/out <X> T_23_22.lc_trk_g1_7
 (22 6)  (1220 358)  (1220 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (1214 360)  (1214 360)  routing T_23_22.sp4_v_b_33 <X> T_23_22.lc_trk_g2_1
 (17 8)  (1215 360)  (1215 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1216 360)  (1216 360)  routing T_23_22.sp4_v_b_33 <X> T_23_22.lc_trk_g2_1
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g2_1 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 360)  (1229 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 360)  (1231 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 360)  (1232 360)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 360)  (1233 360)  routing T_23_22.lc_trk_g0_4 <X> T_23_22.input_2_4
 (36 8)  (1234 360)  (1234 360)  LC_4 Logic Functioning bit
 (37 8)  (1235 360)  (1235 360)  LC_4 Logic Functioning bit
 (38 8)  (1236 360)  (1236 360)  LC_4 Logic Functioning bit
 (42 8)  (1240 360)  (1240 360)  LC_4 Logic Functioning bit
 (45 8)  (1243 360)  (1243 360)  LC_4 Logic Functioning bit
 (8 9)  (1206 361)  (1206 361)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_v_b_7
 (9 9)  (1207 361)  (1207 361)  routing T_23_22.sp4_h_l_42 <X> T_23_22.sp4_v_b_7
 (14 9)  (1212 361)  (1212 361)  routing T_23_22.sp4_r_v_b_32 <X> T_23_22.lc_trk_g2_0
 (17 9)  (1215 361)  (1215 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1216 361)  (1216 361)  routing T_23_22.sp4_v_b_33 <X> T_23_22.lc_trk_g2_1
 (26 9)  (1224 361)  (1224 361)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 361)  (1225 361)  routing T_23_22.lc_trk_g1_3 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1230 361)  (1230 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (1235 361)  (1235 361)  LC_4 Logic Functioning bit
 (42 9)  (1240 361)  (1240 361)  LC_4 Logic Functioning bit
 (48 9)  (1246 361)  (1246 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (1203 362)  (1203 362)  routing T_23_22.sp4_v_b_6 <X> T_23_22.sp4_h_l_43
 (26 10)  (1224 362)  (1224 362)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 362)  (1227 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 362)  (1228 362)  routing T_23_22.lc_trk_g0_4 <X> T_23_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 362)  (1229 362)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 362)  (1230 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 362)  (1232 362)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 362)  (1234 362)  LC_5 Logic Functioning bit
 (38 10)  (1236 362)  (1236 362)  LC_5 Logic Functioning bit
 (39 10)  (1237 362)  (1237 362)  LC_5 Logic Functioning bit
 (43 10)  (1241 362)  (1241 362)  LC_5 Logic Functioning bit
 (45 10)  (1243 362)  (1243 362)  LC_5 Logic Functioning bit
 (27 11)  (1225 363)  (1225 363)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 363)  (1226 363)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 363)  (1227 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1230 363)  (1230 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1231 363)  (1231 363)  routing T_23_22.lc_trk_g2_1 <X> T_23_22.input_2_5
 (38 11)  (1236 363)  (1236 363)  LC_5 Logic Functioning bit
 (39 11)  (1237 363)  (1237 363)  LC_5 Logic Functioning bit
 (5 12)  (1203 364)  (1203 364)  routing T_23_22.sp4_v_b_3 <X> T_23_22.sp4_h_r_9
 (14 12)  (1212 364)  (1212 364)  routing T_23_22.wire_logic_cluster/lc_0/out <X> T_23_22.lc_trk_g3_0
 (4 13)  (1202 365)  (1202 365)  routing T_23_22.sp4_v_b_3 <X> T_23_22.sp4_h_r_9
 (6 13)  (1204 365)  (1204 365)  routing T_23_22.sp4_v_b_3 <X> T_23_22.sp4_h_r_9
 (8 13)  (1206 365)  (1206 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (9 13)  (1207 365)  (1207 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (10 13)  (1208 365)  (1208 365)  routing T_23_22.sp4_h_l_41 <X> T_23_22.sp4_v_b_10
 (17 13)  (1215 365)  (1215 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 14)  (1220 366)  (1220 366)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1221 366)  (1221 366)  routing T_23_22.sp12_v_b_23 <X> T_23_22.lc_trk_g3_7
 (26 14)  (1224 366)  (1224 366)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 366)  (1225 366)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 366)  (1227 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 366)  (1228 366)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 366)  (1229 366)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 366)  (1230 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 366)  (1232 366)  routing T_23_22.lc_trk_g1_5 <X> T_23_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 366)  (1234 366)  LC_7 Logic Functioning bit
 (38 14)  (1236 366)  (1236 366)  LC_7 Logic Functioning bit
 (41 14)  (1239 366)  (1239 366)  LC_7 Logic Functioning bit
 (45 14)  (1243 366)  (1243 366)  LC_7 Logic Functioning bit
 (51 14)  (1249 366)  (1249 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1212 367)  (1212 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (15 15)  (1213 367)  (1213 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (16 15)  (1214 367)  (1214 367)  routing T_23_22.sp4_h_l_17 <X> T_23_22.lc_trk_g3_4
 (17 15)  (1215 367)  (1215 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1219 367)  (1219 367)  routing T_23_22.sp12_v_b_23 <X> T_23_22.lc_trk_g3_7
 (27 15)  (1225 367)  (1225 367)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 367)  (1226 367)  routing T_23_22.lc_trk_g3_4 <X> T_23_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 367)  (1227 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 367)  (1228 367)  routing T_23_22.lc_trk_g1_7 <X> T_23_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 367)  (1230 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1231 367)  (1231 367)  routing T_23_22.lc_trk_g2_1 <X> T_23_22.input_2_7
 (37 15)  (1235 367)  (1235 367)  LC_7 Logic Functioning bit
 (38 15)  (1236 367)  (1236 367)  LC_7 Logic Functioning bit
 (41 15)  (1239 367)  (1239 367)  LC_7 Logic Functioning bit
 (52 15)  (1250 367)  (1250 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


RAM_Tile_25_22

 (0 0)  (1306 352)  (1306 352)  Negative Clock bit

 (25 0)  (1331 352)  (1331 352)  routing T_25_22.sp4_v_b_2 <X> T_25_22.lc_trk_g0_2
 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 353)  (1328 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 353)  (1329 353)  routing T_25_22.sp4_v_b_2 <X> T_25_22.lc_trk_g0_2
 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (27 2)  (1333 354)  (1333 354)  routing T_25_22.lc_trk_g3_1 <X> T_25_22.wire_bram/ram/WDATA_6
 (28 2)  (1334 354)  (1334 354)  routing T_25_22.lc_trk_g3_1 <X> T_25_22.wire_bram/ram/WDATA_6
 (29 2)  (1335 354)  (1335 354)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (5 3)  (1311 355)  (1311 355)  routing T_25_22.sp4_h_l_37 <X> T_25_22.sp4_v_t_37
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (36 3)  (1342 355)  (1342 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_bram/ram/RDATA_6 sp4_h_r_2
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (12 6)  (1318 358)  (1318 358)  routing T_25_22.sp4_v_t_46 <X> T_25_22.sp4_h_l_40
 (29 6)  (1335 358)  (1335 358)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_2 wire_bram/ram/WDATA_4
 (37 6)  (1343 358)  (1343 358)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23
 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (11 7)  (1317 359)  (1317 359)  routing T_25_22.sp4_v_t_46 <X> T_25_22.sp4_h_l_40
 (13 7)  (1319 359)  (1319 359)  routing T_25_22.sp4_v_t_46 <X> T_25_22.sp4_h_l_40
 (30 7)  (1336 359)  (1336 359)  routing T_25_22.lc_trk_g0_2 <X> T_25_22.wire_bram/ram/WDATA_4
 (8 10)  (1314 362)  (1314 362)  routing T_25_22.sp4_v_t_42 <X> T_25_22.sp4_h_l_42
 (9 10)  (1315 362)  (1315 362)  routing T_25_22.sp4_v_t_42 <X> T_25_22.sp4_h_l_42
 (14 10)  (1320 362)  (1320 362)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g2_4
 (27 10)  (1333 362)  (1333 362)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WDATA_2
 (28 10)  (1334 362)  (1334 362)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WDATA_2
 (29 10)  (1335 362)  (1335 362)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_2
 (30 10)  (1336 362)  (1336 362)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WDATA_2
 (12 11)  (1318 363)  (1318 363)  routing T_25_22.sp4_h_l_45 <X> T_25_22.sp4_v_t_45
 (14 11)  (1320 363)  (1320 363)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g2_4
 (15 11)  (1321 363)  (1321 363)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g2_4
 (16 11)  (1322 363)  (1322 363)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (39 11)  (1345 363)  (1345 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_bram/ram/RDATA_2 sp4_v_b_10
 (15 12)  (1321 364)  (1321 364)  routing T_25_22.sp4_h_l_20 <X> T_25_22.lc_trk_g3_1
 (16 12)  (1322 364)  (1322 364)  routing T_25_22.sp4_h_l_20 <X> T_25_22.lc_trk_g3_1
 (17 12)  (1323 364)  (1323 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_20 lc_trk_g3_1
 (18 12)  (1324 364)  (1324 364)  routing T_25_22.sp4_h_l_20 <X> T_25_22.lc_trk_g3_1
 (22 12)  (1328 364)  (1328 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 364)  (1329 364)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (24 12)  (1330 364)  (1330 364)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (21 13)  (1327 365)  (1327 365)  routing T_25_22.sp4_h_r_27 <X> T_25_22.lc_trk_g3_3
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (8 14)  (1314 366)  (1314 366)  routing T_25_22.sp4_h_r_2 <X> T_25_22.sp4_h_l_47
 (10 14)  (1316 366)  (1316 366)  routing T_25_22.sp4_h_r_2 <X> T_25_22.sp4_h_l_47
 (15 14)  (1321 366)  (1321 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (16 14)  (1322 366)  (1322 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 366)  (1324 366)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (27 14)  (1333 366)  (1333 366)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WDATA_0
 (28 14)  (1334 366)  (1334 366)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WDATA_0
 (29 14)  (1335 366)  (1335 366)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (18 15)  (1324 367)  (1324 367)  routing T_25_22.sp4_h_r_45 <X> T_25_22.lc_trk_g3_5
 (30 15)  (1336 367)  (1336 367)  routing T_25_22.lc_trk_g3_3 <X> T_25_22.wire_bram/ram/WDATA_0
 (38 15)  (1344 367)  (1344 367)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_26_22

 (9 7)  (1357 359)  (1357 359)  routing T_26_22.sp4_v_b_4 <X> T_26_22.sp4_v_t_41
 (12 8)  (1360 360)  (1360 360)  routing T_26_22.sp4_h_l_40 <X> T_26_22.sp4_h_r_8
 (13 9)  (1361 361)  (1361 361)  routing T_26_22.sp4_h_l_40 <X> T_26_22.sp4_h_r_8
 (6 10)  (1354 362)  (1354 362)  routing T_26_22.sp4_h_l_36 <X> T_26_22.sp4_v_t_43
 (13 10)  (1361 362)  (1361 362)  routing T_26_22.sp4_h_r_8 <X> T_26_22.sp4_v_t_45
 (12 11)  (1360 363)  (1360 363)  routing T_26_22.sp4_h_r_8 <X> T_26_22.sp4_v_t_45
 (4 15)  (1352 367)  (1352 367)  routing T_26_22.sp4_v_b_4 <X> T_26_22.sp4_h_l_44


LogicTile_29_22

 (3 15)  (1513 367)  (1513 367)  routing T_29_22.sp12_h_l_22 <X> T_29_22.sp12_v_t_22


IO_Tile_0_21

 (13 3)  (4 339)  (4 339)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_b_1
 (14 3)  (3 339)  (3 339)  routing T_0_21.span4_horz_7 <X> T_0_21.span4_vert_b_1


LogicTile_4_21

 (8 10)  (188 346)  (188 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (10 10)  (190 346)  (190 346)  routing T_4_21.sp4_h_r_11 <X> T_4_21.sp4_h_l_42
 (9 12)  (189 348)  (189 348)  routing T_4_21.sp4_v_t_47 <X> T_4_21.sp4_h_r_10


LogicTile_7_21

 (21 0)  (363 336)  (363 336)  routing T_7_21.wire_logic_cluster/lc_3/out <X> T_7_21.lc_trk_g0_3
 (22 0)  (364 336)  (364 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (369 338)  (369 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 338)  (370 338)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 338)  (373 338)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 338)  (376 338)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (380 338)  (380 338)  LC_1 Logic Functioning bit
 (39 2)  (381 338)  (381 338)  LC_1 Logic Functioning bit
 (27 3)  (369 339)  (369 339)  routing T_7_21.lc_trk_g1_0 <X> T_7_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 339)  (372 339)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 339)  (374 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (376 339)  (376 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.input_2_1
 (35 3)  (377 339)  (377 339)  routing T_7_21.lc_trk_g1_2 <X> T_7_21.input_2_1
 (38 3)  (380 339)  (380 339)  LC_1 Logic Functioning bit
 (39 3)  (381 339)  (381 339)  LC_1 Logic Functioning bit
 (40 3)  (382 339)  (382 339)  LC_1 Logic Functioning bit
 (41 3)  (383 339)  (383 339)  LC_1 Logic Functioning bit
 (25 4)  (367 340)  (367 340)  routing T_7_21.wire_logic_cluster/lc_2/out <X> T_7_21.lc_trk_g1_2
 (28 4)  (370 340)  (370 340)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 340)  (372 340)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 340)  (375 340)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 340)  (376 340)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (380 340)  (380 340)  LC_2 Logic Functioning bit
 (40 4)  (382 340)  (382 340)  LC_2 Logic Functioning bit
 (41 4)  (383 340)  (383 340)  LC_2 Logic Functioning bit
 (45 4)  (387 340)  (387 340)  LC_2 Logic Functioning bit
 (50 4)  (392 340)  (392 340)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (357 341)  (357 341)  routing T_7_21.bot_op_0 <X> T_7_21.lc_trk_g1_0
 (17 5)  (359 341)  (359 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (364 341)  (364 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (368 341)  (368 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 341)  (370 341)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 341)  (372 341)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 341)  (373 341)  routing T_7_21.lc_trk_g3_2 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (38 5)  (380 341)  (380 341)  LC_2 Logic Functioning bit
 (39 5)  (381 341)  (381 341)  LC_2 Logic Functioning bit
 (40 5)  (382 341)  (382 341)  LC_2 Logic Functioning bit
 (41 5)  (383 341)  (383 341)  LC_2 Logic Functioning bit
 (51 5)  (393 341)  (393 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (356 342)  (356 342)  routing T_7_21.wire_logic_cluster/lc_4/out <X> T_7_21.lc_trk_g1_4
 (16 6)  (358 342)  (358 342)  routing T_7_21.sp12_h_l_18 <X> T_7_21.lc_trk_g1_5
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (368 342)  (368 342)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 342)  (370 342)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 342)  (375 342)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 342)  (376 342)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 342)  (378 342)  LC_3 Logic Functioning bit
 (38 6)  (380 342)  (380 342)  LC_3 Logic Functioning bit
 (46 6)  (388 342)  (388 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (390 342)  (390 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (51 6)  (393 342)  (393 342)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (52 6)  (394 342)  (394 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (359 343)  (359 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (360 343)  (360 343)  routing T_7_21.sp12_h_l_18 <X> T_7_21.lc_trk_g1_5
 (26 7)  (368 343)  (368 343)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 343)  (370 343)  routing T_7_21.lc_trk_g2_7 <X> T_7_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 343)  (372 343)  routing T_7_21.lc_trk_g2_2 <X> T_7_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (373 343)  (373 343)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (378 343)  (378 343)  LC_3 Logic Functioning bit
 (38 7)  (380 343)  (380 343)  LC_3 Logic Functioning bit
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (46 7)  (388 343)  (388 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (390 343)  (390 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (25 8)  (367 344)  (367 344)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g2_2
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 344)  (370 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 344)  (372 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 344)  (376 344)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 344)  (378 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (45 8)  (387 344)  (387 344)  LC_4 Logic Functioning bit
 (50 8)  (392 344)  (392 344)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (364 345)  (364 345)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (367 345)  (367 345)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g2_2
 (26 9)  (368 345)  (368 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 345)  (369 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 346)  (360 346)  routing T_7_21.wire_logic_cluster/lc_5/out <X> T_7_21.lc_trk_g2_5
 (21 10)  (363 346)  (363 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 10)  (364 346)  (364 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 346)  (365 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (24 10)  (366 346)  (366 346)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (25 10)  (367 346)  (367 346)  routing T_7_21.wire_logic_cluster/lc_6/out <X> T_7_21.lc_trk_g2_6
 (28 10)  (370 346)  (370 346)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 346)  (371 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 346)  (372 346)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 346)  (374 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 346)  (375 346)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 346)  (376 346)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 346)  (377 346)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.input_2_5
 (36 10)  (378 346)  (378 346)  LC_5 Logic Functioning bit
 (37 10)  (379 346)  (379 346)  LC_5 Logic Functioning bit
 (38 10)  (380 346)  (380 346)  LC_5 Logic Functioning bit
 (42 10)  (384 346)  (384 346)  LC_5 Logic Functioning bit
 (45 10)  (387 346)  (387 346)  LC_5 Logic Functioning bit
 (21 11)  (363 347)  (363 347)  routing T_7_21.sp4_h_l_34 <X> T_7_21.lc_trk_g2_7
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 347)  (368 347)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 347)  (371 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (372 347)  (372 347)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (373 347)  (373 347)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 347)  (374 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 347)  (375 347)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.input_2_5
 (36 11)  (378 347)  (378 347)  LC_5 Logic Functioning bit
 (43 11)  (385 347)  (385 347)  LC_5 Logic Functioning bit
 (48 11)  (390 347)  (390 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (363 348)  (363 348)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g3_3
 (22 12)  (364 348)  (364 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (365 348)  (365 348)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g3_3
 (24 12)  (366 348)  (366 348)  routing T_7_21.sp4_h_r_35 <X> T_7_21.lc_trk_g3_3
 (25 12)  (367 348)  (367 348)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g3_2
 (27 12)  (369 348)  (369 348)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 348)  (371 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 348)  (372 348)  routing T_7_21.lc_trk_g1_4 <X> T_7_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 348)  (374 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (377 348)  (377 348)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (36 12)  (378 348)  (378 348)  LC_6 Logic Functioning bit
 (38 12)  (380 348)  (380 348)  LC_6 Logic Functioning bit
 (42 12)  (384 348)  (384 348)  LC_6 Logic Functioning bit
 (43 12)  (385 348)  (385 348)  LC_6 Logic Functioning bit
 (45 12)  (387 348)  (387 348)  LC_6 Logic Functioning bit
 (22 13)  (364 349)  (364 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (367 349)  (367 349)  routing T_7_21.bnl_op_2 <X> T_7_21.lc_trk_g3_2
 (26 13)  (368 349)  (368 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 349)  (369 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 349)  (370 349)  routing T_7_21.lc_trk_g3_3 <X> T_7_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 349)  (371 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (373 349)  (373 349)  routing T_7_21.lc_trk_g0_3 <X> T_7_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (374 349)  (374 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (375 349)  (375 349)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (35 13)  (377 349)  (377 349)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.input_2_6
 (42 13)  (384 349)  (384 349)  LC_6 Logic Functioning bit
 (43 13)  (385 349)  (385 349)  LC_6 Logic Functioning bit
 (3 14)  (345 350)  (345 350)  routing T_7_21.sp12_h_r_1 <X> T_7_21.sp12_v_t_22
 (25 14)  (367 350)  (367 350)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6
 (3 15)  (345 351)  (345 351)  routing T_7_21.sp12_h_r_1 <X> T_7_21.sp12_v_t_22
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (365 351)  (365 351)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6
 (25 15)  (367 351)  (367 351)  routing T_7_21.sp4_v_b_38 <X> T_7_21.lc_trk_g3_6


RAM_Tile_8_21

 (3 0)  (399 336)  (399 336)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_b_0
 (3 1)  (399 337)  (399 337)  routing T_8_21.sp12_h_r_0 <X> T_8_21.sp12_v_b_0
 (3 8)  (399 344)  (399 344)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_b_1
 (3 9)  (399 345)  (399 345)  routing T_8_21.sp12_h_r_1 <X> T_8_21.sp12_v_b_1
 (12 14)  (408 350)  (408 350)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_h_l_46
 (13 15)  (409 351)  (409 351)  routing T_8_21.sp4_h_r_8 <X> T_8_21.sp4_h_l_46


LogicTile_9_21

 (25 0)  (463 336)  (463 336)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g0_2
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (461 339)  (461 339)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g0_6
 (24 3)  (462 339)  (462 339)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.sp4_h_r_6 <X> T_9_21.lc_trk_g0_6
 (14 4)  (452 340)  (452 340)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_0 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 340)  (474 340)  LC_2 Logic Functioning bit
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (45 4)  (483 340)  (483 340)  LC_2 Logic Functioning bit
 (14 5)  (452 341)  (452 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (15 5)  (453 341)  (453 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (16 5)  (454 341)  (454 341)  routing T_9_21.sp4_h_l_5 <X> T_9_21.lc_trk_g1_0
 (17 5)  (455 341)  (455 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_2 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 341)  (473 341)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.input_2_2
 (42 5)  (480 341)  (480 341)  LC_2 Logic Functioning bit
 (43 5)  (481 341)  (481 341)  LC_2 Logic Functioning bit
 (3 11)  (441 347)  (441 347)  routing T_9_21.sp12_v_b_1 <X> T_9_21.sp12_h_l_22
 (25 12)  (463 348)  (463 348)  routing T_9_21.sp12_v_t_1 <X> T_9_21.lc_trk_g3_2
 (22 13)  (460 349)  (460 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 349)  (462 349)  routing T_9_21.sp12_v_t_1 <X> T_9_21.lc_trk_g3_2
 (25 13)  (463 349)  (463 349)  routing T_9_21.sp12_v_t_1 <X> T_9_21.lc_trk_g3_2
 (11 15)  (449 351)  (449 351)  routing T_9_21.sp4_h_r_11 <X> T_9_21.sp4_h_l_46


LogicTile_10_21

 (14 0)  (506 336)  (506 336)  routing T_10_21.wire_logic_cluster/lc_0/out <X> T_10_21.lc_trk_g0_0
 (15 0)  (507 336)  (507 336)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 336)  (522 336)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 336)  (528 336)  LC_0 Logic Functioning bit
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (43 0)  (535 336)  (535 336)  LC_0 Logic Functioning bit
 (45 0)  (537 336)  (537 336)  LC_0 Logic Functioning bit
 (17 1)  (509 337)  (509 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (510 337)  (510 337)  routing T_10_21.top_op_1 <X> T_10_21.lc_trk_g0_1
 (22 1)  (514 337)  (514 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 337)  (516 337)  routing T_10_21.top_op_2 <X> T_10_21.lc_trk_g0_2
 (25 1)  (517 337)  (517 337)  routing T_10_21.top_op_2 <X> T_10_21.lc_trk_g0_2
 (27 1)  (519 337)  (519 337)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (529 337)  (529 337)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (47 1)  (539 337)  (539 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 338)  (510 338)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (22 2)  (514 338)  (514 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 338)  (516 338)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g0_7
 (18 3)  (510 339)  (510 339)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g0_5
 (21 3)  (513 339)  (513 339)  routing T_10_21.top_op_7 <X> T_10_21.lc_trk_g0_7
 (22 3)  (514 339)  (514 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 339)  (516 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (25 3)  (517 339)  (517 339)  routing T_10_21.top_op_6 <X> T_10_21.lc_trk_g0_6
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (13 4)  (505 340)  (505 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (15 4)  (507 340)  (507 340)  routing T_10_21.bot_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g1_3
 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (14 5)  (506 341)  (506 341)  routing T_10_21.top_op_0 <X> T_10_21.lc_trk_g1_0
 (15 5)  (507 341)  (507 341)  routing T_10_21.top_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (513 341)  (513 341)  routing T_10_21.top_op_3 <X> T_10_21.lc_trk_g1_3
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 341)  (516 341)  routing T_10_21.bot_op_2 <X> T_10_21.lc_trk_g1_2
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (510 342)  (510 342)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g1_5
 (27 6)  (519 342)  (519 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 342)  (526 342)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (14 7)  (506 343)  (506 343)  routing T_10_21.top_op_4 <X> T_10_21.lc_trk_g1_4
 (15 7)  (507 343)  (507 343)  routing T_10_21.top_op_4 <X> T_10_21.lc_trk_g1_4
 (17 7)  (509 343)  (509 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (510 343)  (510 343)  routing T_10_21.bnr_op_5 <X> T_10_21.lc_trk_g1_5
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 343)  (524 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 343)  (525 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.input_2_3
 (35 7)  (527 343)  (527 343)  routing T_10_21.lc_trk_g2_3 <X> T_10_21.input_2_3
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (51 7)  (543 343)  (543 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (500 344)  (500 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (10 8)  (502 344)  (502 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (21 8)  (513 344)  (513 344)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (22 8)  (514 344)  (514 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 344)  (516 344)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (42 8)  (534 344)  (534 344)  LC_4 Logic Functioning bit
 (50 8)  (542 344)  (542 344)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (513 345)  (513 345)  routing T_10_21.sp12_v_t_0 <X> T_10_21.lc_trk_g2_3
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (43 9)  (535 345)  (535 345)  LC_4 Logic Functioning bit
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (37 10)  (529 346)  (529 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (41 10)  (533 346)  (533 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g1_4 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 347)  (522 347)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g0_2 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (37 11)  (529 347)  (529 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 348)  (528 348)  LC_6 Logic Functioning bit
 (37 12)  (529 348)  (529 348)  LC_6 Logic Functioning bit
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (42 12)  (534 348)  (534 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (10 13)  (502 349)  (502 349)  routing T_10_21.sp4_h_r_5 <X> T_10_21.sp4_v_b_10
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g0_6 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g0_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (37 13)  (529 349)  (529 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (21 14)  (513 350)  (513 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (50 14)  (542 350)  (542 350)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (513 351)  (513 351)  routing T_10_21.sp4_v_t_26 <X> T_10_21.lc_trk_g3_7
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_7/in_1


LogicTile_11_21

 (14 0)  (560 336)  (560 336)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (15 0)  (561 336)  (561 336)  routing T_11_21.top_op_1 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (560 337)  (560 337)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (16 1)  (562 337)  (562 337)  routing T_11_21.sp4_v_b_8 <X> T_11_21.lc_trk_g0_0
 (17 1)  (563 337)  (563 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (564 337)  (564 337)  routing T_11_21.top_op_1 <X> T_11_21.lc_trk_g0_1
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 338)  (560 338)  routing T_11_21.wire_logic_cluster/lc_4/out <X> T_11_21.lc_trk_g0_4
 (15 2)  (561 338)  (561 338)  routing T_11_21.bot_op_5 <X> T_11_21.lc_trk_g0_5
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (3 4)  (549 340)  (549 340)  routing T_11_21.sp12_v_t_23 <X> T_11_21.sp12_h_r_0
 (21 4)  (567 340)  (567 340)  routing T_11_21.wire_logic_cluster/lc_3/out <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (572 342)  (572 342)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (581 342)  (581 342)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.input_2_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (45 6)  (591 342)  (591 342)  LC_3 Logic Functioning bit
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 343)  (574 343)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 343)  (578 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (38 7)  (584 343)  (584 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (48 7)  (594 343)  (594 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (560 344)  (560 344)  routing T_11_21.sp4_h_r_40 <X> T_11_21.lc_trk_g2_0
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 344)  (576 344)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 344)  (581 344)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.input_2_4
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (42 8)  (588 344)  (588 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (45 8)  (591 344)  (591 344)  LC_4 Logic Functioning bit
 (46 8)  (592 344)  (592 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (560 345)  (560 345)  routing T_11_21.sp4_h_r_40 <X> T_11_21.lc_trk_g2_0
 (15 9)  (561 345)  (561 345)  routing T_11_21.sp4_h_r_40 <X> T_11_21.lc_trk_g2_0
 (16 9)  (562 345)  (562 345)  routing T_11_21.sp4_h_r_40 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 345)  (578 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (21 10)  (567 346)  (567 346)  routing T_11_21.wire_logic_cluster/lc_7/out <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (5 11)  (551 347)  (551 347)  routing T_11_21.sp4_h_l_43 <X> T_11_21.sp4_v_t_43
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (12 13)  (558 349)  (558 349)  routing T_11_21.sp4_h_r_11 <X> T_11_21.sp4_v_b_11
 (14 14)  (560 350)  (560 350)  routing T_11_21.bnl_op_4 <X> T_11_21.lc_trk_g3_4
 (28 14)  (574 350)  (574 350)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 350)  (581 350)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (36 14)  (582 350)  (582 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (43 14)  (589 350)  (589 350)  LC_7 Logic Functioning bit
 (45 14)  (591 350)  (591 350)  LC_7 Logic Functioning bit
 (46 14)  (592 350)  (592 350)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (560 351)  (560 351)  routing T_11_21.bnl_op_4 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (579 351)  (579 351)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (35 15)  (581 351)  (581 351)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.input_2_7
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit
 (43 15)  (589 351)  (589 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (3 0)  (603 336)  (603 336)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (4 0)  (604 336)  (604 336)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_v_b_0
 (6 0)  (606 336)  (606 336)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_v_b_0
 (11 0)  (611 336)  (611 336)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_v_b_2
 (14 0)  (614 336)  (614 336)  routing T_12_21.wire_logic_cluster/lc_0/out <X> T_12_21.lc_trk_g0_0
 (17 0)  (617 336)  (617 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 336)  (618 336)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g0_1
 (21 0)  (621 336)  (621 336)  routing T_12_21.bnr_op_3 <X> T_12_21.lc_trk_g0_3
 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (42 0)  (642 336)  (642 336)  LC_0 Logic Functioning bit
 (45 0)  (645 336)  (645 336)  LC_0 Logic Functioning bit
 (3 1)  (603 337)  (603 337)  routing T_12_21.sp12_h_r_0 <X> T_12_21.sp12_v_b_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 337)  (621 337)  routing T_12_21.bnr_op_3 <X> T_12_21.lc_trk_g0_3
 (22 1)  (622 337)  (622 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (623 337)  (623 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (24 1)  (624 337)  (624 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (25 1)  (625 337)  (625 337)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g0_2
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 337)  (632 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (42 1)  (642 337)  (642 337)  LC_0 Logic Functioning bit
 (52 1)  (652 337)  (652 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (600 338)  (600 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (601 338)  (601 338)  routing T_12_21.glb_netwk_6 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (602 338)  (602 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 338)  (614 338)  routing T_12_21.wire_logic_cluster/lc_4/out <X> T_12_21.lc_trk_g0_4
 (19 2)  (619 338)  (619 338)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 338)  (633 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (45 2)  (645 338)  (645 338)  LC_1 Logic Functioning bit
 (47 2)  (647 338)  (647 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (617 339)  (617 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 339)  (625 339)  routing T_12_21.sp4_r_v_b_30 <X> T_12_21.lc_trk_g0_6
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 339)  (627 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g3_7 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 339)  (632 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (42 3)  (642 339)  (642 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (2 4)  (602 340)  (602 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 4)  (609 340)  (609 340)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_h_r_4
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 340)  (624 340)  routing T_12_21.top_op_3 <X> T_12_21.lc_trk_g1_3
 (9 5)  (609 341)  (609 341)  routing T_12_21.sp4_v_t_41 <X> T_12_21.sp4_v_b_4
 (21 5)  (621 341)  (621 341)  routing T_12_21.top_op_3 <X> T_12_21.lc_trk_g1_3
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.wire_logic_cluster/lc_5/out <X> T_12_21.lc_trk_g1_5
 (11 7)  (611 343)  (611 343)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_h_l_40
 (13 7)  (613 343)  (613 343)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_h_l_40
 (12 8)  (612 344)  (612 344)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_h_r_8
 (25 8)  (625 344)  (625 344)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g2_2
 (27 8)  (627 344)  (627 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 344)  (628 344)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 344)  (629 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 344)  (631 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 344)  (632 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 344)  (633 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 344)  (634 344)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 344)  (635 344)  routing T_12_21.lc_trk_g0_4 <X> T_12_21.input_2_4
 (36 8)  (636 344)  (636 344)  LC_4 Logic Functioning bit
 (38 8)  (638 344)  (638 344)  LC_4 Logic Functioning bit
 (42 8)  (642 344)  (642 344)  LC_4 Logic Functioning bit
 (43 8)  (643 344)  (643 344)  LC_4 Logic Functioning bit
 (45 8)  (645 344)  (645 344)  LC_4 Logic Functioning bit
 (46 8)  (646 344)  (646 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 345)  (623 345)  routing T_12_21.sp4_v_b_26 <X> T_12_21.lc_trk_g2_2
 (26 9)  (626 345)  (626 345)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 345)  (627 345)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 345)  (629 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 345)  (630 345)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 345)  (632 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 345)  (642 345)  LC_4 Logic Functioning bit
 (43 9)  (643 345)  (643 345)  LC_4 Logic Functioning bit
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g2_7
 (24 10)  (624 346)  (624 346)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g2_7
 (25 10)  (625 346)  (625 346)  routing T_12_21.wire_logic_cluster/lc_6/out <X> T_12_21.lc_trk_g2_6
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (45 10)  (645 346)  (645 346)  LC_5 Logic Functioning bit
 (21 11)  (621 347)  (621 347)  routing T_12_21.sp4_h_r_31 <X> T_12_21.lc_trk_g2_7
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (633 347)  (633 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (34 11)  (634 347)  (634 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (35 11)  (635 347)  (635 347)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (12 12)  (612 348)  (612 348)  routing T_12_21.sp4_v_b_11 <X> T_12_21.sp4_h_r_11
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 348)  (628 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 348)  (631 348)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 348)  (635 348)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_6
 (36 12)  (636 348)  (636 348)  LC_6 Logic Functioning bit
 (38 12)  (638 348)  (638 348)  LC_6 Logic Functioning bit
 (42 12)  (642 348)  (642 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (45 12)  (645 348)  (645 348)  LC_6 Logic Functioning bit
 (47 12)  (647 348)  (647 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (5 13)  (605 349)  (605 349)  routing T_12_21.sp4_h_r_9 <X> T_12_21.sp4_v_b_9
 (11 13)  (611 349)  (611 349)  routing T_12_21.sp4_v_b_11 <X> T_12_21.sp4_h_r_11
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.sp4_r_v_b_42 <X> T_12_21.lc_trk_g3_2
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 349)  (632 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 349)  (633 349)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_6
 (35 13)  (635 349)  (635 349)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.input_2_6
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (14 14)  (614 350)  (614 350)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (22 14)  (622 350)  (622 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (614 351)  (614 351)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (16 15)  (616 351)  (616 351)  routing T_12_21.sp4_v_b_36 <X> T_12_21.lc_trk_g3_4
 (17 15)  (617 351)  (617 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (621 351)  (621 351)  routing T_12_21.sp4_r_v_b_47 <X> T_12_21.lc_trk_g3_7


LogicTile_13_21

 (11 0)  (665 336)  (665 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2
 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2
 (16 0)  (670 336)  (670 336)  routing T_13_21.sp12_h_r_9 <X> T_13_21.lc_trk_g0_1
 (17 0)  (671 336)  (671 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (0 2)  (654 338)  (654 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (655 338)  (655 338)  routing T_13_21.glb_netwk_6 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (656 338)  (656 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 338)  (668 338)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g0_4
 (21 2)  (675 338)  (675 338)  routing T_13_21.wire_logic_cluster/lc_7/out <X> T_13_21.lc_trk_g0_7
 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 338)  (679 338)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g0_6
 (27 2)  (681 338)  (681 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 338)  (682 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 338)  (683 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 338)  (684 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 338)  (685 338)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 338)  (686 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 338)  (690 338)  LC_1 Logic Functioning bit
 (37 2)  (691 338)  (691 338)  LC_1 Logic Functioning bit
 (38 2)  (692 338)  (692 338)  LC_1 Logic Functioning bit
 (39 2)  (693 338)  (693 338)  LC_1 Logic Functioning bit
 (40 2)  (694 338)  (694 338)  LC_1 Logic Functioning bit
 (42 2)  (696 338)  (696 338)  LC_1 Logic Functioning bit
 (14 3)  (668 339)  (668 339)  routing T_13_21.bnr_op_4 <X> T_13_21.lc_trk_g0_4
 (17 3)  (671 339)  (671 339)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (676 339)  (676 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (679 339)  (679 339)  routing T_13_21.bnr_op_6 <X> T_13_21.lc_trk_g0_6
 (30 3)  (684 339)  (684 339)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 339)  (685 339)  routing T_13_21.lc_trk_g0_6 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 339)  (690 339)  LC_1 Logic Functioning bit
 (37 3)  (691 339)  (691 339)  LC_1 Logic Functioning bit
 (38 3)  (692 339)  (692 339)  LC_1 Logic Functioning bit
 (39 3)  (693 339)  (693 339)  LC_1 Logic Functioning bit
 (40 3)  (694 339)  (694 339)  LC_1 Logic Functioning bit
 (42 3)  (696 339)  (696 339)  LC_1 Logic Functioning bit
 (47 3)  (701 339)  (701 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (669 340)  (669 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (16 4)  (670 340)  (670 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (17 4)  (671 340)  (671 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (672 340)  (672 340)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (22 4)  (676 340)  (676 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 340)  (678 340)  routing T_13_21.bot_op_3 <X> T_13_21.lc_trk_g1_3
 (4 5)  (658 341)  (658 341)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_r_3
 (18 5)  (672 341)  (672 341)  routing T_13_21.sp4_h_l_4 <X> T_13_21.lc_trk_g1_1
 (11 6)  (665 342)  (665 342)  routing T_13_21.sp4_h_l_37 <X> T_13_21.sp4_v_t_40
 (19 7)  (673 343)  (673 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (8 8)  (662 344)  (662 344)  routing T_13_21.sp4_h_l_46 <X> T_13_21.sp4_h_r_7
 (10 8)  (664 344)  (664 344)  routing T_13_21.sp4_h_l_46 <X> T_13_21.sp4_h_r_7
 (29 8)  (683 344)  (683 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 344)  (685 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 344)  (686 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 344)  (687 344)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 344)  (689 344)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_4
 (36 8)  (690 344)  (690 344)  LC_4 Logic Functioning bit
 (37 8)  (691 344)  (691 344)  LC_4 Logic Functioning bit
 (43 8)  (697 344)  (697 344)  LC_4 Logic Functioning bit
 (45 8)  (699 344)  (699 344)  LC_4 Logic Functioning bit
 (51 8)  (705 344)  (705 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (663 345)  (663 345)  routing T_13_21.sp4_v_t_42 <X> T_13_21.sp4_v_b_7
 (26 9)  (680 345)  (680 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 345)  (681 345)  routing T_13_21.lc_trk_g1_3 <X> T_13_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 345)  (683 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 345)  (685 345)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 345)  (686 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (687 345)  (687 345)  routing T_13_21.lc_trk_g2_4 <X> T_13_21.input_2_4
 (36 9)  (690 345)  (690 345)  LC_4 Logic Functioning bit
 (37 9)  (691 345)  (691 345)  LC_4 Logic Functioning bit
 (38 9)  (692 345)  (692 345)  LC_4 Logic Functioning bit
 (42 9)  (696 345)  (696 345)  LC_4 Logic Functioning bit
 (43 9)  (697 345)  (697 345)  LC_4 Logic Functioning bit
 (14 10)  (668 346)  (668 346)  routing T_13_21.wire_logic_cluster/lc_4/out <X> T_13_21.lc_trk_g2_4
 (15 10)  (669 346)  (669 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (16 10)  (670 346)  (670 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (17 10)  (671 346)  (671 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 346)  (672 346)  routing T_13_21.sp4_h_l_24 <X> T_13_21.lc_trk_g2_5
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (17 11)  (671 347)  (671 347)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (19 11)  (673 347)  (673 347)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_r_v_b_39 <X> T_13_21.lc_trk_g2_7
 (9 12)  (663 348)  (663 348)  routing T_13_21.sp4_v_t_47 <X> T_13_21.sp4_h_r_10
 (12 14)  (666 350)  (666 350)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_h_l_46
 (22 14)  (676 350)  (676 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (677 350)  (677 350)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g3_7
 (24 14)  (678 350)  (678 350)  routing T_13_21.sp4_v_b_47 <X> T_13_21.lc_trk_g3_7
 (26 14)  (680 350)  (680 350)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 350)  (683 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 350)  (684 350)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 350)  (686 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 350)  (688 350)  routing T_13_21.lc_trk_g1_1 <X> T_13_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 350)  (689 350)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_7
 (36 14)  (690 350)  (690 350)  LC_7 Logic Functioning bit
 (38 14)  (692 350)  (692 350)  LC_7 Logic Functioning bit
 (42 14)  (696 350)  (696 350)  LC_7 Logic Functioning bit
 (43 14)  (697 350)  (697 350)  LC_7 Logic Functioning bit
 (45 14)  (699 350)  (699 350)  LC_7 Logic Functioning bit
 (28 15)  (682 351)  (682 351)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 351)  (683 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 351)  (686 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 351)  (689 351)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_7
 (42 15)  (696 351)  (696 351)  LC_7 Logic Functioning bit
 (43 15)  (697 351)  (697 351)  LC_7 Logic Functioning bit
 (51 15)  (705 351)  (705 351)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_21

 (27 0)  (735 336)  (735 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 336)  (736 336)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 336)  (737 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 336)  (740 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 336)  (744 336)  LC_0 Logic Functioning bit
 (39 0)  (747 336)  (747 336)  LC_0 Logic Functioning bit
 (41 0)  (749 336)  (749 336)  LC_0 Logic Functioning bit
 (42 0)  (750 336)  (750 336)  LC_0 Logic Functioning bit
 (44 0)  (752 336)  (752 336)  LC_0 Logic Functioning bit
 (45 0)  (753 336)  (753 336)  LC_0 Logic Functioning bit
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.top_op_2 <X> T_14_21.lc_trk_g0_2
 (25 1)  (733 337)  (733 337)  routing T_14_21.top_op_2 <X> T_14_21.lc_trk_g0_2
 (36 1)  (744 337)  (744 337)  LC_0 Logic Functioning bit
 (39 1)  (747 337)  (747 337)  LC_0 Logic Functioning bit
 (41 1)  (749 337)  (749 337)  LC_0 Logic Functioning bit
 (42 1)  (750 337)  (750 337)  LC_0 Logic Functioning bit
 (50 1)  (758 337)  (758 337)  Carry_In_Mux bit 

 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 338)  (714 338)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_v_t_37
 (27 2)  (735 338)  (735 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 338)  (736 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 338)  (737 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 338)  (740 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 338)  (744 338)  LC_1 Logic Functioning bit
 (39 2)  (747 338)  (747 338)  LC_1 Logic Functioning bit
 (41 2)  (749 338)  (749 338)  LC_1 Logic Functioning bit
 (42 2)  (750 338)  (750 338)  LC_1 Logic Functioning bit
 (44 2)  (752 338)  (752 338)  LC_1 Logic Functioning bit
 (45 2)  (753 338)  (753 338)  LC_1 Logic Functioning bit
 (36 3)  (744 339)  (744 339)  LC_1 Logic Functioning bit
 (39 3)  (747 339)  (747 339)  LC_1 Logic Functioning bit
 (41 3)  (749 339)  (749 339)  LC_1 Logic Functioning bit
 (42 3)  (750 339)  (750 339)  LC_1 Logic Functioning bit
 (1 4)  (709 340)  (709 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 340)  (711 340)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_r_0
 (13 4)  (721 340)  (721 340)  routing T_14_21.sp4_v_t_40 <X> T_14_21.sp4_v_b_5
 (21 4)  (729 340)  (729 340)  routing T_14_21.wire_logic_cluster/lc_3/out <X> T_14_21.lc_trk_g1_3
 (22 4)  (730 340)  (730 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 340)  (733 340)  routing T_14_21.wire_logic_cluster/lc_2/out <X> T_14_21.lc_trk_g1_2
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (39 4)  (747 340)  (747 340)  LC_2 Logic Functioning bit
 (41 4)  (749 340)  (749 340)  LC_2 Logic Functioning bit
 (42 4)  (750 340)  (750 340)  LC_2 Logic Functioning bit
 (44 4)  (752 340)  (752 340)  LC_2 Logic Functioning bit
 (45 4)  (753 340)  (753 340)  LC_2 Logic Functioning bit
 (1 5)  (709 341)  (709 341)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_7/cen
 (3 5)  (711 341)  (711 341)  routing T_14_21.sp12_v_b_0 <X> T_14_21.sp12_h_r_0
 (4 5)  (712 341)  (712 341)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_3
 (6 5)  (714 341)  (714 341)  routing T_14_21.sp4_h_l_42 <X> T_14_21.sp4_h_r_3
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 341)  (738 341)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (39 5)  (747 341)  (747 341)  LC_2 Logic Functioning bit
 (41 5)  (749 341)  (749 341)  LC_2 Logic Functioning bit
 (42 5)  (750 341)  (750 341)  LC_2 Logic Functioning bit
 (12 6)  (720 342)  (720 342)  routing T_14_21.sp4_v_t_40 <X> T_14_21.sp4_h_l_40
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g1_5
 (21 6)  (729 342)  (729 342)  routing T_14_21.wire_logic_cluster/lc_7/out <X> T_14_21.lc_trk_g1_7
 (22 6)  (730 342)  (730 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 342)  (733 342)  routing T_14_21.wire_logic_cluster/lc_6/out <X> T_14_21.lc_trk_g1_6
 (27 6)  (735 342)  (735 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 342)  (744 342)  LC_3 Logic Functioning bit
 (39 6)  (747 342)  (747 342)  LC_3 Logic Functioning bit
 (41 6)  (749 342)  (749 342)  LC_3 Logic Functioning bit
 (42 6)  (750 342)  (750 342)  LC_3 Logic Functioning bit
 (44 6)  (752 342)  (752 342)  LC_3 Logic Functioning bit
 (45 6)  (753 342)  (753 342)  LC_3 Logic Functioning bit
 (11 7)  (719 343)  (719 343)  routing T_14_21.sp4_v_t_40 <X> T_14_21.sp4_h_l_40
 (22 7)  (730 343)  (730 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 343)  (738 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (744 343)  (744 343)  LC_3 Logic Functioning bit
 (39 7)  (747 343)  (747 343)  LC_3 Logic Functioning bit
 (41 7)  (749 343)  (749 343)  LC_3 Logic Functioning bit
 (42 7)  (750 343)  (750 343)  LC_3 Logic Functioning bit
 (5 8)  (713 344)  (713 344)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (27 8)  (735 344)  (735 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 344)  (736 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 344)  (737 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 344)  (738 344)  routing T_14_21.lc_trk_g3_4 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 344)  (744 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (41 8)  (749 344)  (749 344)  LC_4 Logic Functioning bit
 (42 8)  (750 344)  (750 344)  LC_4 Logic Functioning bit
 (44 8)  (752 344)  (752 344)  LC_4 Logic Functioning bit
 (45 8)  (753 344)  (753 344)  LC_4 Logic Functioning bit
 (6 9)  (714 345)  (714 345)  routing T_14_21.sp4_v_b_6 <X> T_14_21.sp4_h_r_6
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (39 9)  (747 345)  (747 345)  LC_4 Logic Functioning bit
 (41 9)  (749 345)  (749 345)  LC_4 Logic Functioning bit
 (42 9)  (750 345)  (750 345)  LC_4 Logic Functioning bit
 (27 10)  (735 346)  (735 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 346)  (744 346)  LC_5 Logic Functioning bit
 (39 10)  (747 346)  (747 346)  LC_5 Logic Functioning bit
 (41 10)  (749 346)  (749 346)  LC_5 Logic Functioning bit
 (42 10)  (750 346)  (750 346)  LC_5 Logic Functioning bit
 (44 10)  (752 346)  (752 346)  LC_5 Logic Functioning bit
 (45 10)  (753 346)  (753 346)  LC_5 Logic Functioning bit
 (36 11)  (744 347)  (744 347)  LC_5 Logic Functioning bit
 (39 11)  (747 347)  (747 347)  LC_5 Logic Functioning bit
 (41 11)  (749 347)  (749 347)  LC_5 Logic Functioning bit
 (42 11)  (750 347)  (750 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 348)  (726 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (27 12)  (735 348)  (735 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 348)  (737 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 348)  (738 348)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (42 12)  (750 348)  (750 348)  LC_6 Logic Functioning bit
 (44 12)  (752 348)  (752 348)  LC_6 Logic Functioning bit
 (45 12)  (753 348)  (753 348)  LC_6 Logic Functioning bit
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (738 349)  (738 349)  routing T_14_21.lc_trk_g1_6 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (41 13)  (749 349)  (749 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (0 14)  (708 350)  (708 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 350)  (722 350)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g3_4
 (15 14)  (723 350)  (723 350)  routing T_14_21.sp4_h_r_45 <X> T_14_21.lc_trk_g3_5
 (16 14)  (724 350)  (724 350)  routing T_14_21.sp4_h_r_45 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.sp4_h_r_45 <X> T_14_21.lc_trk_g3_5
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (39 14)  (747 350)  (747 350)  LC_7 Logic Functioning bit
 (41 14)  (749 350)  (749 350)  LC_7 Logic Functioning bit
 (42 14)  (750 350)  (750 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (0 15)  (708 351)  (708 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (9 15)  (717 351)  (717 351)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_v_t_47
 (10 15)  (718 351)  (718 351)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_v_t_47
 (17 15)  (725 351)  (725 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 351)  (726 351)  routing T_14_21.sp4_h_r_45 <X> T_14_21.lc_trk_g3_5
 (30 15)  (738 351)  (738 351)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 351)  (744 351)  LC_7 Logic Functioning bit
 (39 15)  (747 351)  (747 351)  LC_7 Logic Functioning bit
 (41 15)  (749 351)  (749 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (22 0)  (784 336)  (784 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (785 336)  (785 336)  routing T_15_21.sp12_h_r_11 <X> T_15_21.lc_trk_g0_3
 (26 0)  (788 336)  (788 336)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 336)  (795 336)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 336)  (797 336)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (42 0)  (804 336)  (804 336)  LC_0 Logic Functioning bit
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g0_2
 (25 1)  (787 337)  (787 337)  routing T_15_21.top_op_2 <X> T_15_21.lc_trk_g0_2
 (27 1)  (789 337)  (789 337)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 337)  (795 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.input_2_0
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (48 1)  (810 337)  (810 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 338)  (777 338)  routing T_15_21.sp4_h_r_21 <X> T_15_21.lc_trk_g0_5
 (16 2)  (778 338)  (778 338)  routing T_15_21.sp4_h_r_21 <X> T_15_21.lc_trk_g0_5
 (17 2)  (779 338)  (779 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (780 338)  (780 338)  routing T_15_21.sp4_h_r_21 <X> T_15_21.lc_trk_g0_5
 (25 2)  (787 338)  (787 338)  routing T_15_21.wire_logic_cluster/lc_6/out <X> T_15_21.lc_trk_g0_6
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 338)  (793 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 338)  (795 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (45 2)  (807 338)  (807 338)  LC_1 Logic Functioning bit
 (18 3)  (780 339)  (780 339)  routing T_15_21.sp4_h_r_21 <X> T_15_21.lc_trk_g0_5
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (790 339)  (790 339)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 339)  (791 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 339)  (794 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (797 339)  (797 339)  routing T_15_21.lc_trk_g0_3 <X> T_15_21.input_2_1
 (36 3)  (798 339)  (798 339)  LC_1 Logic Functioning bit
 (37 3)  (799 339)  (799 339)  LC_1 Logic Functioning bit
 (38 3)  (800 339)  (800 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (52 3)  (814 339)  (814 339)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_3
 (8 4)  (770 340)  (770 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (9 4)  (771 340)  (771 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (10 4)  (772 340)  (772 340)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_4
 (14 4)  (776 340)  (776 340)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (21 4)  (783 340)  (783 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (22 4)  (784 340)  (784 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (785 340)  (785 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (24 4)  (786 340)  (786 340)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (25 4)  (787 340)  (787 340)  routing T_15_21.wire_logic_cluster/lc_2/out <X> T_15_21.lc_trk_g1_2
 (26 4)  (788 340)  (788 340)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 340)  (789 340)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 340)  (795 340)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 340)  (797 340)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_2
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (41 4)  (803 340)  (803 340)  LC_2 Logic Functioning bit
 (43 4)  (805 340)  (805 340)  LC_2 Logic Functioning bit
 (45 4)  (807 340)  (807 340)  LC_2 Logic Functioning bit
 (47 4)  (809 340)  (809 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (810 340)  (810 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (776 341)  (776 341)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (15 5)  (777 341)  (777 341)  routing T_15_21.sp12_h_r_0 <X> T_15_21.lc_trk_g1_0
 (17 5)  (779 341)  (779 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (783 341)  (783 341)  routing T_15_21.sp4_h_r_19 <X> T_15_21.lc_trk_g1_3
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (788 341)  (788 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 341)  (789 341)  routing T_15_21.lc_trk_g1_7 <X> T_15_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 341)  (791 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 341)  (792 341)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 341)  (795 341)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.input_2_2
 (37 5)  (799 341)  (799 341)  LC_2 Logic Functioning bit
 (41 5)  (803 341)  (803 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (15 6)  (777 342)  (777 342)  routing T_15_21.sp12_h_r_5 <X> T_15_21.lc_trk_g1_5
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (780 342)  (780 342)  routing T_15_21.sp12_h_r_5 <X> T_15_21.lc_trk_g1_5
 (21 6)  (783 342)  (783 342)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (22 6)  (784 342)  (784 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 342)  (785 342)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp12_h_r_5 <X> T_15_21.lc_trk_g1_5
 (21 7)  (783 343)  (783 343)  routing T_15_21.sp4_v_b_15 <X> T_15_21.lc_trk_g1_7
 (15 8)  (777 344)  (777 344)  routing T_15_21.sp4_h_r_41 <X> T_15_21.lc_trk_g2_1
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_h_r_41 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 344)  (780 344)  routing T_15_21.sp4_h_r_41 <X> T_15_21.lc_trk_g2_1
 (22 8)  (784 344)  (784 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (787 344)  (787 344)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g2_2
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 344)  (796 344)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (43 8)  (805 344)  (805 344)  LC_4 Logic Functioning bit
 (45 8)  (807 344)  (807 344)  LC_4 Logic Functioning bit
 (47 8)  (809 344)  (809 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (4 9)  (766 345)  (766 345)  routing T_15_21.sp4_h_l_47 <X> T_15_21.sp4_h_r_6
 (5 9)  (767 345)  (767 345)  routing T_15_21.sp4_h_r_6 <X> T_15_21.sp4_v_b_6
 (6 9)  (768 345)  (768 345)  routing T_15_21.sp4_h_l_47 <X> T_15_21.sp4_h_r_6
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_h_r_41 <X> T_15_21.lc_trk_g2_1
 (22 9)  (784 345)  (784 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 345)  (785 345)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g2_2
 (25 9)  (787 345)  (787 345)  routing T_15_21.sp4_v_t_23 <X> T_15_21.lc_trk_g2_2
 (26 9)  (788 345)  (788 345)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 345)  (790 345)  routing T_15_21.lc_trk_g2_2 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 345)  (791 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_4
 (35 9)  (797 345)  (797 345)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.input_2_4
 (36 9)  (798 345)  (798 345)  LC_4 Logic Functioning bit
 (37 9)  (799 345)  (799 345)  LC_4 Logic Functioning bit
 (38 9)  (800 345)  (800 345)  LC_4 Logic Functioning bit
 (39 9)  (801 345)  (801 345)  LC_4 Logic Functioning bit
 (12 10)  (774 346)  (774 346)  routing T_15_21.sp4_v_t_39 <X> T_15_21.sp4_h_l_45
 (14 10)  (776 346)  (776 346)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g2_4
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 346)  (785 346)  routing T_15_21.sp4_v_b_47 <X> T_15_21.lc_trk_g2_7
 (24 10)  (786 346)  (786 346)  routing T_15_21.sp4_v_b_47 <X> T_15_21.lc_trk_g2_7
 (25 10)  (787 346)  (787 346)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (11 11)  (773 347)  (773 347)  routing T_15_21.sp4_v_t_39 <X> T_15_21.sp4_h_l_45
 (13 11)  (775 347)  (775 347)  routing T_15_21.sp4_v_t_39 <X> T_15_21.sp4_h_l_45
 (14 11)  (776 347)  (776 347)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g2_4
 (17 11)  (779 347)  (779 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (784 347)  (784 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 347)  (785 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (24 11)  (786 347)  (786 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (25 11)  (787 347)  (787 347)  routing T_15_21.sp4_h_r_46 <X> T_15_21.lc_trk_g2_6
 (8 12)  (770 348)  (770 348)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_10
 (9 12)  (771 348)  (771 348)  routing T_15_21.sp4_v_b_10 <X> T_15_21.sp4_h_r_10
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 348)  (780 348)  routing T_15_21.wire_logic_cluster/lc_1/out <X> T_15_21.lc_trk_g3_1
 (25 12)  (787 348)  (787 348)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g3_2
 (26 12)  (788 348)  (788 348)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 348)  (795 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 348)  (796 348)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_6
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (42 12)  (804 348)  (804 348)  LC_6 Logic Functioning bit
 (43 12)  (805 348)  (805 348)  LC_6 Logic Functioning bit
 (45 12)  (807 348)  (807 348)  LC_6 Logic Functioning bit
 (22 13)  (784 349)  (784 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (785 349)  (785 349)  routing T_15_21.sp4_v_b_26 <X> T_15_21.lc_trk_g3_2
 (27 13)  (789 349)  (789 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 349)  (790 349)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 349)  (791 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 349)  (793 349)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 349)  (797 349)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.input_2_6
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (12 14)  (774 350)  (774 350)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_46
 (15 14)  (777 350)  (777 350)  routing T_15_21.sp4_h_r_45 <X> T_15_21.lc_trk_g3_5
 (16 14)  (778 350)  (778 350)  routing T_15_21.sp4_h_r_45 <X> T_15_21.lc_trk_g3_5
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.sp4_h_r_45 <X> T_15_21.lc_trk_g3_5
 (21 14)  (783 350)  (783 350)  routing T_15_21.wire_logic_cluster/lc_7/out <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 350)  (790 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (797 350)  (797 350)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.input_2_7
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (45 14)  (807 350)  (807 350)  LC_7 Logic Functioning bit
 (13 15)  (775 351)  (775 351)  routing T_15_21.sp4_h_r_8 <X> T_15_21.sp4_h_l_46
 (18 15)  (780 351)  (780 351)  routing T_15_21.sp4_h_r_45 <X> T_15_21.lc_trk_g3_5
 (26 15)  (788 351)  (788 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 351)  (789 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 351)  (790 351)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 351)  (791 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 351)  (793 351)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 351)  (794 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 351)  (795 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.input_2_7
 (35 15)  (797 351)  (797 351)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.input_2_7
 (36 15)  (798 351)  (798 351)  LC_7 Logic Functioning bit
 (37 15)  (799 351)  (799 351)  LC_7 Logic Functioning bit
 (38 15)  (800 351)  (800 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (8 0)  (824 336)  (824 336)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_1
 (9 0)  (825 336)  (825 336)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_1
 (10 0)  (826 336)  (826 336)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_r_1
 (16 0)  (832 336)  (832 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (833 336)  (833 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (834 336)  (834 336)  routing T_16_21.sp4_v_b_1 <X> T_16_21.lc_trk_g0_1
 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 336)  (840 336)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g0_3
 (21 1)  (837 337)  (837 337)  routing T_16_21.top_op_3 <X> T_16_21.lc_trk_g0_3
 (22 1)  (838 337)  (838 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 337)  (839 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (24 1)  (840 337)  (840 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (25 1)  (841 337)  (841 337)  routing T_16_21.sp4_h_r_2 <X> T_16_21.lc_trk_g0_2
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 338)  (828 338)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_h_l_39
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_v_b_4 <X> T_16_21.lc_trk_g0_4
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 338)  (839 338)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g0_7
 (25 2)  (841 338)  (841 338)  routing T_16_21.wire_logic_cluster/lc_6/out <X> T_16_21.lc_trk_g0_6
 (13 3)  (829 339)  (829 339)  routing T_16_21.sp4_h_r_11 <X> T_16_21.sp4_h_l_39
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_v_b_4 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 3)  (837 339)  (837 339)  routing T_16_21.sp4_h_r_7 <X> T_16_21.lc_trk_g0_7
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (8 4)  (824 340)  (824 340)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_h_r_4
 (10 4)  (826 340)  (826 340)  routing T_16_21.sp4_h_l_45 <X> T_16_21.sp4_h_r_4
 (21 4)  (837 340)  (837 340)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (839 340)  (839 340)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 340)  (846 340)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (42 4)  (858 340)  (858 340)  LC_2 Logic Functioning bit
 (43 4)  (859 340)  (859 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (21 5)  (837 341)  (837 341)  routing T_16_21.sp4_v_b_11 <X> T_16_21.lc_trk_g1_3
 (28 5)  (844 341)  (844 341)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 341)  (848 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 341)  (849 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_2
 (35 5)  (851 341)  (851 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.input_2_2
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (47 5)  (863 341)  (863 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g1_5
 (25 6)  (841 342)  (841 342)  routing T_16_21.sp4_v_b_6 <X> T_16_21.lc_trk_g1_6
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 342)  (850 342)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 342)  (851 342)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (41 6)  (857 342)  (857 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (839 343)  (839 343)  routing T_16_21.sp4_v_b_6 <X> T_16_21.lc_trk_g1_6
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g3_3 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 343)  (849 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.input_2_3
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (39 7)  (855 343)  (855 343)  LC_3 Logic Functioning bit
 (46 7)  (862 343)  (862 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (6 8)  (822 344)  (822 344)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_v_b_6
 (9 8)  (825 344)  (825 344)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_h_r_7
 (10 8)  (826 344)  (826 344)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_h_r_7
 (25 8)  (841 344)  (841 344)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g2_2
 (5 9)  (821 345)  (821 345)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_v_b_6
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (17 10)  (833 346)  (833 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (837 346)  (837 346)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g2_7
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (839 346)  (839 346)  routing T_16_21.sp4_v_t_18 <X> T_16_21.lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 346)  (844 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (43 10)  (859 346)  (859 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (47 10)  (863 346)  (863 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (9 11)  (825 347)  (825 347)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_42
 (10 11)  (826 347)  (826 347)  routing T_16_21.sp4_v_b_11 <X> T_16_21.sp4_v_t_42
 (14 11)  (830 347)  (830 347)  routing T_16_21.sp4_r_v_b_36 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 347)  (838 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 347)  (839 347)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g2_6
 (24 11)  (840 347)  (840 347)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g2_6
 (25 11)  (841 347)  (841 347)  routing T_16_21.sp4_h_r_30 <X> T_16_21.lc_trk_g2_6
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 347)  (843 347)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 347)  (849 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (34 11)  (850 347)  (850 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.input_2_5
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (21 12)  (837 348)  (837 348)  routing T_16_21.wire_logic_cluster/lc_3/out <X> T_16_21.lc_trk_g3_3
 (22 12)  (838 348)  (838 348)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (841 348)  (841 348)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (26 12)  (842 348)  (842 348)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 348)  (843 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 348)  (845 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 348)  (846 348)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 348)  (848 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (851 348)  (851 348)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_6
 (36 12)  (852 348)  (852 348)  LC_6 Logic Functioning bit
 (38 12)  (854 348)  (854 348)  LC_6 Logic Functioning bit
 (42 12)  (858 348)  (858 348)  LC_6 Logic Functioning bit
 (43 12)  (859 348)  (859 348)  LC_6 Logic Functioning bit
 (45 12)  (861 348)  (861 348)  LC_6 Logic Functioning bit
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (10 13)  (826 349)  (826 349)  routing T_16_21.sp4_h_l_41 <X> T_16_21.sp4_v_b_10
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 349)  (839 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (24 13)  (840 349)  (840 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (26 13)  (842 349)  (842 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 349)  (844 349)  routing T_16_21.lc_trk_g2_6 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 349)  (845 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 349)  (846 349)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 349)  (847 349)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 349)  (848 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 349)  (851 349)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.input_2_6
 (42 13)  (858 349)  (858 349)  LC_6 Logic Functioning bit
 (43 13)  (859 349)  (859 349)  LC_6 Logic Functioning bit
 (48 13)  (864 349)  (864 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (867 349)  (867 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (821 350)  (821 350)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (25 14)  (841 350)  (841 350)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 350)  (850 350)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (41 14)  (857 350)  (857 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (4 15)  (820 351)  (820 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (6 15)  (822 351)  (822 351)  routing T_16_21.sp4_v_t_38 <X> T_16_21.sp4_h_l_44
 (14 15)  (830 351)  (830 351)  routing T_16_21.sp12_v_b_20 <X> T_16_21.lc_trk_g3_4
 (16 15)  (832 351)  (832 351)  routing T_16_21.sp12_v_b_20 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 351)  (839 351)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (24 15)  (840 351)  (840 351)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (26 15)  (842 351)  (842 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 351)  (844 351)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 351)  (846 351)  routing T_16_21.lc_trk_g0_2 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 351)  (852 351)  LC_7 Logic Functioning bit
 (38 15)  (854 351)  (854 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (9 0)  (883 336)  (883 336)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_h_r_1
 (10 0)  (884 336)  (884 336)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_h_r_1
 (17 0)  (891 336)  (891 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (895 336)  (895 336)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g0_3
 (22 0)  (896 336)  (896 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 336)  (898 336)  routing T_17_21.lft_op_3 <X> T_17_21.lc_trk_g0_3
 (25 0)  (899 336)  (899 336)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (4 1)  (878 337)  (878 337)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_h_r_0
 (8 1)  (882 337)  (882 337)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_b_1
 (9 1)  (883 337)  (883 337)  routing T_17_21.sp4_h_l_36 <X> T_17_21.sp4_v_b_1
 (18 1)  (892 337)  (892 337)  routing T_17_21.sp4_r_v_b_34 <X> T_17_21.lc_trk_g0_1
 (22 1)  (896 337)  (896 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 337)  (897 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (24 1)  (898 337)  (898 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (25 1)  (899 337)  (899 337)  routing T_17_21.sp4_h_l_7 <X> T_17_21.lc_trk_g0_2
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 338)  (896 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (897 338)  (897 338)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g0_7
 (24 2)  (898 338)  (898 338)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g0_7
 (28 2)  (902 338)  (902 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g2_4 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (42 2)  (916 338)  (916 338)  LC_1 Logic Functioning bit
 (43 2)  (917 338)  (917 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (48 2)  (922 338)  (922 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (889 339)  (889 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (16 3)  (890 339)  (890 339)  routing T_17_21.sp4_v_t_9 <X> T_17_21.lc_trk_g0_4
 (17 3)  (891 339)  (891 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (895 339)  (895 339)  routing T_17_21.sp4_h_r_7 <X> T_17_21.lc_trk_g0_7
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 339)  (899 339)  routing T_17_21.sp4_r_v_b_30 <X> T_17_21.lc_trk_g0_6
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g0_2 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 339)  (906 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 339)  (907 339)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.input_2_1
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (6 4)  (880 340)  (880 340)  routing T_17_21.sp4_h_r_10 <X> T_17_21.sp4_v_b_3
 (21 4)  (895 340)  (895 340)  routing T_17_21.sp4_h_r_11 <X> T_17_21.lc_trk_g1_3
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp4_h_r_11 <X> T_17_21.lc_trk_g1_3
 (24 4)  (898 340)  (898 340)  routing T_17_21.sp4_h_r_11 <X> T_17_21.lc_trk_g1_3
 (25 4)  (899 340)  (899 340)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (4 5)  (878 341)  (878 341)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_3
 (6 5)  (880 341)  (880 341)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_h_r_3
 (8 5)  (882 341)  (882 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (9 5)  (883 341)  (883 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (10 5)  (884 341)  (884 341)  routing T_17_21.sp4_h_l_47 <X> T_17_21.sp4_v_b_4
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.lft_op_2 <X> T_17_21.lc_trk_g1_2
 (14 6)  (888 342)  (888 342)  routing T_17_21.sp12_h_l_3 <X> T_17_21.lc_trk_g1_4
 (27 6)  (901 342)  (901 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 342)  (902 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 342)  (903 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 342)  (904 342)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 342)  (906 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 342)  (907 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 342)  (908 342)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 342)  (909 342)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.input_2_3
 (37 6)  (911 342)  (911 342)  LC_3 Logic Functioning bit
 (38 6)  (912 342)  (912 342)  LC_3 Logic Functioning bit
 (39 6)  (913 342)  (913 342)  LC_3 Logic Functioning bit
 (41 6)  (915 342)  (915 342)  LC_3 Logic Functioning bit
 (48 6)  (922 342)  (922 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (888 343)  (888 343)  routing T_17_21.sp12_h_l_3 <X> T_17_21.lc_trk_g1_4
 (15 7)  (889 343)  (889 343)  routing T_17_21.sp12_h_l_3 <X> T_17_21.lc_trk_g1_4
 (17 7)  (891 343)  (891 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (897 343)  (897 343)  routing T_17_21.sp12_h_r_14 <X> T_17_21.lc_trk_g1_6
 (29 7)  (903 343)  (903 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 343)  (906 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (907 343)  (907 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.input_2_3
 (34 7)  (908 343)  (908 343)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.input_2_3
 (36 7)  (910 343)  (910 343)  LC_3 Logic Functioning bit
 (38 7)  (912 343)  (912 343)  LC_3 Logic Functioning bit
 (46 7)  (920 343)  (920 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.wire_logic_cluster/lc_1/out <X> T_17_21.lc_trk_g2_1
 (26 8)  (900 344)  (900 344)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 344)  (901 344)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 344)  (904 344)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 344)  (905 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 344)  (910 344)  LC_4 Logic Functioning bit
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (43 8)  (917 344)  (917 344)  LC_4 Logic Functioning bit
 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_h_r_7 <X> T_17_21.sp4_v_b_7
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (900 345)  (900 345)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (907 345)  (907 345)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.input_2_4
 (36 9)  (910 345)  (910 345)  LC_4 Logic Functioning bit
 (38 9)  (912 345)  (912 345)  LC_4 Logic Functioning bit
 (43 9)  (917 345)  (917 345)  LC_4 Logic Functioning bit
 (48 9)  (922 345)  (922 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (888 346)  (888 346)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.wire_logic_cluster/lc_6/out <X> T_17_21.lc_trk_g2_6
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 346)  (902 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 346)  (904 346)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 346)  (905 346)  routing T_17_21.lc_trk_g0_4 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 346)  (910 346)  LC_5 Logic Functioning bit
 (38 10)  (912 346)  (912 346)  LC_5 Logic Functioning bit
 (41 10)  (915 346)  (915 346)  LC_5 Logic Functioning bit
 (43 10)  (917 346)  (917 346)  LC_5 Logic Functioning bit
 (14 11)  (888 347)  (888 347)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (16 11)  (890 347)  (890 347)  routing T_17_21.sp4_v_b_36 <X> T_17_21.lc_trk_g2_4
 (17 11)  (891 347)  (891 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (895 347)  (895 347)  routing T_17_21.sp4_r_v_b_39 <X> T_17_21.lc_trk_g2_7
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 347)  (904 347)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (38 11)  (912 347)  (912 347)  LC_5 Logic Functioning bit
 (40 11)  (914 347)  (914 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (4 12)  (878 348)  (878 348)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_b_9
 (6 12)  (880 348)  (880 348)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_b_9
 (15 12)  (889 348)  (889 348)  routing T_17_21.tnr_op_1 <X> T_17_21.lc_trk_g3_1
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 348)  (907 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 348)  (908 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (43 12)  (917 348)  (917 348)  LC_6 Logic Functioning bit
 (45 12)  (919 348)  (919 348)  LC_6 Logic Functioning bit
 (50 12)  (924 348)  (924 348)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (879 349)  (879 349)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_b_9
 (27 13)  (901 349)  (901 349)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (911 349)  (911 349)  LC_6 Logic Functioning bit
 (39 13)  (913 349)  (913 349)  LC_6 Logic Functioning bit
 (40 13)  (914 349)  (914 349)  LC_6 Logic Functioning bit
 (42 13)  (916 349)  (916 349)  LC_6 Logic Functioning bit
 (43 13)  (917 349)  (917 349)  LC_6 Logic Functioning bit
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 350)  (892 350)  routing T_17_21.wire_logic_cluster/lc_5/out <X> T_17_21.lc_trk_g3_5
 (26 14)  (900 350)  (900 350)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 350)  (903 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 350)  (904 350)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 350)  (906 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 350)  (908 350)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 350)  (911 350)  LC_7 Logic Functioning bit
 (41 14)  (915 350)  (915 350)  LC_7 Logic Functioning bit
 (43 14)  (917 350)  (917 350)  LC_7 Logic Functioning bit
 (52 14)  (926 350)  (926 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (891 351)  (891 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (26 15)  (900 351)  (900 351)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 351)  (902 351)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 351)  (903 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 351)  (904 351)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 351)  (905 351)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 351)  (906 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (909 351)  (909 351)  routing T_17_21.lc_trk_g0_3 <X> T_17_21.input_2_7
 (37 15)  (911 351)  (911 351)  LC_7 Logic Functioning bit


LogicTile_18_21

 (2 0)  (930 336)  (930 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (21 0)  (949 336)  (949 336)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g0_3
 (22 0)  (950 336)  (950 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (953 336)  (953 336)  routing T_18_21.bnr_op_2 <X> T_18_21.lc_trk_g0_2
 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 336)  (958 336)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 336)  (965 336)  LC_0 Logic Functioning bit
 (38 0)  (966 336)  (966 336)  LC_0 Logic Functioning bit
 (39 0)  (967 336)  (967 336)  LC_0 Logic Functioning bit
 (41 0)  (969 336)  (969 336)  LC_0 Logic Functioning bit
 (45 0)  (973 336)  (973 336)  LC_0 Logic Functioning bit
 (22 1)  (950 337)  (950 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (953 337)  (953 337)  routing T_18_21.bnr_op_2 <X> T_18_21.lc_trk_g0_2
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 337)  (956 337)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 337)  (961 337)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_0
 (34 1)  (962 337)  (962 337)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_0
 (36 1)  (964 337)  (964 337)  LC_0 Logic Functioning bit
 (38 1)  (966 337)  (966 337)  LC_0 Logic Functioning bit
 (51 1)  (979 337)  (979 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 338)  (931 338)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (6 2)  (934 338)  (934 338)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_v_t_37
 (14 2)  (942 338)  (942 338)  routing T_18_21.wire_logic_cluster/lc_4/out <X> T_18_21.lc_trk_g0_4
 (15 2)  (943 338)  (943 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (16 2)  (944 338)  (944 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (17 2)  (945 338)  (945 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (946 338)  (946 338)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g0_5
 (3 3)  (931 339)  (931 339)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_h_l_23
 (5 3)  (933 339)  (933 339)  routing T_18_21.sp4_v_b_9 <X> T_18_21.sp4_v_t_37
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (11 4)  (939 340)  (939 340)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_5
 (13 4)  (941 340)  (941 340)  routing T_18_21.sp4_v_t_44 <X> T_18_21.sp4_v_b_5
 (21 4)  (949 340)  (949 340)  routing T_18_21.wire_logic_cluster/lc_3/out <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 340)  (955 340)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 340)  (957 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 340)  (958 340)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 340)  (960 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 340)  (962 340)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 340)  (965 340)  LC_2 Logic Functioning bit
 (38 4)  (966 340)  (966 340)  LC_2 Logic Functioning bit
 (39 4)  (967 340)  (967 340)  LC_2 Logic Functioning bit
 (41 4)  (969 340)  (969 340)  LC_2 Logic Functioning bit
 (46 4)  (974 340)  (974 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (975 340)  (975 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (19 5)  (947 341)  (947 341)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (950 341)  (950 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 341)  (952 341)  routing T_18_21.top_op_2 <X> T_18_21.lc_trk_g1_2
 (25 5)  (953 341)  (953 341)  routing T_18_21.top_op_2 <X> T_18_21.lc_trk_g1_2
 (26 5)  (954 341)  (954 341)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 341)  (956 341)  routing T_18_21.lc_trk_g2_2 <X> T_18_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 341)  (957 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 341)  (959 341)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 341)  (960 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (961 341)  (961 341)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_2
 (34 5)  (962 341)  (962 341)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_2
 (36 5)  (964 341)  (964 341)  LC_2 Logic Functioning bit
 (38 5)  (966 341)  (966 341)  LC_2 Logic Functioning bit
 (11 6)  (939 342)  (939 342)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_v_t_40
 (26 6)  (954 342)  (954 342)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 342)  (955 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 342)  (956 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 342)  (957 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 342)  (958 342)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 342)  (960 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 342)  (961 342)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 342)  (962 342)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 342)  (965 342)  LC_3 Logic Functioning bit
 (41 6)  (969 342)  (969 342)  LC_3 Logic Functioning bit
 (42 6)  (970 342)  (970 342)  LC_3 Logic Functioning bit
 (43 6)  (971 342)  (971 342)  LC_3 Logic Functioning bit
 (45 6)  (973 342)  (973 342)  LC_3 Logic Functioning bit
 (12 7)  (940 343)  (940 343)  routing T_18_21.sp4_v_b_2 <X> T_18_21.sp4_v_t_40
 (15 7)  (943 343)  (943 343)  routing T_18_21.bot_op_4 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (950 343)  (950 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (953 343)  (953 343)  routing T_18_21.sp4_r_v_b_30 <X> T_18_21.lc_trk_g1_6
 (26 7)  (954 343)  (954 343)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 343)  (955 343)  routing T_18_21.lc_trk_g1_6 <X> T_18_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 343)  (957 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 343)  (958 343)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 343)  (960 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 343)  (963 343)  routing T_18_21.lc_trk_g0_3 <X> T_18_21.input_2_3
 (37 7)  (965 343)  (965 343)  LC_3 Logic Functioning bit
 (42 7)  (970 343)  (970 343)  LC_3 Logic Functioning bit
 (51 7)  (979 343)  (979 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (943 344)  (943 344)  routing T_18_21.sp4_h_r_41 <X> T_18_21.lc_trk_g2_1
 (16 8)  (944 344)  (944 344)  routing T_18_21.sp4_h_r_41 <X> T_18_21.lc_trk_g2_1
 (17 8)  (945 344)  (945 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 344)  (946 344)  routing T_18_21.sp4_h_r_41 <X> T_18_21.lc_trk_g2_1
 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 344)  (951 344)  routing T_18_21.sp4_h_r_27 <X> T_18_21.lc_trk_g2_3
 (24 8)  (952 344)  (952 344)  routing T_18_21.sp4_h_r_27 <X> T_18_21.lc_trk_g2_3
 (25 8)  (953 344)  (953 344)  routing T_18_21.sp4_v_t_23 <X> T_18_21.lc_trk_g2_2
 (26 8)  (954 344)  (954 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (966 344)  (966 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (45 8)  (973 344)  (973 344)  LC_4 Logic Functioning bit
 (16 9)  (944 345)  (944 345)  routing T_18_21.sp12_v_b_8 <X> T_18_21.lc_trk_g2_0
 (17 9)  (945 345)  (945 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (946 345)  (946 345)  routing T_18_21.sp4_h_r_41 <X> T_18_21.lc_trk_g2_1
 (21 9)  (949 345)  (949 345)  routing T_18_21.sp4_h_r_27 <X> T_18_21.lc_trk_g2_3
 (22 9)  (950 345)  (950 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 345)  (951 345)  routing T_18_21.sp4_v_t_23 <X> T_18_21.lc_trk_g2_2
 (25 9)  (953 345)  (953 345)  routing T_18_21.sp4_v_t_23 <X> T_18_21.lc_trk_g2_2
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_4
 (34 9)  (962 345)  (962 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_4
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (51 9)  (979 345)  (979 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (981 345)  (981 345)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (939 346)  (939 346)  routing T_18_21.sp4_h_l_38 <X> T_18_21.sp4_v_t_45
 (21 10)  (949 346)  (949 346)  routing T_18_21.wire_logic_cluster/lc_7/out <X> T_18_21.lc_trk_g2_7
 (22 10)  (950 346)  (950 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 346)  (956 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g3_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g2_0 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (42 10)  (970 346)  (970 346)  LC_5 Logic Functioning bit
 (43 10)  (971 346)  (971 346)  LC_5 Logic Functioning bit
 (11 11)  (939 347)  (939 347)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_45
 (13 11)  (941 347)  (941 347)  routing T_18_21.sp4_h_r_0 <X> T_18_21.sp4_h_l_45
 (22 11)  (950 347)  (950 347)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 347)  (952 347)  routing T_18_21.tnr_op_6 <X> T_18_21.lc_trk_g2_6
 (26 11)  (954 347)  (954 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 347)  (956 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (37 11)  (965 347)  (965 347)  LC_5 Logic Functioning bit
 (38 11)  (966 347)  (966 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (40 11)  (968 347)  (968 347)  LC_5 Logic Functioning bit
 (41 11)  (969 347)  (969 347)  LC_5 Logic Functioning bit
 (42 11)  (970 347)  (970 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (27 12)  (955 348)  (955 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 348)  (956 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 348)  (957 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 348)  (958 348)  routing T_18_21.lc_trk_g3_4 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 348)  (959 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 348)  (960 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 348)  (961 348)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 348)  (964 348)  LC_6 Logic Functioning bit
 (37 12)  (965 348)  (965 348)  LC_6 Logic Functioning bit
 (38 12)  (966 348)  (966 348)  LC_6 Logic Functioning bit
 (39 12)  (967 348)  (967 348)  LC_6 Logic Functioning bit
 (41 12)  (969 348)  (969 348)  LC_6 Logic Functioning bit
 (42 12)  (970 348)  (970 348)  LC_6 Logic Functioning bit
 (43 12)  (971 348)  (971 348)  LC_6 Logic Functioning bit
 (50 12)  (978 348)  (978 348)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (943 349)  (943 349)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g3_0
 (16 13)  (944 349)  (944 349)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g3_0
 (17 13)  (945 349)  (945 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (950 349)  (950 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 349)  (951 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (24 13)  (952 349)  (952 349)  routing T_18_21.sp4_v_b_42 <X> T_18_21.lc_trk_g3_2
 (26 13)  (954 349)  (954 349)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 349)  (957 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 349)  (959 349)  routing T_18_21.lc_trk_g2_7 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 349)  (964 349)  LC_6 Logic Functioning bit
 (37 13)  (965 349)  (965 349)  LC_6 Logic Functioning bit
 (38 13)  (966 349)  (966 349)  LC_6 Logic Functioning bit
 (39 13)  (967 349)  (967 349)  LC_6 Logic Functioning bit
 (40 13)  (968 349)  (968 349)  LC_6 Logic Functioning bit
 (41 13)  (969 349)  (969 349)  LC_6 Logic Functioning bit
 (42 13)  (970 349)  (970 349)  LC_6 Logic Functioning bit
 (43 13)  (971 349)  (971 349)  LC_6 Logic Functioning bit
 (8 14)  (936 350)  (936 350)  routing T_18_21.sp4_h_r_10 <X> T_18_21.sp4_h_l_47
 (17 14)  (945 350)  (945 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (949 350)  (949 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 350)  (951 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (24 14)  (952 350)  (952 350)  routing T_18_21.sp4_h_r_39 <X> T_18_21.lc_trk_g3_7
 (26 14)  (954 350)  (954 350)  routing T_18_21.lc_trk_g0_5 <X> T_18_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 350)  (955 350)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 350)  (957 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 350)  (959 350)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 350)  (960 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 350)  (961 350)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 350)  (965 350)  LC_7 Logic Functioning bit
 (38 14)  (966 350)  (966 350)  LC_7 Logic Functioning bit
 (39 14)  (967 350)  (967 350)  LC_7 Logic Functioning bit
 (41 14)  (969 350)  (969 350)  LC_7 Logic Functioning bit
 (42 14)  (970 350)  (970 350)  LC_7 Logic Functioning bit
 (43 14)  (971 350)  (971 350)  LC_7 Logic Functioning bit
 (8 15)  (936 351)  (936 351)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_v_t_47
 (10 15)  (938 351)  (938 351)  routing T_18_21.sp4_v_b_7 <X> T_18_21.sp4_v_t_47
 (15 15)  (943 351)  (943 351)  routing T_18_21.tnr_op_4 <X> T_18_21.lc_trk_g3_4
 (17 15)  (945 351)  (945 351)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (946 351)  (946 351)  routing T_18_21.sp4_r_v_b_45 <X> T_18_21.lc_trk_g3_5
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp4_r_v_b_46 <X> T_18_21.lc_trk_g3_6
 (29 15)  (957 351)  (957 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 351)  (958 351)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 351)  (959 351)  routing T_18_21.lc_trk_g2_6 <X> T_18_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 351)  (960 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (961 351)  (961 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (34 15)  (962 351)  (962 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (35 15)  (963 351)  (963 351)  routing T_18_21.lc_trk_g3_2 <X> T_18_21.input_2_7
 (36 15)  (964 351)  (964 351)  LC_7 Logic Functioning bit
 (37 15)  (965 351)  (965 351)  LC_7 Logic Functioning bit
 (38 15)  (966 351)  (966 351)  LC_7 Logic Functioning bit
 (40 15)  (968 351)  (968 351)  LC_7 Logic Functioning bit
 (41 15)  (969 351)  (969 351)  LC_7 Logic Functioning bit
 (42 15)  (970 351)  (970 351)  LC_7 Logic Functioning bit


LogicTile_19_21

 (5 0)  (987 336)  (987 336)  routing T_19_21.sp4_v_t_37 <X> T_19_21.sp4_h_r_0
 (15 0)  (997 336)  (997 336)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g0_1
 (17 0)  (999 336)  (999 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1003 336)  (1003 336)  routing T_19_21.sp4_h_r_11 <X> T_19_21.lc_trk_g0_3
 (22 0)  (1004 336)  (1004 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1005 336)  (1005 336)  routing T_19_21.sp4_h_r_11 <X> T_19_21.lc_trk_g0_3
 (24 0)  (1006 336)  (1006 336)  routing T_19_21.sp4_h_r_11 <X> T_19_21.lc_trk_g0_3
 (15 1)  (997 337)  (997 337)  routing T_19_21.sp4_v_t_5 <X> T_19_21.lc_trk_g0_0
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp4_v_t_5 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1000 337)  (1000 337)  routing T_19_21.top_op_1 <X> T_19_21.lc_trk_g0_1
 (22 1)  (1004 337)  (1004 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1005 337)  (1005 337)  routing T_19_21.sp4_v_b_18 <X> T_19_21.lc_trk_g0_2
 (24 1)  (1006 337)  (1006 337)  routing T_19_21.sp4_v_b_18 <X> T_19_21.lc_trk_g0_2
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (995 338)  (995 338)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_v_t_39
 (14 2)  (996 338)  (996 338)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (16 2)  (998 338)  (998 338)  routing T_19_21.sp4_v_b_5 <X> T_19_21.lc_trk_g0_5
 (17 2)  (999 338)  (999 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1000 338)  (1000 338)  routing T_19_21.sp4_v_b_5 <X> T_19_21.lc_trk_g0_5
 (27 2)  (1009 338)  (1009 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 338)  (1010 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 338)  (1011 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 338)  (1012 338)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 338)  (1014 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 338)  (1016 338)  routing T_19_21.lc_trk_g1_1 <X> T_19_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 338)  (1019 338)  LC_1 Logic Functioning bit
 (39 2)  (1021 338)  (1021 338)  LC_1 Logic Functioning bit
 (45 2)  (1027 338)  (1027 338)  LC_1 Logic Functioning bit
 (11 3)  (993 339)  (993 339)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_h_l_39
 (12 3)  (994 339)  (994 339)  routing T_19_21.sp4_h_r_2 <X> T_19_21.sp4_v_t_39
 (15 3)  (997 339)  (997 339)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (16 3)  (998 339)  (998 339)  routing T_19_21.sp4_h_l_1 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1008 339)  (1008 339)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 339)  (1009 339)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 339)  (1011 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 339)  (1014 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1015 339)  (1015 339)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.input_2_1
 (36 3)  (1018 339)  (1018 339)  LC_1 Logic Functioning bit
 (37 3)  (1019 339)  (1019 339)  LC_1 Logic Functioning bit
 (38 3)  (1020 339)  (1020 339)  LC_1 Logic Functioning bit
 (42 3)  (1024 339)  (1024 339)  LC_1 Logic Functioning bit
 (47 3)  (1029 339)  (1029 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (1033 339)  (1033 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (996 340)  (996 340)  routing T_19_21.bnr_op_0 <X> T_19_21.lc_trk_g1_0
 (17 4)  (999 340)  (999 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 340)  (1000 340)  routing T_19_21.wire_logic_cluster/lc_1/out <X> T_19_21.lc_trk_g1_1
 (26 4)  (1008 340)  (1008 340)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 340)  (1013 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 340)  (1016 340)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (42 4)  (1024 340)  (1024 340)  LC_2 Logic Functioning bit
 (45 4)  (1027 340)  (1027 340)  LC_2 Logic Functioning bit
 (14 5)  (996 341)  (996 341)  routing T_19_21.bnr_op_0 <X> T_19_21.lc_trk_g1_0
 (17 5)  (999 341)  (999 341)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (25 5)  (1007 341)  (1007 341)  routing T_19_21.sp4_h_r_2 <X> T_19_21.lc_trk_g1_2
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g3_6 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 341)  (1015 341)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_2
 (35 5)  (1017 341)  (1017 341)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_2
 (36 5)  (1018 341)  (1018 341)  LC_2 Logic Functioning bit
 (37 5)  (1019 341)  (1019 341)  LC_2 Logic Functioning bit
 (38 5)  (1020 341)  (1020 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (48 5)  (1030 341)  (1030 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (997 342)  (997 342)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (17 6)  (999 342)  (999 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (1011 342)  (1011 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 342)  (1012 342)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 342)  (1018 342)  LC_3 Logic Functioning bit
 (38 6)  (1020 342)  (1020 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (47 6)  (1029 342)  (1029 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (1000 343)  (1000 343)  routing T_19_21.top_op_5 <X> T_19_21.lc_trk_g1_5
 (29 7)  (1011 343)  (1011 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g0_2 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 343)  (1019 343)  LC_3 Logic Functioning bit
 (39 7)  (1021 343)  (1021 343)  LC_3 Logic Functioning bit
 (41 7)  (1023 343)  (1023 343)  LC_3 Logic Functioning bit
 (43 7)  (1025 343)  (1025 343)  LC_3 Logic Functioning bit
 (14 8)  (996 344)  (996 344)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g2_0
 (16 8)  (998 344)  (998 344)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g2_1
 (17 8)  (999 344)  (999 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1000 344)  (1000 344)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g2_1
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.tnr_op_3 <X> T_19_21.lc_trk_g2_3
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.wire_logic_cluster/lc_2/out <X> T_19_21.lc_trk_g2_2
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 344)  (1010 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g2_5 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 344)  (1019 344)  LC_4 Logic Functioning bit
 (38 8)  (1020 344)  (1020 344)  LC_4 Logic Functioning bit
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (41 8)  (1023 344)  (1023 344)  LC_4 Logic Functioning bit
 (42 8)  (1024 344)  (1024 344)  LC_4 Logic Functioning bit
 (43 8)  (1025 344)  (1025 344)  LC_4 Logic Functioning bit
 (4 9)  (986 345)  (986 345)  routing T_19_21.sp4_h_l_47 <X> T_19_21.sp4_h_r_6
 (6 9)  (988 345)  (988 345)  routing T_19_21.sp4_h_l_47 <X> T_19_21.sp4_h_r_6
 (15 9)  (997 345)  (997 345)  routing T_19_21.rgt_op_0 <X> T_19_21.lc_trk_g2_0
 (17 9)  (999 345)  (999 345)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (1000 345)  (1000 345)  routing T_19_21.sp4_v_b_33 <X> T_19_21.lc_trk_g2_1
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_5 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.input_2_4
 (34 9)  (1016 345)  (1016 345)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.input_2_4
 (36 9)  (1018 345)  (1018 345)  LC_4 Logic Functioning bit
 (37 9)  (1019 345)  (1019 345)  LC_4 Logic Functioning bit
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (40 9)  (1022 345)  (1022 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (42 9)  (1024 345)  (1024 345)  LC_4 Logic Functioning bit
 (12 10)  (994 346)  (994 346)  routing T_19_21.sp4_v_t_45 <X> T_19_21.sp4_h_l_45
 (15 10)  (997 346)  (997 346)  routing T_19_21.tnr_op_5 <X> T_19_21.lc_trk_g2_5
 (17 10)  (999 346)  (999 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (1003 346)  (1003 346)  routing T_19_21.wire_logic_cluster/lc_7/out <X> T_19_21.lc_trk_g2_7
 (22 10)  (1004 346)  (1004 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1011 346)  (1011 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 346)  (1014 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 346)  (1015 346)  routing T_19_21.lc_trk_g2_0 <X> T_19_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 346)  (1018 346)  LC_5 Logic Functioning bit
 (37 10)  (1019 346)  (1019 346)  LC_5 Logic Functioning bit
 (38 10)  (1020 346)  (1020 346)  LC_5 Logic Functioning bit
 (39 10)  (1021 346)  (1021 346)  LC_5 Logic Functioning bit
 (41 10)  (1023 346)  (1023 346)  LC_5 Logic Functioning bit
 (42 10)  (1024 346)  (1024 346)  LC_5 Logic Functioning bit
 (43 10)  (1025 346)  (1025 346)  LC_5 Logic Functioning bit
 (50 10)  (1032 346)  (1032 346)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (1033 346)  (1033 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (993 347)  (993 347)  routing T_19_21.sp4_v_t_45 <X> T_19_21.sp4_h_l_45
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1005 347)  (1005 347)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g2_6
 (25 11)  (1007 347)  (1007 347)  routing T_19_21.sp12_v_t_21 <X> T_19_21.lc_trk_g2_6
 (27 11)  (1009 347)  (1009 347)  routing T_19_21.lc_trk_g1_0 <X> T_19_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 347)  (1011 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 347)  (1018 347)  LC_5 Logic Functioning bit
 (37 11)  (1019 347)  (1019 347)  LC_5 Logic Functioning bit
 (38 11)  (1020 347)  (1020 347)  LC_5 Logic Functioning bit
 (39 11)  (1021 347)  (1021 347)  LC_5 Logic Functioning bit
 (40 11)  (1022 347)  (1022 347)  LC_5 Logic Functioning bit
 (41 11)  (1023 347)  (1023 347)  LC_5 Logic Functioning bit
 (42 11)  (1024 347)  (1024 347)  LC_5 Logic Functioning bit
 (43 11)  (1025 347)  (1025 347)  LC_5 Logic Functioning bit
 (15 12)  (997 348)  (997 348)  routing T_19_21.rgt_op_1 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 348)  (1000 348)  routing T_19_21.rgt_op_1 <X> T_19_21.lc_trk_g3_1
 (22 12)  (1004 348)  (1004 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1005 348)  (1005 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (24 12)  (1006 348)  (1006 348)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (28 12)  (1010 348)  (1010 348)  routing T_19_21.lc_trk_g2_1 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 348)  (1013 348)  routing T_19_21.lc_trk_g0_5 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 348)  (1018 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (21 13)  (1003 349)  (1003 349)  routing T_19_21.sp4_h_r_27 <X> T_19_21.lc_trk_g3_3
 (36 13)  (1018 349)  (1018 349)  LC_6 Logic Functioning bit
 (38 13)  (1020 349)  (1020 349)  LC_6 Logic Functioning bit
 (48 13)  (1030 349)  (1030 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 350)  (1000 350)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g3_5
 (28 14)  (1010 350)  (1010 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 350)  (1011 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 350)  (1012 350)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 350)  (1014 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 350)  (1015 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 350)  (1016 350)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 350)  (1017 350)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_7
 (36 14)  (1018 350)  (1018 350)  LC_7 Logic Functioning bit
 (37 14)  (1019 350)  (1019 350)  LC_7 Logic Functioning bit
 (38 14)  (1020 350)  (1020 350)  LC_7 Logic Functioning bit
 (42 14)  (1024 350)  (1024 350)  LC_7 Logic Functioning bit
 (45 14)  (1027 350)  (1027 350)  LC_7 Logic Functioning bit
 (22 15)  (1004 351)  (1004 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1008 351)  (1008 351)  routing T_19_21.lc_trk_g0_3 <X> T_19_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 351)  (1011 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 351)  (1012 351)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 351)  (1013 351)  routing T_19_21.lc_trk_g3_3 <X> T_19_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 351)  (1014 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1015 351)  (1015 351)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_7
 (35 15)  (1017 351)  (1017 351)  routing T_19_21.lc_trk_g2_7 <X> T_19_21.input_2_7
 (37 15)  (1019 351)  (1019 351)  LC_7 Logic Functioning bit
 (42 15)  (1024 351)  (1024 351)  LC_7 Logic Functioning bit
 (47 15)  (1029 351)  (1029 351)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (12 0)  (1048 336)  (1048 336)  routing T_20_21.sp4_v_b_8 <X> T_20_21.sp4_h_r_2
 (14 0)  (1050 336)  (1050 336)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (15 0)  (1051 336)  (1051 336)  routing T_20_21.bot_op_1 <X> T_20_21.lc_trk_g0_1
 (17 0)  (1053 336)  (1053 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (21 0)  (1057 336)  (1057 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (22 0)  (1058 336)  (1058 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1059 336)  (1059 336)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (26 0)  (1062 336)  (1062 336)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 336)  (1063 336)  routing T_20_21.lc_trk_g1_0 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 336)  (1069 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (41 0)  (1077 336)  (1077 336)  LC_0 Logic Functioning bit
 (42 0)  (1078 336)  (1078 336)  LC_0 Logic Functioning bit
 (43 0)  (1079 336)  (1079 336)  LC_0 Logic Functioning bit
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (10 1)  (1046 337)  (1046 337)  routing T_20_21.sp4_h_r_8 <X> T_20_21.sp4_v_b_1
 (11 1)  (1047 337)  (1047 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.sp4_h_r_2
 (13 1)  (1049 337)  (1049 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.sp4_h_r_2
 (14 1)  (1050 337)  (1050 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (16 1)  (1052 337)  (1052 337)  routing T_20_21.sp4_v_b_8 <X> T_20_21.lc_trk_g0_0
 (17 1)  (1053 337)  (1053 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (21 1)  (1057 337)  (1057 337)  routing T_20_21.sp4_v_b_11 <X> T_20_21.lc_trk_g0_3
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1061 337)  (1061 337)  routing T_20_21.sp4_r_v_b_33 <X> T_20_21.lc_trk_g0_2
 (26 1)  (1062 337)  (1062 337)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 337)  (1065 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 337)  (1067 337)  routing T_20_21.lc_trk_g3_2 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1071 337)  (1071 337)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.input_2_0
 (36 1)  (1072 337)  (1072 337)  LC_0 Logic Functioning bit
 (37 1)  (1073 337)  (1073 337)  LC_0 Logic Functioning bit
 (39 1)  (1075 337)  (1075 337)  LC_0 Logic Functioning bit
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_v_t_23 <X> T_20_21.sp12_h_l_23
 (12 2)  (1048 338)  (1048 338)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (13 2)  (1049 338)  (1049 338)  routing T_20_21.sp4_v_b_2 <X> T_20_21.sp4_v_t_39
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (27 2)  (1063 338)  (1063 338)  routing T_20_21.lc_trk_g1_1 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 338)  (1067 338)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 338)  (1070 338)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (41 2)  (1077 338)  (1077 338)  LC_1 Logic Functioning bit
 (42 2)  (1078 338)  (1078 338)  LC_1 Logic Functioning bit
 (43 2)  (1079 338)  (1079 338)  LC_1 Logic Functioning bit
 (45 2)  (1081 338)  (1081 338)  LC_1 Logic Functioning bit
 (11 3)  (1047 339)  (1047 339)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (13 3)  (1049 339)  (1049 339)  routing T_20_21.sp4_v_t_45 <X> T_20_21.sp4_h_l_39
 (14 3)  (1050 339)  (1050 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (15 3)  (1051 339)  (1051 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (16 3)  (1052 339)  (1052 339)  routing T_20_21.sp4_h_l_9 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1060 339)  (1060 339)  routing T_20_21.top_op_6 <X> T_20_21.lc_trk_g0_6
 (25 3)  (1061 339)  (1061 339)  routing T_20_21.top_op_6 <X> T_20_21.lc_trk_g0_6
 (26 3)  (1062 339)  (1062 339)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 339)  (1065 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 339)  (1067 339)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 339)  (1068 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 339)  (1069 339)  routing T_20_21.lc_trk_g2_1 <X> T_20_21.input_2_1
 (36 3)  (1072 339)  (1072 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (9 4)  (1045 340)  (1045 340)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_h_r_4
 (10 4)  (1046 340)  (1046 340)  routing T_20_21.sp4_h_l_36 <X> T_20_21.sp4_h_r_4
 (15 4)  (1051 340)  (1051 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (16 4)  (1052 340)  (1052 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (17 4)  (1053 340)  (1053 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1054 340)  (1054 340)  routing T_20_21.sp4_h_r_9 <X> T_20_21.lc_trk_g1_1
 (26 4)  (1062 340)  (1062 340)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 340)  (1067 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 340)  (1069 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 340)  (1070 340)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 340)  (1071 340)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.input_2_2
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (42 4)  (1078 340)  (1078 340)  LC_2 Logic Functioning bit
 (45 4)  (1081 340)  (1081 340)  LC_2 Logic Functioning bit
 (46 4)  (1082 340)  (1082 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (14 5)  (1050 341)  (1050 341)  routing T_20_21.top_op_0 <X> T_20_21.lc_trk_g1_0
 (15 5)  (1051 341)  (1051 341)  routing T_20_21.top_op_0 <X> T_20_21.lc_trk_g1_0
 (17 5)  (1053 341)  (1053 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1062 341)  (1062 341)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 341)  (1063 341)  routing T_20_21.lc_trk_g1_7 <X> T_20_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 341)  (1065 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 341)  (1066 341)  routing T_20_21.lc_trk_g0_3 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 341)  (1067 341)  routing T_20_21.lc_trk_g3_6 <X> T_20_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1068 341)  (1068 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (1072 341)  (1072 341)  LC_2 Logic Functioning bit
 (37 5)  (1073 341)  (1073 341)  LC_2 Logic Functioning bit
 (38 5)  (1074 341)  (1074 341)  LC_2 Logic Functioning bit
 (42 5)  (1078 341)  (1078 341)  LC_2 Logic Functioning bit
 (6 6)  (1042 342)  (1042 342)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_v_t_38
 (22 6)  (1058 342)  (1058 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (1064 342)  (1064 342)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (41 6)  (1077 342)  (1077 342)  LC_3 Logic Functioning bit
 (43 6)  (1079 342)  (1079 342)  LC_3 Logic Functioning bit
 (4 7)  (1040 343)  (1040 343)  routing T_20_21.sp4_v_b_10 <X> T_20_21.sp4_h_l_38
 (5 7)  (1041 343)  (1041 343)  routing T_20_21.sp4_v_b_0 <X> T_20_21.sp4_v_t_38
 (8 7)  (1044 343)  (1044 343)  routing T_20_21.sp4_h_l_41 <X> T_20_21.sp4_v_t_41
 (21 7)  (1057 343)  (1057 343)  routing T_20_21.sp4_r_v_b_31 <X> T_20_21.lc_trk_g1_7
 (22 7)  (1058 343)  (1058 343)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 343)  (1060 343)  routing T_20_21.top_op_6 <X> T_20_21.lc_trk_g1_6
 (25 7)  (1061 343)  (1061 343)  routing T_20_21.top_op_6 <X> T_20_21.lc_trk_g1_6
 (27 7)  (1063 343)  (1063 343)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 343)  (1064 343)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 343)  (1065 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 343)  (1066 343)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (1067 343)  (1067 343)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 343)  (1072 343)  LC_3 Logic Functioning bit
 (38 7)  (1074 343)  (1074 343)  LC_3 Logic Functioning bit
 (4 8)  (1040 344)  (1040 344)  routing T_20_21.sp4_v_t_47 <X> T_20_21.sp4_v_b_6
 (6 8)  (1042 344)  (1042 344)  routing T_20_21.sp4_v_t_47 <X> T_20_21.sp4_v_b_6
 (17 8)  (1053 344)  (1053 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1054 344)  (1054 344)  routing T_20_21.wire_logic_cluster/lc_1/out <X> T_20_21.lc_trk_g2_1
 (21 8)  (1057 344)  (1057 344)  routing T_20_21.wire_logic_cluster/lc_3/out <X> T_20_21.lc_trk_g2_3
 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (1062 344)  (1062 344)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 344)  (1063 344)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 344)  (1067 344)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 344)  (1070 344)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (41 8)  (1077 344)  (1077 344)  LC_4 Logic Functioning bit
 (43 8)  (1079 344)  (1079 344)  LC_4 Logic Functioning bit
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1060 345)  (1060 345)  routing T_20_21.tnl_op_2 <X> T_20_21.lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.tnl_op_2 <X> T_20_21.lc_trk_g2_2
 (26 9)  (1062 345)  (1062 345)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 345)  (1063 345)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 345)  (1064 345)  routing T_20_21.lc_trk_g3_7 <X> T_20_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 345)  (1065 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 345)  (1067 345)  routing T_20_21.lc_trk_g1_6 <X> T_20_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1073 345)  (1073 345)  LC_4 Logic Functioning bit
 (39 9)  (1075 345)  (1075 345)  LC_4 Logic Functioning bit
 (3 10)  (1039 346)  (1039 346)  routing T_20_21.sp12_v_t_22 <X> T_20_21.sp12_h_l_22
 (25 10)  (1061 346)  (1061 346)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g2_6
 (27 10)  (1063 346)  (1063 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 346)  (1064 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 346)  (1066 346)  routing T_20_21.lc_trk_g3_5 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 346)  (1067 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (42 10)  (1078 346)  (1078 346)  LC_5 Logic Functioning bit
 (43 10)  (1079 346)  (1079 346)  LC_5 Logic Functioning bit
 (50 10)  (1086 346)  (1086 346)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (1041 347)  (1041 347)  routing T_20_21.sp4_h_l_43 <X> T_20_21.sp4_v_t_43
 (22 11)  (1058 347)  (1058 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1059 347)  (1059 347)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g2_6
 (24 11)  (1060 347)  (1060 347)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g2_6
 (25 11)  (1061 347)  (1061 347)  routing T_20_21.sp4_h_r_46 <X> T_20_21.lc_trk_g2_6
 (27 11)  (1063 347)  (1063 347)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 347)  (1064 347)  routing T_20_21.lc_trk_g3_0 <X> T_20_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 347)  (1065 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (9 12)  (1045 348)  (1045 348)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_10
 (10 12)  (1046 348)  (1046 348)  routing T_20_21.sp4_h_l_42 <X> T_20_21.sp4_h_r_10
 (25 12)  (1061 348)  (1061 348)  routing T_20_21.wire_logic_cluster/lc_2/out <X> T_20_21.lc_trk_g3_2
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 348)  (1067 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 348)  (1069 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 348)  (1070 348)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (41 12)  (1077 348)  (1077 348)  LC_6 Logic Functioning bit
 (43 12)  (1079 348)  (1079 348)  LC_6 Logic Functioning bit
 (50 12)  (1086 348)  (1086 348)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (1050 349)  (1050 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (15 13)  (1051 349)  (1051 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (16 13)  (1052 349)  (1052 349)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g3_0
 (17 13)  (1053 349)  (1053 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (1058 349)  (1058 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (1066 349)  (1066 349)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1072 349)  (1072 349)  LC_6 Logic Functioning bit
 (37 13)  (1073 349)  (1073 349)  LC_6 Logic Functioning bit
 (41 13)  (1077 349)  (1077 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (4 14)  (1040 350)  (1040 350)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44
 (15 14)  (1051 350)  (1051 350)  routing T_20_21.sp4_h_r_45 <X> T_20_21.lc_trk_g3_5
 (16 14)  (1052 350)  (1052 350)  routing T_20_21.sp4_h_r_45 <X> T_20_21.lc_trk_g3_5
 (17 14)  (1053 350)  (1053 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1054 350)  (1054 350)  routing T_20_21.sp4_h_r_45 <X> T_20_21.lc_trk_g3_5
 (21 14)  (1057 350)  (1057 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (22 14)  (1058 350)  (1058 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1059 350)  (1059 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (24 14)  (1060 350)  (1060 350)  routing T_20_21.sp4_h_r_39 <X> T_20_21.lc_trk_g3_7
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 350)  (1067 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 350)  (1069 350)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (43 14)  (1079 350)  (1079 350)  LC_7 Logic Functioning bit
 (50 14)  (1086 350)  (1086 350)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1088 350)  (1088 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (1041 351)  (1041 351)  routing T_20_21.sp4_h_r_9 <X> T_20_21.sp4_v_t_44
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (16 15)  (1052 351)  (1052 351)  routing T_20_21.sp4_h_l_17 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (1054 351)  (1054 351)  routing T_20_21.sp4_h_r_45 <X> T_20_21.lc_trk_g3_5
 (22 15)  (1058 351)  (1058 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (29 15)  (1065 351)  (1065 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 351)  (1067 351)  routing T_20_21.lc_trk_g2_6 <X> T_20_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 351)  (1072 351)  LC_7 Logic Functioning bit
 (40 15)  (1076 351)  (1076 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (8 0)  (1098 336)  (1098 336)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_h_r_1
 (26 0)  (1116 336)  (1116 336)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 336)  (1118 336)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 336)  (1119 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 336)  (1121 336)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 336)  (1122 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 336)  (1123 336)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 336)  (1126 336)  LC_0 Logic Functioning bit
 (38 0)  (1128 336)  (1128 336)  LC_0 Logic Functioning bit
 (3 1)  (1093 337)  (1093 337)  routing T_21_21.sp12_h_l_23 <X> T_21_21.sp12_v_b_0
 (8 1)  (1098 337)  (1098 337)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_1
 (9 1)  (1099 337)  (1099 337)  routing T_21_21.sp4_h_l_36 <X> T_21_21.sp4_v_b_1
 (22 1)  (1112 337)  (1112 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1115 337)  (1115 337)  routing T_21_21.sp4_r_v_b_33 <X> T_21_21.lc_trk_g0_2
 (27 1)  (1117 337)  (1117 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 337)  (1118 337)  routing T_21_21.lc_trk_g3_5 <X> T_21_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 337)  (1119 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 337)  (1120 337)  routing T_21_21.lc_trk_g2_3 <X> T_21_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 337)  (1121 337)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (1126 337)  (1126 337)  LC_0 Logic Functioning bit
 (37 1)  (1127 337)  (1127 337)  LC_0 Logic Functioning bit
 (38 1)  (1128 337)  (1128 337)  LC_0 Logic Functioning bit
 (39 1)  (1129 337)  (1129 337)  LC_0 Logic Functioning bit
 (40 1)  (1130 337)  (1130 337)  LC_0 Logic Functioning bit
 (42 1)  (1132 337)  (1132 337)  LC_0 Logic Functioning bit
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 338)  (1104 338)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (21 2)  (1111 338)  (1111 338)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g0_7
 (22 2)  (1112 338)  (1112 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 338)  (1113 338)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g0_7
 (25 2)  (1115 338)  (1115 338)  routing T_21_21.sp4_v_t_3 <X> T_21_21.lc_trk_g0_6
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (1118 338)  (1118 338)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 338)  (1124 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 338)  (1126 338)  LC_1 Logic Functioning bit
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (50 2)  (1140 338)  (1140 338)  Cascade bit: LH_LC01_inmux02_5

 (13 3)  (1103 339)  (1103 339)  routing T_21_21.sp4_v_b_9 <X> T_21_21.sp4_h_l_39
 (14 3)  (1104 339)  (1104 339)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (16 3)  (1106 339)  (1106 339)  routing T_21_21.sp4_v_t_1 <X> T_21_21.lc_trk_g0_4
 (17 3)  (1107 339)  (1107 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1112 339)  (1112 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1113 339)  (1113 339)  routing T_21_21.sp4_v_t_3 <X> T_21_21.lc_trk_g0_6
 (25 3)  (1115 339)  (1115 339)  routing T_21_21.sp4_v_t_3 <X> T_21_21.lc_trk_g0_6
 (26 3)  (1116 339)  (1116 339)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 339)  (1117 339)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g2_6 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (1121 339)  (1121 339)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (37 3)  (1127 339)  (1127 339)  LC_1 Logic Functioning bit
 (41 3)  (1131 339)  (1131 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (1 4)  (1091 340)  (1091 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (1105 340)  (1105 340)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g1_1
 (17 4)  (1107 340)  (1107 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1108 340)  (1108 340)  routing T_21_21.lft_op_1 <X> T_21_21.lc_trk_g1_1
 (22 4)  (1112 340)  (1112 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 340)  (1113 340)  routing T_21_21.sp4_v_b_19 <X> T_21_21.lc_trk_g1_3
 (24 4)  (1114 340)  (1114 340)  routing T_21_21.sp4_v_b_19 <X> T_21_21.lc_trk_g1_3
 (31 4)  (1121 340)  (1121 340)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 340)  (1122 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 340)  (1123 340)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 340)  (1124 340)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 340)  (1126 340)  LC_2 Logic Functioning bit
 (38 4)  (1128 340)  (1128 340)  LC_2 Logic Functioning bit
 (42 4)  (1132 340)  (1132 340)  LC_2 Logic Functioning bit
 (43 4)  (1133 340)  (1133 340)  LC_2 Logic Functioning bit
 (45 4)  (1135 340)  (1135 340)  LC_2 Logic Functioning bit
 (46 4)  (1136 340)  (1136 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1138 340)  (1138 340)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (1140 340)  (1140 340)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (1141 340)  (1141 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (1090 341)  (1090 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 341)  (1091 341)  routing T_21_21.lc_trk_g1_3 <X> T_21_21.wire_logic_cluster/lc_7/cen
 (6 5)  (1096 341)  (1096 341)  routing T_21_21.sp4_h_l_38 <X> T_21_21.sp4_h_r_3
 (11 5)  (1101 341)  (1101 341)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_h_r_5
 (13 5)  (1103 341)  (1103 341)  routing T_21_21.sp4_h_l_44 <X> T_21_21.sp4_h_r_5
 (27 5)  (1117 341)  (1117 341)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1118 341)  (1118 341)  routing T_21_21.lc_trk_g3_1 <X> T_21_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 341)  (1119 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 341)  (1127 341)  LC_2 Logic Functioning bit
 (39 5)  (1129 341)  (1129 341)  LC_2 Logic Functioning bit
 (42 5)  (1132 341)  (1132 341)  LC_2 Logic Functioning bit
 (43 5)  (1133 341)  (1133 341)  LC_2 Logic Functioning bit
 (47 5)  (1137 341)  (1137 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (21 6)  (1111 342)  (1111 342)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g1_7
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1113 342)  (1113 342)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g1_7
 (24 6)  (1114 342)  (1114 342)  routing T_21_21.sp4_h_l_2 <X> T_21_21.lc_trk_g1_7
 (25 6)  (1115 342)  (1115 342)  routing T_21_21.sp4_v_b_6 <X> T_21_21.lc_trk_g1_6
 (26 6)  (1116 342)  (1116 342)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 342)  (1119 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 342)  (1121 342)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 342)  (1122 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 342)  (1123 342)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 342)  (1126 342)  LC_3 Logic Functioning bit
 (37 6)  (1127 342)  (1127 342)  LC_3 Logic Functioning bit
 (38 6)  (1128 342)  (1128 342)  LC_3 Logic Functioning bit
 (39 6)  (1129 342)  (1129 342)  LC_3 Logic Functioning bit
 (41 6)  (1131 342)  (1131 342)  LC_3 Logic Functioning bit
 (43 6)  (1133 342)  (1133 342)  LC_3 Logic Functioning bit
 (17 7)  (1107 343)  (1107 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (22 7)  (1112 343)  (1112 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1113 343)  (1113 343)  routing T_21_21.sp4_v_b_6 <X> T_21_21.lc_trk_g1_6
 (27 7)  (1117 343)  (1117 343)  routing T_21_21.lc_trk_g1_4 <X> T_21_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 343)  (1119 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 343)  (1120 343)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (1127 343)  (1127 343)  LC_3 Logic Functioning bit
 (39 7)  (1129 343)  (1129 343)  LC_3 Logic Functioning bit
 (11 8)  (1101 344)  (1101 344)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_8
 (17 8)  (1107 344)  (1107 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1112 344)  (1112 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (1115 344)  (1115 344)  routing T_21_21.sp4_h_r_34 <X> T_21_21.lc_trk_g2_2
 (26 8)  (1116 344)  (1116 344)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 344)  (1118 344)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 344)  (1119 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 344)  (1124 344)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (50 8)  (1140 344)  (1140 344)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (1096 345)  (1096 345)  routing T_21_21.sp4_h_l_43 <X> T_21_21.sp4_h_r_6
 (14 9)  (1104 345)  (1104 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (15 9)  (1105 345)  (1105 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (16 9)  (1106 345)  (1106 345)  routing T_21_21.sp4_h_r_24 <X> T_21_21.lc_trk_g2_0
 (17 9)  (1107 345)  (1107 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1108 345)  (1108 345)  routing T_21_21.sp4_r_v_b_33 <X> T_21_21.lc_trk_g2_1
 (22 9)  (1112 345)  (1112 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1113 345)  (1113 345)  routing T_21_21.sp4_h_r_34 <X> T_21_21.lc_trk_g2_2
 (24 9)  (1114 345)  (1114 345)  routing T_21_21.sp4_h_r_34 <X> T_21_21.lc_trk_g2_2
 (26 9)  (1116 345)  (1116 345)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 345)  (1119 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 345)  (1121 345)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (37 9)  (1127 345)  (1127 345)  LC_4 Logic Functioning bit
 (39 9)  (1129 345)  (1129 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (43 9)  (1133 345)  (1133 345)  LC_4 Logic Functioning bit
 (6 10)  (1096 346)  (1096 346)  routing T_21_21.sp4_v_b_3 <X> T_21_21.sp4_v_t_43
 (10 10)  (1100 346)  (1100 346)  routing T_21_21.sp4_v_b_2 <X> T_21_21.sp4_h_l_42
 (15 10)  (1105 346)  (1105 346)  routing T_21_21.tnl_op_5 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (1111 346)  (1111 346)  routing T_21_21.wire_logic_cluster/lc_7/out <X> T_21_21.lc_trk_g2_7
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 346)  (1115 346)  routing T_21_21.sp4_v_b_30 <X> T_21_21.lc_trk_g2_6
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g1_1 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 346)  (1123 346)  routing T_21_21.lc_trk_g2_0 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 346)  (1126 346)  LC_5 Logic Functioning bit
 (38 10)  (1128 346)  (1128 346)  LC_5 Logic Functioning bit
 (3 11)  (1093 347)  (1093 347)  routing T_21_21.sp12_v_b_1 <X> T_21_21.sp12_h_l_22
 (5 11)  (1095 347)  (1095 347)  routing T_21_21.sp4_v_b_3 <X> T_21_21.sp4_v_t_43
 (11 11)  (1101 347)  (1101 347)  routing T_21_21.sp4_h_r_0 <X> T_21_21.sp4_h_l_45
 (13 11)  (1103 347)  (1103 347)  routing T_21_21.sp4_h_r_0 <X> T_21_21.sp4_h_l_45
 (14 11)  (1104 347)  (1104 347)  routing T_21_21.tnl_op_4 <X> T_21_21.lc_trk_g2_4
 (15 11)  (1105 347)  (1105 347)  routing T_21_21.tnl_op_4 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (1108 347)  (1108 347)  routing T_21_21.tnl_op_5 <X> T_21_21.lc_trk_g2_5
 (22 11)  (1112 347)  (1112 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1113 347)  (1113 347)  routing T_21_21.sp4_v_b_30 <X> T_21_21.lc_trk_g2_6
 (28 11)  (1118 347)  (1118 347)  routing T_21_21.lc_trk_g2_1 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (37 11)  (1127 347)  (1127 347)  LC_5 Logic Functioning bit
 (38 11)  (1128 347)  (1128 347)  LC_5 Logic Functioning bit
 (39 11)  (1129 347)  (1129 347)  LC_5 Logic Functioning bit
 (41 11)  (1131 347)  (1131 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (10 12)  (1100 348)  (1100 348)  routing T_21_21.sp4_v_t_40 <X> T_21_21.sp4_h_r_10
 (11 12)  (1101 348)  (1101 348)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_v_b_11
 (13 12)  (1103 348)  (1103 348)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_v_b_11
 (17 12)  (1107 348)  (1107 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (1119 348)  (1119 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 348)  (1120 348)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 348)  (1121 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 348)  (1122 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 348)  (1123 348)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 348)  (1126 348)  LC_6 Logic Functioning bit
 (37 12)  (1127 348)  (1127 348)  LC_6 Logic Functioning bit
 (38 12)  (1128 348)  (1128 348)  LC_6 Logic Functioning bit
 (39 12)  (1129 348)  (1129 348)  LC_6 Logic Functioning bit
 (41 12)  (1131 348)  (1131 348)  LC_6 Logic Functioning bit
 (43 12)  (1133 348)  (1133 348)  LC_6 Logic Functioning bit
 (12 13)  (1102 349)  (1102 349)  routing T_21_21.sp4_h_l_40 <X> T_21_21.sp4_v_b_11
 (26 13)  (1116 349)  (1116 349)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 349)  (1119 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 349)  (1120 349)  routing T_21_21.lc_trk_g0_7 <X> T_21_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 349)  (1126 349)  LC_6 Logic Functioning bit
 (38 13)  (1128 349)  (1128 349)  LC_6 Logic Functioning bit
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.sp4_v_t_17 <X> T_21_21.lc_trk_g3_4
 (17 14)  (1107 350)  (1107 350)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 350)  (1108 350)  routing T_21_21.wire_logic_cluster/lc_5/out <X> T_21_21.lc_trk_g3_5
 (26 14)  (1116 350)  (1116 350)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (1118 350)  (1118 350)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 350)  (1119 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 350)  (1122 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 350)  (1126 350)  LC_7 Logic Functioning bit
 (37 14)  (1127 350)  (1127 350)  LC_7 Logic Functioning bit
 (38 14)  (1128 350)  (1128 350)  LC_7 Logic Functioning bit
 (41 14)  (1131 350)  (1131 350)  LC_7 Logic Functioning bit
 (42 14)  (1132 350)  (1132 350)  LC_7 Logic Functioning bit
 (43 14)  (1133 350)  (1133 350)  LC_7 Logic Functioning bit
 (50 14)  (1140 350)  (1140 350)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1091 351)  (1091 351)  routing T_21_21.lc_trk_g0_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (13 15)  (1103 351)  (1103 351)  routing T_21_21.sp4_v_b_6 <X> T_21_21.sp4_h_l_46
 (16 15)  (1106 351)  (1106 351)  routing T_21_21.sp4_v_t_17 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (26 15)  (1116 351)  (1116 351)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 351)  (1117 351)  routing T_21_21.lc_trk_g1_6 <X> T_21_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 351)  (1119 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 351)  (1120 351)  routing T_21_21.lc_trk_g2_2 <X> T_21_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 351)  (1121 351)  routing T_21_21.lc_trk_g0_2 <X> T_21_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 351)  (1126 351)  LC_7 Logic Functioning bit
 (37 15)  (1127 351)  (1127 351)  LC_7 Logic Functioning bit
 (39 15)  (1129 351)  (1129 351)  LC_7 Logic Functioning bit
 (43 15)  (1133 351)  (1133 351)  LC_7 Logic Functioning bit


LogicTile_22_21

 (28 0)  (1172 336)  (1172 336)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 336)  (1173 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 336)  (1174 336)  routing T_22_21.lc_trk_g2_5 <X> T_22_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 336)  (1175 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 336)  (1176 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 336)  (1178 336)  routing T_22_21.lc_trk_g1_4 <X> T_22_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 336)  (1179 336)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.input_2_0
 (36 0)  (1180 336)  (1180 336)  LC_0 Logic Functioning bit
 (38 0)  (1182 336)  (1182 336)  LC_0 Logic Functioning bit
 (41 0)  (1185 336)  (1185 336)  LC_0 Logic Functioning bit
 (43 0)  (1187 336)  (1187 336)  LC_0 Logic Functioning bit
 (45 0)  (1189 336)  (1189 336)  LC_0 Logic Functioning bit
 (14 1)  (1158 337)  (1158 337)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g0_0
 (15 1)  (1159 337)  (1159 337)  routing T_22_21.top_op_0 <X> T_22_21.lc_trk_g0_0
 (17 1)  (1161 337)  (1161 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (28 1)  (1172 337)  (1172 337)  routing T_22_21.lc_trk_g2_0 <X> T_22_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 337)  (1173 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 337)  (1176 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1177 337)  (1177 337)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.input_2_0
 (35 1)  (1179 337)  (1179 337)  routing T_22_21.lc_trk_g2_6 <X> T_22_21.input_2_0
 (36 1)  (1180 337)  (1180 337)  LC_0 Logic Functioning bit
 (39 1)  (1183 337)  (1183 337)  LC_0 Logic Functioning bit
 (40 1)  (1184 337)  (1184 337)  LC_0 Logic Functioning bit
 (42 1)  (1186 337)  (1186 337)  LC_0 Logic Functioning bit
 (46 1)  (1190 337)  (1190 337)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (1191 337)  (1191 337)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1144 338)  (1144 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 338)  (1145 338)  routing T_22_21.glb_netwk_6 <X> T_22_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 338)  (1146 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 338)  (1148 338)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_v_t_37
 (5 2)  (1149 338)  (1149 338)  routing T_22_21.sp4_v_b_0 <X> T_22_21.sp4_h_l_37
 (21 2)  (1165 338)  (1165 338)  routing T_22_21.sp4_v_b_15 <X> T_22_21.lc_trk_g0_7
 (22 2)  (1166 338)  (1166 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1167 338)  (1167 338)  routing T_22_21.sp4_v_b_15 <X> T_22_21.lc_trk_g0_7
 (27 2)  (1171 338)  (1171 338)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 338)  (1173 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 338)  (1176 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 338)  (1178 338)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 338)  (1180 338)  LC_1 Logic Functioning bit
 (41 2)  (1185 338)  (1185 338)  LC_1 Logic Functioning bit
 (43 2)  (1187 338)  (1187 338)  LC_1 Logic Functioning bit
 (45 2)  (1189 338)  (1189 338)  LC_1 Logic Functioning bit
 (21 3)  (1165 339)  (1165 339)  routing T_22_21.sp4_v_b_15 <X> T_22_21.lc_trk_g0_7
 (22 3)  (1166 339)  (1166 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1167 339)  (1167 339)  routing T_22_21.sp12_h_r_14 <X> T_22_21.lc_trk_g0_6
 (26 3)  (1170 339)  (1170 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 339)  (1172 339)  routing T_22_21.lc_trk_g2_3 <X> T_22_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 339)  (1173 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 339)  (1175 339)  routing T_22_21.lc_trk_g1_3 <X> T_22_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 339)  (1176 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1178 339)  (1178 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.input_2_1
 (35 3)  (1179 339)  (1179 339)  routing T_22_21.lc_trk_g1_2 <X> T_22_21.input_2_1
 (37 3)  (1181 339)  (1181 339)  LC_1 Logic Functioning bit
 (41 3)  (1185 339)  (1185 339)  LC_1 Logic Functioning bit
 (43 3)  (1187 339)  (1187 339)  LC_1 Logic Functioning bit
 (51 3)  (1195 339)  (1195 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1162 340)  (1162 340)  routing T_22_21.wire_logic_cluster/lc_1/out <X> T_22_21.lc_trk_g1_1
 (22 4)  (1166 340)  (1166 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (1165 341)  (1165 341)  routing T_22_21.sp4_r_v_b_27 <X> T_22_21.lc_trk_g1_3
 (22 5)  (1166 341)  (1166 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (10 6)  (1154 342)  (1154 342)  routing T_22_21.sp4_v_b_11 <X> T_22_21.sp4_h_l_41
 (14 6)  (1158 342)  (1158 342)  routing T_22_21.sp4_h_l_1 <X> T_22_21.lc_trk_g1_4
 (26 6)  (1170 342)  (1170 342)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 342)  (1172 342)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 342)  (1173 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 342)  (1174 342)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 342)  (1176 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 342)  (1177 342)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 342)  (1178 342)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 342)  (1179 342)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.input_2_3
 (36 6)  (1180 342)  (1180 342)  LC_3 Logic Functioning bit
 (37 6)  (1181 342)  (1181 342)  LC_3 Logic Functioning bit
 (38 6)  (1182 342)  (1182 342)  LC_3 Logic Functioning bit
 (40 6)  (1184 342)  (1184 342)  LC_3 Logic Functioning bit
 (41 6)  (1185 342)  (1185 342)  LC_3 Logic Functioning bit
 (42 6)  (1186 342)  (1186 342)  LC_3 Logic Functioning bit
 (43 6)  (1187 342)  (1187 342)  LC_3 Logic Functioning bit
 (15 7)  (1159 343)  (1159 343)  routing T_22_21.sp4_h_l_1 <X> T_22_21.lc_trk_g1_4
 (16 7)  (1160 343)  (1160 343)  routing T_22_21.sp4_h_l_1 <X> T_22_21.lc_trk_g1_4
 (17 7)  (1161 343)  (1161 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1170 343)  (1170 343)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 343)  (1171 343)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 343)  (1172 343)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 343)  (1173 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1176 343)  (1176 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1179 343)  (1179 343)  routing T_22_21.lc_trk_g0_7 <X> T_22_21.input_2_3
 (36 7)  (1180 343)  (1180 343)  LC_3 Logic Functioning bit
 (37 7)  (1181 343)  (1181 343)  LC_3 Logic Functioning bit
 (38 7)  (1182 343)  (1182 343)  LC_3 Logic Functioning bit
 (39 7)  (1183 343)  (1183 343)  LC_3 Logic Functioning bit
 (40 7)  (1184 343)  (1184 343)  LC_3 Logic Functioning bit
 (41 7)  (1185 343)  (1185 343)  LC_3 Logic Functioning bit
 (42 7)  (1186 343)  (1186 343)  LC_3 Logic Functioning bit
 (43 7)  (1187 343)  (1187 343)  LC_3 Logic Functioning bit
 (52 7)  (1196 343)  (1196 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (1149 344)  (1149 344)  routing T_22_21.sp4_v_b_6 <X> T_22_21.sp4_h_r_6
 (14 8)  (1158 344)  (1158 344)  routing T_22_21.wire_logic_cluster/lc_0/out <X> T_22_21.lc_trk_g2_0
 (16 8)  (1160 344)  (1160 344)  routing T_22_21.sp12_v_t_6 <X> T_22_21.lc_trk_g2_1
 (17 8)  (1161 344)  (1161 344)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (1165 344)  (1165 344)  routing T_22_21.sp4_h_r_43 <X> T_22_21.lc_trk_g2_3
 (22 8)  (1166 344)  (1166 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 344)  (1167 344)  routing T_22_21.sp4_h_r_43 <X> T_22_21.lc_trk_g2_3
 (24 8)  (1168 344)  (1168 344)  routing T_22_21.sp4_h_r_43 <X> T_22_21.lc_trk_g2_3
 (28 8)  (1172 344)  (1172 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 344)  (1173 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 344)  (1174 344)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 344)  (1176 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 344)  (1177 344)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 344)  (1178 344)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 344)  (1180 344)  LC_4 Logic Functioning bit
 (37 8)  (1181 344)  (1181 344)  LC_4 Logic Functioning bit
 (38 8)  (1182 344)  (1182 344)  LC_4 Logic Functioning bit
 (39 8)  (1183 344)  (1183 344)  LC_4 Logic Functioning bit
 (41 8)  (1185 344)  (1185 344)  LC_4 Logic Functioning bit
 (43 8)  (1187 344)  (1187 344)  LC_4 Logic Functioning bit
 (6 9)  (1150 345)  (1150 345)  routing T_22_21.sp4_v_b_6 <X> T_22_21.sp4_h_r_6
 (17 9)  (1161 345)  (1161 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (1165 345)  (1165 345)  routing T_22_21.sp4_h_r_43 <X> T_22_21.lc_trk_g2_3
 (27 9)  (1171 345)  (1171 345)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 345)  (1172 345)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 345)  (1173 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 345)  (1174 345)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 345)  (1175 345)  routing T_22_21.lc_trk_g3_2 <X> T_22_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 345)  (1180 345)  LC_4 Logic Functioning bit
 (38 9)  (1182 345)  (1182 345)  LC_4 Logic Functioning bit
 (3 10)  (1147 346)  (1147 346)  routing T_22_21.sp12_h_r_1 <X> T_22_21.sp12_h_l_22
 (17 10)  (1161 346)  (1161 346)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1162 346)  (1162 346)  routing T_22_21.bnl_op_5 <X> T_22_21.lc_trk_g2_5
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (1173 346)  (1173 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 346)  (1175 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 346)  (1176 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 346)  (1177 346)  routing T_22_21.lc_trk_g2_4 <X> T_22_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 346)  (1180 346)  LC_5 Logic Functioning bit
 (38 10)  (1182 346)  (1182 346)  LC_5 Logic Functioning bit
 (42 10)  (1186 346)  (1186 346)  LC_5 Logic Functioning bit
 (43 10)  (1187 346)  (1187 346)  LC_5 Logic Functioning bit
 (50 10)  (1194 346)  (1194 346)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1147 347)  (1147 347)  routing T_22_21.sp12_h_r_1 <X> T_22_21.sp12_h_l_22
 (15 11)  (1159 347)  (1159 347)  routing T_22_21.sp4_v_t_33 <X> T_22_21.lc_trk_g2_4
 (16 11)  (1160 347)  (1160 347)  routing T_22_21.sp4_v_t_33 <X> T_22_21.lc_trk_g2_4
 (17 11)  (1161 347)  (1161 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (1162 347)  (1162 347)  routing T_22_21.bnl_op_5 <X> T_22_21.lc_trk_g2_5
 (21 11)  (1165 347)  (1165 347)  routing T_22_21.sp4_r_v_b_39 <X> T_22_21.lc_trk_g2_7
 (22 11)  (1166 347)  (1166 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1169 347)  (1169 347)  routing T_22_21.sp4_r_v_b_38 <X> T_22_21.lc_trk_g2_6
 (36 11)  (1180 347)  (1180 347)  LC_5 Logic Functioning bit
 (38 11)  (1182 347)  (1182 347)  LC_5 Logic Functioning bit
 (42 11)  (1186 347)  (1186 347)  LC_5 Logic Functioning bit
 (43 11)  (1187 347)  (1187 347)  LC_5 Logic Functioning bit
 (16 12)  (1160 348)  (1160 348)  routing T_22_21.sp4_v_b_33 <X> T_22_21.lc_trk_g3_1
 (17 12)  (1161 348)  (1161 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1162 348)  (1162 348)  routing T_22_21.sp4_v_b_33 <X> T_22_21.lc_trk_g3_1
 (25 12)  (1169 348)  (1169 348)  routing T_22_21.bnl_op_2 <X> T_22_21.lc_trk_g3_2
 (26 12)  (1170 348)  (1170 348)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 348)  (1171 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (1172 348)  (1172 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 348)  (1173 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 348)  (1174 348)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 348)  (1176 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 348)  (1177 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 348)  (1178 348)  routing T_22_21.lc_trk_g3_0 <X> T_22_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 348)  (1180 348)  LC_6 Logic Functioning bit
 (37 12)  (1181 348)  (1181 348)  LC_6 Logic Functioning bit
 (47 12)  (1191 348)  (1191 348)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (1194 348)  (1194 348)  Cascade bit: LH_LC06_inmux02_5

 (16 13)  (1160 349)  (1160 349)  routing T_22_21.sp12_v_b_8 <X> T_22_21.lc_trk_g3_0
 (17 13)  (1161 349)  (1161 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (1162 349)  (1162 349)  routing T_22_21.sp4_v_b_33 <X> T_22_21.lc_trk_g3_1
 (22 13)  (1166 349)  (1166 349)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1169 349)  (1169 349)  routing T_22_21.bnl_op_2 <X> T_22_21.lc_trk_g3_2
 (26 13)  (1170 349)  (1170 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 349)  (1171 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 349)  (1172 349)  routing T_22_21.lc_trk_g3_7 <X> T_22_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 349)  (1173 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 349)  (1174 349)  routing T_22_21.lc_trk_g3_6 <X> T_22_21.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 349)  (1180 349)  LC_6 Logic Functioning bit
 (37 13)  (1181 349)  (1181 349)  LC_6 Logic Functioning bit
 (40 13)  (1184 349)  (1184 349)  LC_6 Logic Functioning bit
 (42 13)  (1186 349)  (1186 349)  LC_6 Logic Functioning bit
 (8 14)  (1152 350)  (1152 350)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_47
 (9 14)  (1153 350)  (1153 350)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_47
 (10 14)  (1154 350)  (1154 350)  routing T_22_21.sp4_v_t_41 <X> T_22_21.sp4_h_l_47
 (21 14)  (1165 350)  (1165 350)  routing T_22_21.wire_logic_cluster/lc_7/out <X> T_22_21.lc_trk_g3_7
 (22 14)  (1166 350)  (1166 350)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 350)  (1177 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 350)  (1178 350)  routing T_22_21.lc_trk_g3_1 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 350)  (1180 350)  LC_7 Logic Functioning bit
 (38 14)  (1182 350)  (1182 350)  LC_7 Logic Functioning bit
 (41 14)  (1185 350)  (1185 350)  LC_7 Logic Functioning bit
 (43 14)  (1187 350)  (1187 350)  LC_7 Logic Functioning bit
 (22 15)  (1166 351)  (1166 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 351)  (1169 351)  routing T_22_21.sp4_r_v_b_46 <X> T_22_21.lc_trk_g3_6
 (28 15)  (1172 351)  (1172 351)  routing T_22_21.lc_trk_g2_1 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 351)  (1174 351)  routing T_22_21.lc_trk_g0_6 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (41 15)  (1185 351)  (1185 351)  LC_7 Logic Functioning bit
 (43 15)  (1187 351)  (1187 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (14 0)  (1212 336)  (1212 336)  routing T_23_21.sp4_h_l_5 <X> T_23_21.lc_trk_g0_0
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 336)  (1228 336)  routing T_23_21.lc_trk_g0_5 <X> T_23_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g2_1 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (37 0)  (1235 336)  (1235 336)  LC_0 Logic Functioning bit
 (38 0)  (1236 336)  (1236 336)  LC_0 Logic Functioning bit
 (42 0)  (1240 336)  (1240 336)  LC_0 Logic Functioning bit
 (45 0)  (1243 336)  (1243 336)  LC_0 Logic Functioning bit
 (46 0)  (1244 336)  (1244 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1212 337)  (1212 337)  routing T_23_21.sp4_h_l_5 <X> T_23_21.lc_trk_g0_0
 (15 1)  (1213 337)  (1213 337)  routing T_23_21.sp4_h_l_5 <X> T_23_21.lc_trk_g0_0
 (16 1)  (1214 337)  (1214 337)  routing T_23_21.sp4_h_l_5 <X> T_23_21.lc_trk_g0_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (1225 337)  (1225 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 337)  (1226 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (37 1)  (1235 337)  (1235 337)  LC_0 Logic Functioning bit
 (42 1)  (1240 337)  (1240 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (0 2)  (1198 338)  (1198 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 338)  (1199 338)  routing T_23_21.glb_netwk_6 <X> T_23_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 338)  (1200 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 338)  (1212 338)  routing T_23_21.wire_logic_cluster/lc_4/out <X> T_23_21.lc_trk_g0_4
 (17 2)  (1215 338)  (1215 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (1220 338)  (1220 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1221 338)  (1221 338)  routing T_23_21.sp4_v_b_23 <X> T_23_21.lc_trk_g0_7
 (24 2)  (1222 338)  (1222 338)  routing T_23_21.sp4_v_b_23 <X> T_23_21.lc_trk_g0_7
 (13 3)  (1211 339)  (1211 339)  routing T_23_21.sp4_v_b_9 <X> T_23_21.sp4_h_l_39
 (17 3)  (1215 339)  (1215 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1216 339)  (1216 339)  routing T_23_21.sp4_r_v_b_29 <X> T_23_21.lc_trk_g0_5
 (15 6)  (1213 342)  (1213 342)  routing T_23_21.top_op_5 <X> T_23_21.lc_trk_g1_5
 (17 6)  (1215 342)  (1215 342)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (1219 342)  (1219 342)  routing T_23_21.wire_logic_cluster/lc_7/out <X> T_23_21.lc_trk_g1_7
 (22 6)  (1220 342)  (1220 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1223 342)  (1223 342)  routing T_23_21.wire_logic_cluster/lc_6/out <X> T_23_21.lc_trk_g1_6
 (3 7)  (1201 343)  (1201 343)  routing T_23_21.sp12_h_l_23 <X> T_23_21.sp12_v_t_23
 (18 7)  (1216 343)  (1216 343)  routing T_23_21.top_op_5 <X> T_23_21.lc_trk_g1_5
 (22 7)  (1220 343)  (1220 343)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 8)  (1213 344)  (1213 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (16 8)  (1214 344)  (1214 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (17 8)  (1215 344)  (1215 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1216 344)  (1216 344)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (22 8)  (1220 344)  (1220 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1221 344)  (1221 344)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g2_3
 (24 8)  (1222 344)  (1222 344)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g2_3
 (27 8)  (1225 344)  (1225 344)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 344)  (1226 344)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 344)  (1227 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 344)  (1229 344)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 344)  (1230 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 344)  (1231 344)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 344)  (1233 344)  routing T_23_21.lc_trk_g0_4 <X> T_23_21.input_2_4
 (36 8)  (1234 344)  (1234 344)  LC_4 Logic Functioning bit
 (38 8)  (1236 344)  (1236 344)  LC_4 Logic Functioning bit
 (42 8)  (1240 344)  (1240 344)  LC_4 Logic Functioning bit
 (43 8)  (1241 344)  (1241 344)  LC_4 Logic Functioning bit
 (45 8)  (1243 344)  (1243 344)  LC_4 Logic Functioning bit
 (52 8)  (1250 344)  (1250 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (1213 345)  (1213 345)  routing T_23_21.sp4_v_t_29 <X> T_23_21.lc_trk_g2_0
 (16 9)  (1214 345)  (1214 345)  routing T_23_21.sp4_v_t_29 <X> T_23_21.lc_trk_g2_0
 (17 9)  (1215 345)  (1215 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1216 345)  (1216 345)  routing T_23_21.sp4_h_r_41 <X> T_23_21.lc_trk_g2_1
 (21 9)  (1219 345)  (1219 345)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g2_3
 (28 9)  (1226 345)  (1226 345)  routing T_23_21.lc_trk_g2_0 <X> T_23_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 345)  (1227 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 345)  (1228 345)  routing T_23_21.lc_trk_g3_2 <X> T_23_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 345)  (1229 345)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 345)  (1230 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (1240 345)  (1240 345)  LC_4 Logic Functioning bit
 (43 9)  (1241 345)  (1241 345)  LC_4 Logic Functioning bit
 (21 10)  (1219 346)  (1219 346)  routing T_23_21.sp4_h_l_34 <X> T_23_21.lc_trk_g2_7
 (22 10)  (1220 346)  (1220 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1221 346)  (1221 346)  routing T_23_21.sp4_h_l_34 <X> T_23_21.lc_trk_g2_7
 (24 10)  (1222 346)  (1222 346)  routing T_23_21.sp4_h_l_34 <X> T_23_21.lc_trk_g2_7
 (21 11)  (1219 347)  (1219 347)  routing T_23_21.sp4_h_l_34 <X> T_23_21.lc_trk_g2_7
 (22 11)  (1220 347)  (1220 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1223 347)  (1223 347)  routing T_23_21.sp4_r_v_b_38 <X> T_23_21.lc_trk_g2_6
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (1223 348)  (1223 348)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (26 12)  (1224 348)  (1224 348)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 348)  (1225 348)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 348)  (1227 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 348)  (1228 348)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 348)  (1230 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 348)  (1231 348)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 348)  (1233 348)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.input_2_6
 (36 12)  (1234 348)  (1234 348)  LC_6 Logic Functioning bit
 (41 12)  (1239 348)  (1239 348)  LC_6 Logic Functioning bit
 (43 12)  (1241 348)  (1241 348)  LC_6 Logic Functioning bit
 (45 12)  (1243 348)  (1243 348)  LC_6 Logic Functioning bit
 (18 13)  (1216 349)  (1216 349)  routing T_23_21.sp4_r_v_b_41 <X> T_23_21.lc_trk_g3_1
 (22 13)  (1220 349)  (1220 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1221 349)  (1221 349)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (24 13)  (1222 349)  (1222 349)  routing T_23_21.sp4_h_r_34 <X> T_23_21.lc_trk_g3_2
 (26 13)  (1224 349)  (1224 349)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 349)  (1226 349)  routing T_23_21.lc_trk_g2_6 <X> T_23_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 349)  (1227 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 349)  (1228 349)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 349)  (1229 349)  routing T_23_21.lc_trk_g2_3 <X> T_23_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 349)  (1230 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1232 349)  (1232 349)  routing T_23_21.lc_trk_g1_5 <X> T_23_21.input_2_6
 (36 13)  (1234 349)  (1234 349)  LC_6 Logic Functioning bit
 (37 13)  (1235 349)  (1235 349)  LC_6 Logic Functioning bit
 (38 13)  (1236 349)  (1236 349)  LC_6 Logic Functioning bit
 (41 13)  (1239 349)  (1239 349)  LC_6 Logic Functioning bit
 (43 13)  (1241 349)  (1241 349)  LC_6 Logic Functioning bit
 (46 13)  (1244 349)  (1244 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (8 14)  (1206 350)  (1206 350)  routing T_23_21.sp4_h_r_10 <X> T_23_21.sp4_h_l_47
 (12 14)  (1210 350)  (1210 350)  routing T_23_21.sp4_v_t_46 <X> T_23_21.sp4_h_l_46
 (26 14)  (1224 350)  (1224 350)  routing T_23_21.lc_trk_g0_5 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 350)  (1225 350)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 350)  (1228 350)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 350)  (1231 350)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 350)  (1232 350)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 350)  (1233 350)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.input_2_7
 (36 14)  (1234 350)  (1234 350)  LC_7 Logic Functioning bit
 (41 14)  (1239 350)  (1239 350)  LC_7 Logic Functioning bit
 (43 14)  (1241 350)  (1241 350)  LC_7 Logic Functioning bit
 (45 14)  (1243 350)  (1243 350)  LC_7 Logic Functioning bit
 (11 15)  (1209 351)  (1209 351)  routing T_23_21.sp4_v_t_46 <X> T_23_21.sp4_h_l_46
 (29 15)  (1227 351)  (1227 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 351)  (1228 351)  routing T_23_21.lc_trk_g1_7 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 351)  (1230 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1233 351)  (1233 351)  routing T_23_21.lc_trk_g0_7 <X> T_23_21.input_2_7
 (36 15)  (1234 351)  (1234 351)  LC_7 Logic Functioning bit
 (37 15)  (1235 351)  (1235 351)  LC_7 Logic Functioning bit
 (38 15)  (1236 351)  (1236 351)  LC_7 Logic Functioning bit
 (41 15)  (1239 351)  (1239 351)  LC_7 Logic Functioning bit
 (43 15)  (1241 351)  (1241 351)  LC_7 Logic Functioning bit
 (48 15)  (1246 351)  (1246 351)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_24_21

 (3 15)  (1255 351)  (1255 351)  routing T_24_21.sp12_h_l_22 <X> T_24_21.sp12_v_t_22


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 2)  (1334 338)  (1334 338)  routing T_25_21.lc_trk_g2_0 <X> T_25_21.wire_bram/ram/WDATA_14
 (29 2)  (1335 338)  (1335 338)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_0 wire_bram/ram/WDATA_14
 (36 2)  (1342 338)  (1342 338)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_14 sp4_h_r_34
 (4 3)  (1310 339)  (1310 339)  routing T_25_21.sp4_v_b_7 <X> T_25_21.sp4_h_l_37
 (14 3)  (1320 339)  (1320 339)  routing T_25_21.sp12_h_r_20 <X> T_25_21.lc_trk_g0_4
 (16 3)  (1322 339)  (1322 339)  routing T_25_21.sp12_h_r_20 <X> T_25_21.lc_trk_g0_4
 (17 3)  (1323 339)  (1323 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (17 6)  (1323 342)  (1323 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (1335 342)  (1335 342)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 342)  (1336 342)  routing T_25_21.lc_trk_g0_4 <X> T_25_21.wire_bram/ram/WDATA_12
 (9 7)  (1315 343)  (1315 343)  routing T_25_21.sp4_v_b_8 <X> T_25_21.sp4_v_t_41
 (10 7)  (1316 343)  (1316 343)  routing T_25_21.sp4_v_b_8 <X> T_25_21.sp4_v_t_41
 (12 7)  (1318 343)  (1318 343)  routing T_25_21.sp4_h_l_40 <X> T_25_21.sp4_v_t_40
 (18 7)  (1324 343)  (1324 343)  routing T_25_21.sp4_r_v_b_29 <X> T_25_21.lc_trk_g1_5
 (38 7)  (1344 343)  (1344 343)  Enable bit of Mux _out_links/OutMux0_3 => wire_bram/ram/RDATA_12 sp4_v_b_6
 (14 8)  (1320 344)  (1320 344)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g2_0
 (14 9)  (1320 345)  (1320 345)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g2_0
 (15 9)  (1321 345)  (1321 345)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g2_0
 (16 9)  (1322 345)  (1322 345)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g2_0
 (17 9)  (1323 345)  (1323 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (3 10)  (1309 346)  (1309 346)  routing T_25_21.sp12_v_t_22 <X> T_25_21.sp12_h_l_22
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (27 10)  (1333 346)  (1333 346)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_10
 (28 10)  (1334 346)  (1334 346)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_10
 (29 10)  (1335 346)  (1335 346)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (5 11)  (1311 347)  (1311 347)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_v_t_43
 (15 11)  (1321 347)  (1321 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_h_r_36 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (30 11)  (1336 347)  (1336 347)  routing T_25_21.lc_trk_g3_3 <X> T_25_21.wire_bram/ram/WDATA_10
 (40 11)  (1346 347)  (1346 347)  Enable bit of Mux _out_links/OutMux3_5 => wire_bram/ram/RDATA_10 sp12_v_b_10
 (21 12)  (1327 348)  (1327 348)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g3_3
 (22 12)  (1328 348)  (1328 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1329 348)  (1329 348)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g3_3
 (24 12)  (1330 348)  (1330 348)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g3_3
 (21 13)  (1327 349)  (1327 349)  routing T_25_21.sp4_h_r_43 <X> T_25_21.lc_trk_g3_3
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (28 14)  (1334 350)  (1334 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/WDATA_8
 (29 14)  (1335 350)  (1335 350)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_8
 (30 14)  (1336 350)  (1336 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/WDATA_8
 (37 14)  (1343 350)  (1343 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g1_5 <X> T_25_21.wire_bram/ram/RE
 (8 15)  (1314 351)  (1314 351)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_t_47
 (9 15)  (1315 351)  (1315 351)  routing T_25_21.sp4_h_r_10 <X> T_25_21.sp4_v_t_47


LogicTile_26_21

 (4 8)  (1352 344)  (1352 344)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_v_b_6
 (6 8)  (1354 344)  (1354 344)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_v_b_6
 (5 9)  (1353 345)  (1353 345)  routing T_26_21.sp4_h_l_37 <X> T_26_21.sp4_v_b_6
 (2 14)  (1350 350)  (1350 350)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_v_t_23 <X> T_30_21.sp12_h_l_23


IO_Tile_0_20

 (1 0)  (16 320)  (16 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_13 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 324)  (9 324)  routing T_0_20.span4_vert_b_13 <X> T_0_20.lc_trk_g0_5
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (16 14)  (1 334)  (1 334)  IOB_1 IO Functioning bit


LogicTile_2_20

 (5 4)  (77 324)  (77 324)  routing T_2_20.sp4_h_l_37 <X> T_2_20.sp4_h_r_3
 (4 5)  (76 325)  (76 325)  routing T_2_20.sp4_h_l_37 <X> T_2_20.sp4_h_r_3


LogicTile_6_20

 (25 4)  (313 324)  (313 324)  routing T_6_20.sp4_h_l_7 <X> T_6_20.lc_trk_g1_2
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g3_0 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (325 324)  (325 324)  LC_2 Logic Functioning bit
 (39 4)  (327 324)  (327 324)  LC_2 Logic Functioning bit
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (311 325)  (311 325)  routing T_6_20.sp4_h_l_7 <X> T_6_20.lc_trk_g1_2
 (24 5)  (312 325)  (312 325)  routing T_6_20.sp4_h_l_7 <X> T_6_20.lc_trk_g1_2
 (25 5)  (313 325)  (313 325)  routing T_6_20.sp4_h_l_7 <X> T_6_20.lc_trk_g1_2
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (5 8)  (293 328)  (293 328)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_h_r_6
 (4 9)  (292 329)  (292 329)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_h_r_6
 (14 12)  (302 332)  (302 332)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (15 13)  (303 333)  (303 333)  routing T_6_20.rgt_op_0 <X> T_6_20.lc_trk_g3_0
 (17 13)  (305 333)  (305 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_7_20

 (14 0)  (356 320)  (356 320)  routing T_7_20.wire_logic_cluster/lc_0/out <X> T_7_20.lc_trk_g0_0
 (27 0)  (369 320)  (369 320)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 320)  (371 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 320)  (373 320)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 320)  (374 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 320)  (375 320)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (379 320)  (379 320)  LC_0 Logic Functioning bit
 (39 0)  (381 320)  (381 320)  LC_0 Logic Functioning bit
 (41 0)  (383 320)  (383 320)  LC_0 Logic Functioning bit
 (43 0)  (385 320)  (385 320)  LC_0 Logic Functioning bit
 (45 0)  (387 320)  (387 320)  LC_0 Logic Functioning bit
 (47 0)  (389 320)  (389 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (395 320)  (395 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (359 321)  (359 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (371 321)  (371 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 321)  (372 321)  routing T_7_20.lc_trk_g1_2 <X> T_7_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 321)  (373 321)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (378 321)  (378 321)  LC_0 Logic Functioning bit
 (38 1)  (380 321)  (380 321)  LC_0 Logic Functioning bit
 (48 1)  (390 321)  (390 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (342 324)  (342 324)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (1 4)  (343 324)  (343 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (367 324)  (367 324)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (1 5)  (343 325)  (343 325)  routing T_7_20.lc_trk_g2_2 <X> T_7_20.wire_logic_cluster/lc_7/cen
 (22 5)  (364 325)  (364 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (366 325)  (366 325)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (25 5)  (367 325)  (367 325)  routing T_7_20.sp12_h_r_2 <X> T_7_20.lc_trk_g1_2
 (25 8)  (367 328)  (367 328)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (22 9)  (364 329)  (364 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (365 329)  (365 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (24 9)  (366 329)  (366 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (25 9)  (367 329)  (367 329)  routing T_7_20.sp4_h_r_42 <X> T_7_20.lc_trk_g2_2
 (22 10)  (364 330)  (364 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (365 330)  (365 330)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g2_7
 (24 10)  (366 330)  (366 330)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g2_7
 (21 11)  (363 331)  (363 331)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g2_7
 (3 12)  (345 332)  (345 332)  routing T_7_20.sp12_v_t_22 <X> T_7_20.sp12_h_r_1


RAM_Tile_8_20

 (9 10)  (405 330)  (405 330)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_h_l_42
 (10 10)  (406 330)  (406 330)  routing T_8_20.sp4_h_r_4 <X> T_8_20.sp4_h_l_42


LogicTile_9_20

 (21 0)  (459 320)  (459 320)  routing T_9_20.wire_logic_cluster/lc_3/out <X> T_9_20.lc_trk_g0_3
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (450 321)  (450 321)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_b_2
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 322)  (453 322)  routing T_9_20.bot_op_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.bot_op_7 <X> T_9_20.lc_trk_g0_7
 (25 2)  (463 322)  (463 322)  routing T_9_20.sp4_v_b_6 <X> T_9_20.lc_trk_g0_6
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (461 323)  (461 323)  routing T_9_20.sp4_v_b_6 <X> T_9_20.lc_trk_g0_6
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 324)  (468 324)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 324)  (473 324)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_2
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (45 4)  (483 324)  (483 324)  LC_2 Logic Functioning bit
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.top_op_2 <X> T_9_20.lc_trk_g1_2
 (25 5)  (463 325)  (463 325)  routing T_9_20.top_op_2 <X> T_9_20.lc_trk_g1_2
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_2
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 326)  (472 326)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 326)  (474 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (45 6)  (483 326)  (483 326)  LC_3 Logic Functioning bit
 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 327)  (468 327)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 327)  (471 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.input_2_3
 (34 7)  (472 327)  (472 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.input_2_3
 (35 7)  (473 327)  (473 327)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.input_2_3
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 328)  (468 328)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 328)  (469 328)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (473 328)  (473 328)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_4
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (45 8)  (483 328)  (483 328)  LC_4 Logic Functioning bit
 (10 9)  (448 329)  (448 329)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_b_7
 (27 9)  (465 329)  (465 329)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 329)  (470 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 329)  (473 329)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_4
 (36 9)  (474 329)  (474 329)  LC_4 Logic Functioning bit
 (37 9)  (475 329)  (475 329)  LC_4 Logic Functioning bit
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (43 9)  (481 329)  (481 329)  LC_4 Logic Functioning bit
 (8 10)  (446 330)  (446 330)  routing T_9_20.sp4_h_r_11 <X> T_9_20.sp4_h_l_42
 (10 10)  (448 330)  (448 330)  routing T_9_20.sp4_h_r_11 <X> T_9_20.sp4_h_l_42
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 330)  (456 330)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g2_5
 (21 10)  (459 330)  (459 330)  routing T_9_20.wire_logic_cluster/lc_7/out <X> T_9_20.lc_trk_g2_7
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 330)  (473 330)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.input_2_5
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (43 10)  (481 330)  (481 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (471 331)  (471 331)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.input_2_5
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (43 11)  (481 331)  (481 331)  LC_5 Logic Functioning bit
 (48 11)  (486 331)  (486 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (490 331)  (490 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (11 12)  (449 332)  (449 332)  routing T_9_20.sp4_h_r_6 <X> T_9_20.sp4_v_b_11
 (25 12)  (463 332)  (463 332)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g3_2
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 332)  (473 332)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_6
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (43 12)  (481 332)  (481 332)  LC_6 Logic Functioning bit
 (45 12)  (483 332)  (483 332)  LC_6 Logic Functioning bit
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 333)  (473 333)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_6
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (3 14)  (441 334)  (441 334)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (14 14)  (452 334)  (452 334)  routing T_9_20.wire_logic_cluster/lc_4/out <X> T_9_20.lc_trk_g3_4
 (15 14)  (453 334)  (453 334)  routing T_9_20.sp12_v_t_2 <X> T_9_20.lc_trk_g3_5
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (456 334)  (456 334)  routing T_9_20.sp12_v_t_2 <X> T_9_20.lc_trk_g3_5
 (25 14)  (463 334)  (463 334)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g3_6
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 334)  (473 334)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_7
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (38 14)  (476 334)  (476 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (45 14)  (483 334)  (483 334)  LC_7 Logic Functioning bit
 (3 15)  (441 335)  (441 335)  routing T_9_20.sp12_h_r_1 <X> T_9_20.sp12_v_t_22
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp12_v_t_2 <X> T_9_20.lc_trk_g3_5
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 335)  (470 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 335)  (471 335)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_7
 (35 15)  (473 335)  (473 335)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.input_2_7
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit
 (43 15)  (481 335)  (481 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (4 0)  (496 320)  (496 320)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (6 0)  (498 320)  (498 320)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (25 0)  (517 320)  (517 320)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g0_2
 (5 1)  (497 321)  (497 321)  routing T_10_20.sp4_h_l_43 <X> T_10_20.sp4_v_b_0
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (492 322)  (492 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (1 2)  (493 322)  (493 322)  routing T_10_20.glb_netwk_6 <X> T_10_20.wire_logic_cluster/lc_7/clk
 (2 2)  (494 322)  (494 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (41 2)  (533 322)  (533 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (45 2)  (537 322)  (537 322)  LC_1 Logic Functioning bit
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (51 3)  (543 323)  (543 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (493 324)  (493 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (515 324)  (515 324)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (31 4)  (523 324)  (523 324)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (40 4)  (532 324)  (532 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (45 4)  (537 324)  (537 324)  LC_2 Logic Functioning bit
 (46 4)  (538 324)  (538 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (0 5)  (492 325)  (492 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (1 5)  (493 325)  (493 325)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_7/cen
 (15 5)  (507 325)  (507 325)  routing T_10_20.bot_op_0 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (513 325)  (513 325)  routing T_10_20.sp4_h_r_3 <X> T_10_20.lc_trk_g1_3
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 325)  (525 325)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_2
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (41 5)  (533 325)  (533 325)  LC_2 Logic Functioning bit
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 328)  (525 328)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 328)  (528 328)  LC_4 Logic Functioning bit
 (37 8)  (529 328)  (529 328)  LC_4 Logic Functioning bit
 (42 8)  (534 328)  (534 328)  LC_4 Logic Functioning bit
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (46 9)  (538 329)  (538 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (540 329)  (540 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (543 329)  (543 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (544 329)  (544 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (545 329)  (545 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g2_4
 (15 10)  (507 330)  (507 330)  routing T_10_20.rgt_op_5 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.rgt_op_5 <X> T_10_20.lc_trk_g2_5
 (14 11)  (506 331)  (506 331)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g2_4
 (15 11)  (507 331)  (507 331)  routing T_10_20.sp12_v_t_3 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 332)  (510 332)  routing T_10_20.wire_logic_cluster/lc_1/out <X> T_10_20.lc_trk_g3_1
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (39 12)  (531 332)  (531 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 333)  (525 333)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_6
 (34 13)  (526 333)  (526 333)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.input_2_6
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (27 14)  (519 334)  (519 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (43 14)  (535 334)  (535 334)  LC_7 Logic Functioning bit
 (51 14)  (543 334)  (543 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (544 334)  (544 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit
 (51 15)  (543 335)  (543 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_20

 (15 0)  (561 320)  (561 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (17 0)  (563 320)  (563 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 320)  (564 320)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g0_1
 (25 0)  (571 320)  (571 320)  routing T_11_20.lft_op_2 <X> T_11_20.lc_trk_g0_2
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.lft_op_2 <X> T_11_20.lc_trk_g0_2
 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 322)  (576 322)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 322)  (581 322)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (36 2)  (582 322)  (582 322)  LC_1 Logic Functioning bit
 (38 2)  (584 322)  (584 322)  LC_1 Logic Functioning bit
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (41 2)  (587 322)  (587 322)  LC_1 Logic Functioning bit
 (43 2)  (589 322)  (589 322)  LC_1 Logic Functioning bit
 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 323)  (578 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (579 323)  (579 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (35 3)  (581 323)  (581 323)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.input_2_1
 (36 3)  (582 323)  (582 323)  LC_1 Logic Functioning bit
 (38 3)  (584 323)  (584 323)  LC_1 Logic Functioning bit
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (43 3)  (589 323)  (589 323)  LC_1 Logic Functioning bit
 (0 4)  (546 324)  (546 324)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (1 4)  (547 324)  (547 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.lft_op_2 <X> T_11_20.lc_trk_g1_2
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (50 4)  (596 324)  (596 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (547 325)  (547 325)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/cen
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_r_5 <X> T_11_20.sp4_v_b_5
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp4_h_r_3 <X> T_11_20.lc_trk_g1_3
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (570 325)  (570 325)  routing T_11_20.lft_op_2 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (41 5)  (587 325)  (587 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.wire_logic_cluster/lc_5/out <X> T_11_20.lc_trk_g1_5
 (19 6)  (565 326)  (565 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (548 328)  (548 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (25 8)  (571 328)  (571 328)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g2_2
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (567 330)  (567 330)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 330)  (569 330)  routing T_11_20.sp4_v_t_18 <X> T_11_20.lc_trk_g2_7
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 330)  (576 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (38 10)  (584 330)  (584 330)  LC_5 Logic Functioning bit
 (39 10)  (585 330)  (585 330)  LC_5 Logic Functioning bit
 (42 10)  (588 330)  (588 330)  LC_5 Logic Functioning bit
 (45 10)  (591 330)  (591 330)  LC_5 Logic Functioning bit
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (594 330)  (594 330)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (597 330)  (597 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g3_7 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (46 11)  (592 331)  (592 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (51 11)  (597 331)  (597 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (40 12)  (586 332)  (586 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (26 13)  (572 333)  (572 333)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 333)  (578 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (581 333)  (581 333)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.input_2_6
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (22 14)  (568 334)  (568 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 334)  (570 334)  routing T_11_20.tnl_op_7 <X> T_11_20.lc_trk_g3_7
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (37 14)  (583 334)  (583 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (40 14)  (586 334)  (586 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (50 14)  (596 334)  (596 334)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (567 335)  (567 335)  routing T_11_20.tnl_op_7 <X> T_11_20.lc_trk_g3_7
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (40 15)  (586 335)  (586 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (46 15)  (592 335)  (592 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_20

 (6 0)  (606 320)  (606 320)  routing T_12_20.sp4_h_r_7 <X> T_12_20.sp4_v_b_0
 (12 0)  (612 320)  (612 320)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_r_2
 (14 0)  (614 320)  (614 320)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (11 1)  (611 321)  (611 321)  routing T_12_20.sp4_v_b_2 <X> T_12_20.sp4_h_r_2
 (14 1)  (614 321)  (614 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (15 1)  (615 321)  (615 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_h_l_5 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 321)  (623 321)  routing T_12_20.sp12_h_r_10 <X> T_12_20.lc_trk_g0_2
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 4)  (612 324)  (612 324)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_h_r_5
 (11 5)  (611 325)  (611 325)  routing T_12_20.sp4_v_b_5 <X> T_12_20.sp4_h_r_5
 (14 5)  (614 325)  (614 325)  routing T_12_20.top_op_0 <X> T_12_20.lc_trk_g1_0
 (15 5)  (615 325)  (615 325)  routing T_12_20.top_op_0 <X> T_12_20.lc_trk_g1_0
 (17 5)  (617 325)  (617 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (3 6)  (603 326)  (603 326)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (9 6)  (609 326)  (609 326)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_h_l_41
 (10 6)  (610 326)  (610 326)  routing T_12_20.sp4_h_r_1 <X> T_12_20.sp4_h_l_41
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 326)  (631 326)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 326)  (635 326)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_3
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (3 7)  (603 327)  (603 327)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 327)  (631 327)  routing T_12_20.lc_trk_g3_7 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_3
 (34 7)  (634 327)  (634 327)  routing T_12_20.lc_trk_g3_4 <X> T_12_20.input_2_3
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g2_3
 (24 8)  (624 328)  (624 328)  routing T_12_20.sp4_v_t_30 <X> T_12_20.lc_trk_g2_3
 (27 8)  (627 328)  (627 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (47 8)  (647 328)  (647 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (604 329)  (604 329)  routing T_12_20.sp4_v_t_36 <X> T_12_20.sp4_h_r_6
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 329)  (631 329)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.wire_logic_cluster/lc_5/out <X> T_12_20.lc_trk_g2_5
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 330)  (623 330)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.sp4_v_b_47 <X> T_12_20.lc_trk_g2_7
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 330)  (635 330)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_5
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (45 10)  (645 330)  (645 330)  LC_5 Logic Functioning bit
 (47 10)  (647 330)  (647 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 331)  (630 331)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 331)  (631 331)  routing T_12_20.lc_trk_g3_3 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 331)  (632 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 331)  (633 331)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.input_2_5
 (37 11)  (637 331)  (637 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (21 12)  (621 332)  (621 332)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g3_3
 (22 12)  (622 332)  (622 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (624 332)  (624 332)  routing T_12_20.rgt_op_3 <X> T_12_20.lc_trk_g3_3
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (614 334)  (614 334)  routing T_12_20.wire_logic_cluster/lc_4/out <X> T_12_20.lc_trk_g3_4
 (21 14)  (621 334)  (621 334)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7
 (22 14)  (622 334)  (622 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 334)  (623 334)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7
 (17 15)  (617 335)  (617 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (621 335)  (621 335)  routing T_12_20.sp4_v_t_26 <X> T_12_20.lc_trk_g3_7


LogicTile_13_20

 (21 0)  (675 320)  (675 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (677 320)  (677 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (24 0)  (678 320)  (678 320)  routing T_13_20.sp4_h_r_11 <X> T_13_20.lc_trk_g0_3
 (27 0)  (681 320)  (681 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g1_4 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 320)  (688 320)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 320)  (689 320)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.input_2_0
 (22 1)  (676 321)  (676 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 321)  (679 321)  routing T_13_20.sp4_r_v_b_33 <X> T_13_20.lc_trk_g0_2
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 321)  (686 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 321)  (688 321)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.input_2_0
 (35 1)  (689 321)  (689 321)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.input_2_0
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (0 2)  (654 322)  (654 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (655 322)  (655 322)  routing T_13_20.glb_netwk_6 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (656 322)  (656 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp4_v_b_15 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 322)  (677 322)  routing T_13_20.sp4_v_b_15 <X> T_13_20.lc_trk_g0_7
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (689 322)  (689 322)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_1
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (40 2)  (694 322)  (694 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (12 3)  (666 323)  (666 323)  routing T_13_20.sp4_h_l_39 <X> T_13_20.sp4_v_t_39
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp12_h_r_20 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp12_h_r_20 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (675 323)  (675 323)  routing T_13_20.sp4_v_b_15 <X> T_13_20.lc_trk_g0_7
 (22 3)  (676 323)  (676 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 323)  (678 323)  routing T_13_20.bot_op_6 <X> T_13_20.lc_trk_g0_6
 (27 3)  (681 323)  (681 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 323)  (682 323)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 323)  (686 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (689 323)  (689 323)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_1
 (36 3)  (690 323)  (690 323)  LC_1 Logic Functioning bit
 (38 3)  (692 323)  (692 323)  LC_1 Logic Functioning bit
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (0 4)  (654 324)  (654 324)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (1 4)  (655 324)  (655 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (669 324)  (669 324)  routing T_13_20.bot_op_1 <X> T_13_20.lc_trk_g1_1
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 324)  (675 324)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 324)  (690 324)  LC_2 Logic Functioning bit
 (37 4)  (691 324)  (691 324)  LC_2 Logic Functioning bit
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (41 4)  (695 324)  (695 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (43 4)  (697 324)  (697 324)  LC_2 Logic Functioning bit
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (655 325)  (655 325)  routing T_13_20.lc_trk_g2_2 <X> T_13_20.wire_logic_cluster/lc_7/cen
 (4 5)  (658 325)  (658 325)  routing T_13_20.sp4_v_t_47 <X> T_13_20.sp4_h_r_3
 (15 5)  (669 325)  (669 325)  routing T_13_20.bot_op_0 <X> T_13_20.lc_trk_g1_0
 (17 5)  (671 325)  (671 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (37 5)  (691 325)  (691 325)  LC_2 Logic Functioning bit
 (40 5)  (694 325)  (694 325)  LC_2 Logic Functioning bit
 (41 5)  (695 325)  (695 325)  LC_2 Logic Functioning bit
 (42 5)  (696 325)  (696 325)  LC_2 Logic Functioning bit
 (43 5)  (697 325)  (697 325)  LC_2 Logic Functioning bit
 (14 6)  (668 326)  (668 326)  routing T_13_20.wire_logic_cluster/lc_4/out <X> T_13_20.lc_trk_g1_4
 (22 6)  (676 326)  (676 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 326)  (678 326)  routing T_13_20.bot_op_7 <X> T_13_20.lc_trk_g1_7
 (27 6)  (681 326)  (681 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 326)  (689 326)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (38 6)  (692 326)  (692 326)  LC_3 Logic Functioning bit
 (39 6)  (693 326)  (693 326)  LC_3 Logic Functioning bit
 (42 6)  (696 326)  (696 326)  LC_3 Logic Functioning bit
 (45 6)  (699 326)  (699 326)  LC_3 Logic Functioning bit
 (47 6)  (701 326)  (701 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (706 326)  (706 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (671 327)  (671 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (680 327)  (680 327)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 327)  (684 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 327)  (687 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (34 7)  (688 327)  (688 327)  routing T_13_20.lc_trk_g3_4 <X> T_13_20.input_2_3
 (38 7)  (692 327)  (692 327)  LC_3 Logic Functioning bit
 (39 7)  (693 327)  (693 327)  LC_3 Logic Functioning bit
 (48 7)  (702 327)  (702 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (706 327)  (706 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (707 327)  (707 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (659 328)  (659 328)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (6 8)  (660 328)  (660 328)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_b_6
 (14 8)  (668 328)  (668 328)  routing T_13_20.wire_logic_cluster/lc_0/out <X> T_13_20.lc_trk_g2_0
 (25 8)  (679 328)  (679 328)  routing T_13_20.wire_logic_cluster/lc_2/out <X> T_13_20.lc_trk_g2_2
 (29 8)  (683 328)  (683 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 328)  (686 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 328)  (688 328)  routing T_13_20.lc_trk_g1_0 <X> T_13_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 328)  (689 328)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.input_2_4
 (41 8)  (695 328)  (695 328)  LC_4 Logic Functioning bit
 (4 9)  (658 329)  (658 329)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (6 9)  (660 329)  (660 329)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_h_r_6
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (676 329)  (676 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 329)  (680 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 329)  (681 329)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 329)  (683 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 329)  (684 329)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 329)  (686 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 329)  (689 329)  routing T_13_20.lc_trk_g0_6 <X> T_13_20.input_2_4
 (5 10)  (659 330)  (659 330)  routing T_13_20.sp4_v_t_43 <X> T_13_20.sp4_h_l_43
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 330)  (689 330)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (38 10)  (692 330)  (692 330)  LC_5 Logic Functioning bit
 (40 10)  (694 330)  (694 330)  LC_5 Logic Functioning bit
 (42 10)  (696 330)  (696 330)  LC_5 Logic Functioning bit
 (6 11)  (660 331)  (660 331)  routing T_13_20.sp4_v_t_43 <X> T_13_20.sp4_h_l_43
 (8 11)  (662 331)  (662 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42
 (9 11)  (663 331)  (663 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42
 (10 11)  (664 331)  (664 331)  routing T_13_20.sp4_h_r_1 <X> T_13_20.sp4_v_t_42
 (26 11)  (680 331)  (680 331)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 331)  (685 331)  routing T_13_20.lc_trk_g0_2 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 331)  (689 331)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_5
 (37 11)  (691 331)  (691 331)  LC_5 Logic Functioning bit
 (42 11)  (696 331)  (696 331)  LC_5 Logic Functioning bit
 (14 12)  (668 332)  (668 332)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g3_0
 (36 12)  (690 332)  (690 332)  LC_6 Logic Functioning bit
 (38 12)  (692 332)  (692 332)  LC_6 Logic Functioning bit
 (39 12)  (693 332)  (693 332)  LC_6 Logic Functioning bit
 (40 12)  (694 332)  (694 332)  LC_6 Logic Functioning bit
 (41 12)  (695 332)  (695 332)  LC_6 Logic Functioning bit
 (43 12)  (697 332)  (697 332)  LC_6 Logic Functioning bit
 (50 12)  (704 332)  (704 332)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 333)  (669 333)  routing T_13_20.rgt_op_0 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (680 333)  (680 333)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 333)  (681 333)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 333)  (683 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 333)  (691 333)  LC_6 Logic Functioning bit
 (38 13)  (692 333)  (692 333)  LC_6 Logic Functioning bit
 (39 13)  (693 333)  (693 333)  LC_6 Logic Functioning bit
 (40 13)  (694 333)  (694 333)  LC_6 Logic Functioning bit
 (41 13)  (695 333)  (695 333)  LC_6 Logic Functioning bit
 (42 13)  (696 333)  (696 333)  LC_6 Logic Functioning bit
 (46 13)  (700 333)  (700 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 334)  (668 334)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 334)  (684 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 334)  (689 334)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_7
 (47 14)  (701 334)  (701 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (659 335)  (659 335)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_t_44
 (11 15)  (665 335)  (665 335)  routing T_13_20.sp4_h_r_11 <X> T_13_20.sp4_h_l_46
 (14 15)  (668 335)  (668 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (15 15)  (669 335)  (669 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (16 15)  (670 335)  (670 335)  routing T_13_20.sp4_h_r_44 <X> T_13_20.lc_trk_g3_4
 (17 15)  (671 335)  (671 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.input_2_7
 (40 15)  (694 335)  (694 335)  LC_7 Logic Functioning bit
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit
 (51 15)  (705 335)  (705 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_20

 (8 0)  (716 320)  (716 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (9 0)  (717 320)  (717 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (10 0)  (718 320)  (718 320)  routing T_14_20.sp4_v_b_7 <X> T_14_20.sp4_h_r_1
 (12 0)  (720 320)  (720 320)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (15 0)  (723 320)  (723 320)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (734 320)  (734 320)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 320)  (736 320)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 320)  (741 320)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 320)  (742 320)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 320)  (743 320)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (5 1)  (713 321)  (713 321)  routing T_14_20.sp4_h_r_0 <X> T_14_20.sp4_v_b_0
 (11 1)  (719 321)  (719 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (13 1)  (721 321)  (721 321)  routing T_14_20.sp4_v_b_8 <X> T_14_20.sp4_h_r_2
 (18 1)  (726 321)  (726 321)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g0_1
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.top_op_2 <X> T_14_20.lc_trk_g0_2
 (28 1)  (736 321)  (736 321)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 321)  (738 321)  routing T_14_20.lc_trk_g2_3 <X> T_14_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (741 321)  (741 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_0
 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (709 322)  (709 322)  routing T_14_20.glb_netwk_6 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (719 322)  (719 322)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_t_39
 (14 2)  (722 322)  (722 322)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g0_4
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 322)  (732 322)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (37 2)  (745 322)  (745 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (39 2)  (747 322)  (747 322)  LC_1 Logic Functioning bit
 (41 2)  (749 322)  (749 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (43 2)  (751 322)  (751 322)  LC_1 Logic Functioning bit
 (17 3)  (725 323)  (725 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (729 323)  (729 323)  routing T_14_20.top_op_7 <X> T_14_20.lc_trk_g0_7
 (22 3)  (730 323)  (730 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 323)  (732 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (25 3)  (733 323)  (733 323)  routing T_14_20.top_op_6 <X> T_14_20.lc_trk_g0_6
 (27 3)  (735 323)  (735 323)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 323)  (738 323)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (39 3)  (747 323)  (747 323)  LC_1 Logic Functioning bit
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (41 3)  (749 323)  (749 323)  LC_1 Logic Functioning bit
 (42 3)  (750 323)  (750 323)  LC_1 Logic Functioning bit
 (43 3)  (751 323)  (751 323)  LC_1 Logic Functioning bit
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (716 324)  (716 324)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_h_r_4
 (10 4)  (718 324)  (718 324)  routing T_14_20.sp4_h_l_45 <X> T_14_20.sp4_h_r_4
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 324)  (739 324)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (38 4)  (746 324)  (746 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (41 4)  (749 324)  (749 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (43 4)  (751 324)  (751 324)  LC_2 Logic Functioning bit
 (50 4)  (758 324)  (758 324)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 325)  (708 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (11 5)  (719 325)  (719 325)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_h_r_5
 (13 5)  (721 325)  (721 325)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_h_r_5
 (14 5)  (722 325)  (722 325)  routing T_14_20.top_op_0 <X> T_14_20.lc_trk_g1_0
 (15 5)  (723 325)  (723 325)  routing T_14_20.top_op_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (729 325)  (729 325)  routing T_14_20.top_op_3 <X> T_14_20.lc_trk_g1_3
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g0_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 325)  (744 325)  LC_2 Logic Functioning bit
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (38 5)  (746 325)  (746 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (43 5)  (751 325)  (751 325)  LC_2 Logic Functioning bit
 (15 6)  (723 326)  (723 326)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (733 326)  (733 326)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g1_6
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 326)  (738 326)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 326)  (739 326)  routing T_14_20.lc_trk_g0_4 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (722 327)  (722 327)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g1_4
 (15 7)  (723 327)  (723 327)  routing T_14_20.top_op_4 <X> T_14_20.lc_trk_g1_4
 (17 7)  (725 327)  (725 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 327)  (726 327)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g1_5
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp4_h_r_14 <X> T_14_20.lc_trk_g1_6
 (26 7)  (734 327)  (734 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g2_1
 (21 8)  (729 328)  (729 328)  routing T_14_20.bnl_op_3 <X> T_14_20.lc_trk_g2_3
 (22 8)  (730 328)  (730 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (734 328)  (734 328)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 328)  (735 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 328)  (739 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 328)  (745 328)  LC_4 Logic Functioning bit
 (42 8)  (750 328)  (750 328)  LC_4 Logic Functioning bit
 (45 8)  (753 328)  (753 328)  LC_4 Logic Functioning bit
 (47 8)  (755 328)  (755 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 328)  (759 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g2_1
 (21 9)  (729 329)  (729 329)  routing T_14_20.bnl_op_3 <X> T_14_20.lc_trk_g2_3
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 329)  (736 329)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 329)  (744 329)  LC_4 Logic Functioning bit
 (40 9)  (748 329)  (748 329)  LC_4 Logic Functioning bit
 (42 9)  (750 329)  (750 329)  LC_4 Logic Functioning bit
 (43 9)  (751 329)  (751 329)  LC_4 Logic Functioning bit
 (47 9)  (755 329)  (755 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (759 329)  (759 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (760 329)  (760 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (53 9)  (761 329)  (761 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (722 330)  (722 330)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g2_4
 (14 11)  (722 331)  (722 331)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (725 331)  (725 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (4 12)  (712 332)  (712 332)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_b_9
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.bnl_op_2 <X> T_14_20.lc_trk_g3_2
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 332)  (735 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 332)  (743 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (40 12)  (748 332)  (748 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (3 13)  (711 333)  (711 333)  routing T_14_20.sp12_h_l_22 <X> T_14_20.sp12_h_r_1
 (5 13)  (713 333)  (713 333)  routing T_14_20.sp4_h_l_44 <X> T_14_20.sp4_v_b_9
 (8 13)  (716 333)  (716 333)  routing T_14_20.sp4_h_r_10 <X> T_14_20.sp4_v_b_10
 (19 13)  (727 333)  (727 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.bnl_op_2 <X> T_14_20.lc_trk_g3_2
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 333)  (740 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 333)  (741 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (35 13)  (743 333)  (743 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.input_2_6
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (40 13)  (748 333)  (748 333)  LC_6 Logic Functioning bit
 (41 13)  (749 333)  (749 333)  LC_6 Logic Functioning bit
 (42 13)  (750 333)  (750 333)  LC_6 Logic Functioning bit
 (43 13)  (751 333)  (751 333)  LC_6 Logic Functioning bit
 (14 14)  (722 334)  (722 334)  routing T_14_20.wire_logic_cluster/lc_4/out <X> T_14_20.lc_trk_g3_4
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 334)  (726 334)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g3_5
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 334)  (731 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 334)  (736 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 334)  (738 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 334)  (743 334)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_7
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 335)  (726 335)  routing T_14_20.bnl_op_5 <X> T_14_20.lc_trk_g3_5
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 335)  (742 335)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_7
 (35 15)  (743 335)  (743 335)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.input_2_7
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (51 15)  (759 335)  (759 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_20

 (21 0)  (783 320)  (783 320)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g0_3
 (22 0)  (784 320)  (784 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (785 320)  (785 320)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g0_3
 (24 0)  (786 320)  (786 320)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g0_3
 (25 0)  (787 320)  (787 320)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (21 1)  (783 321)  (783 321)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g0_3
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_h_r_10 <X> T_15_20.lc_trk_g0_2
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 321)  (789 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 321)  (792 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (795 321)  (795 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (34 1)  (796 321)  (796 321)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_0
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (51 1)  (813 321)  (813 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 322)  (776 322)  routing T_15_20.wire_logic_cluster/lc_4/out <X> T_15_20.lc_trk_g0_4
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 322)  (795 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 323)  (794 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 323)  (795 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_1
 (35 3)  (797 323)  (797 323)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.input_2_1
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (4 4)  (766 324)  (766 324)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_v_b_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 324)  (797 324)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.input_2_2
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (37 4)  (799 324)  (799 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (8 5)  (770 325)  (770 325)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_4
 (9 5)  (771 325)  (771 325)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_4
 (10 5)  (772 325)  (772 325)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_b_4
 (14 5)  (776 325)  (776 325)  routing T_15_20.sp4_r_v_b_24 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 325)  (789 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 325)  (792 325)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (48 5)  (810 325)  (810 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (5 6)  (767 326)  (767 326)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (6 6)  (768 326)  (768 326)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_t_38
 (14 6)  (776 326)  (776 326)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.sp4_v_b_5 <X> T_15_20.lc_trk_g1_5
 (21 6)  (783 326)  (783 326)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g1_7
 (24 6)  (786 326)  (786 326)  routing T_15_20.sp4_h_l_2 <X> T_15_20.lc_trk_g1_7
 (25 6)  (787 326)  (787 326)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g1_6
 (4 7)  (766 327)  (766 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (6 7)  (768 327)  (768 327)  routing T_15_20.sp4_v_t_44 <X> T_15_20.sp4_h_l_38
 (15 7)  (777 327)  (777 327)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (14 8)  (776 328)  (776 328)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.sp4_v_t_30 <X> T_15_20.lc_trk_g2_3
 (27 8)  (789 328)  (789 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 328)  (797 328)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.input_2_4
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (41 8)  (803 328)  (803 328)  LC_4 Logic Functioning bit
 (42 8)  (804 328)  (804 328)  LC_4 Logic Functioning bit
 (43 8)  (805 328)  (805 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (15 9)  (777 329)  (777 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (16 9)  (778 329)  (778 329)  routing T_15_20.sp4_h_l_21 <X> T_15_20.lc_trk_g2_0
 (17 9)  (779 329)  (779 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g2_0 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 329)  (794 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (15 10)  (777 330)  (777 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (16 10)  (778 330)  (778 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (17 10)  (779 330)  (779 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 330)  (780 330)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (21 10)  (783 330)  (783 330)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g2_7
 (22 10)  (784 330)  (784 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 330)  (795 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 330)  (796 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 330)  (797 330)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_5
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (18 11)  (780 331)  (780 331)  routing T_15_20.sp4_h_r_45 <X> T_15_20.lc_trk_g2_5
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (25 11)  (787 331)  (787 331)  routing T_15_20.sp4_h_r_30 <X> T_15_20.lc_trk_g2_6
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 331)  (794 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 331)  (795 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_5
 (35 11)  (797 331)  (797 331)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_5
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (48 11)  (810 331)  (810 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (813 331)  (813 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (11 12)  (773 332)  (773 332)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_v_b_11
 (13 12)  (775 332)  (775 332)  routing T_15_20.sp4_v_t_38 <X> T_15_20.sp4_v_b_11
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (26 12)  (788 332)  (788 332)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 332)  (793 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 332)  (795 332)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (41 12)  (803 332)  (803 332)  LC_6 Logic Functioning bit
 (43 12)  (805 332)  (805 332)  LC_6 Logic Functioning bit
 (45 12)  (807 332)  (807 332)  LC_6 Logic Functioning bit
 (52 12)  (814 332)  (814 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (26 13)  (788 333)  (788 333)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 333)  (790 333)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 333)  (791 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 333)  (794 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (797 333)  (797 333)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.input_2_6
 (37 13)  (799 333)  (799 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g3_5
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 334)  (786 334)  routing T_15_20.tnr_op_7 <X> T_15_20.lc_trk_g3_7
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 334)  (797 334)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_7
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (42 14)  (804 334)  (804 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (8 15)  (770 335)  (770 335)  routing T_15_20.sp4_h_l_47 <X> T_15_20.sp4_v_t_47
 (15 15)  (777 335)  (777 335)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g3_4
 (16 15)  (778 335)  (778 335)  routing T_15_20.sp4_v_t_33 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 335)  (793 335)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 335)  (794 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 335)  (795 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_7
 (35 15)  (797 335)  (797 335)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.input_2_7
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (47 15)  (809 335)  (809 335)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_20

 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 320)  (834 320)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g0_1
 (21 0)  (837 320)  (837 320)  routing T_16_20.wire_logic_cluster/lc_3/out <X> T_16_20.lc_trk_g0_3
 (22 0)  (838 320)  (838 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (830 321)  (830 321)  routing T_16_20.sp12_h_r_16 <X> T_16_20.lc_trk_g0_0
 (16 1)  (832 321)  (832 321)  routing T_16_20.sp12_h_r_16 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (817 322)  (817 322)  routing T_16_20.glb_netwk_6 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 322)  (830 322)  routing T_16_20.sp4_v_b_4 <X> T_16_20.lc_trk_g0_4
 (15 2)  (831 322)  (831 322)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g0_5
 (16 2)  (832 322)  (832 322)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (834 322)  (834 322)  routing T_16_20.sp4_h_r_13 <X> T_16_20.lc_trk_g0_5
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 322)  (847 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 322)  (849 322)  routing T_16_20.lc_trk_g2_4 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_v_b_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 323)  (848 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 323)  (849 323)  routing T_16_20.lc_trk_g2_1 <X> T_16_20.input_2_1
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (47 3)  (863 323)  (863 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (864 323)  (864 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (6 4)  (822 324)  (822 324)  routing T_16_20.sp4_h_r_10 <X> T_16_20.sp4_v_b_3
 (9 4)  (825 324)  (825 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (10 4)  (826 324)  (826 324)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_h_r_4
 (11 4)  (827 324)  (827 324)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_b_5
 (12 4)  (828 324)  (828 324)  routing T_16_20.sp4_h_l_39 <X> T_16_20.sp4_h_r_5
 (13 4)  (829 324)  (829 324)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_b_5
 (27 4)  (843 324)  (843 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 324)  (844 324)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 324)  (845 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_0 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 324)  (851 324)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.input_2_2
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (41 4)  (857 324)  (857 324)  LC_2 Logic Functioning bit
 (43 4)  (859 324)  (859 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (47 4)  (863 324)  (863 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (12 5)  (828 325)  (828 325)  routing T_16_20.sp4_h_l_46 <X> T_16_20.sp4_v_b_5
 (13 5)  (829 325)  (829 325)  routing T_16_20.sp4_h_l_39 <X> T_16_20.sp4_h_r_5
 (14 5)  (830 325)  (830 325)  routing T_16_20.sp4_h_r_0 <X> T_16_20.lc_trk_g1_0
 (15 5)  (831 325)  (831 325)  routing T_16_20.sp4_h_r_0 <X> T_16_20.lc_trk_g1_0
 (16 5)  (832 325)  (832 325)  routing T_16_20.sp4_h_r_0 <X> T_16_20.lc_trk_g1_0
 (17 5)  (833 325)  (833 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (29 5)  (845 325)  (845 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 325)  (846 325)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 325)  (848 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 325)  (850 325)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.input_2_2
 (35 5)  (851 325)  (851 325)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.input_2_2
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (41 5)  (857 325)  (857 325)  LC_2 Logic Functioning bit
 (43 5)  (859 325)  (859 325)  LC_2 Logic Functioning bit
 (51 5)  (867 325)  (867 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (830 326)  (830 326)  routing T_16_20.wire_logic_cluster/lc_4/out <X> T_16_20.lc_trk_g1_4
 (15 6)  (831 326)  (831 326)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 326)  (839 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 326)  (844 326)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 326)  (849 326)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 326)  (851 326)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (45 6)  (861 326)  (861 326)  LC_3 Logic Functioning bit
 (47 6)  (863 326)  (863 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (869 326)  (869 326)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 327)  (834 327)  routing T_16_20.sp12_h_r_5 <X> T_16_20.lc_trk_g1_5
 (21 7)  (837 327)  (837 327)  routing T_16_20.sp4_h_l_10 <X> T_16_20.lc_trk_g1_7
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.input_2_3
 (37 7)  (853 327)  (853 327)  LC_3 Logic Functioning bit
 (39 7)  (855 327)  (855 327)  LC_3 Logic Functioning bit
 (40 7)  (856 327)  (856 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (12 8)  (828 328)  (828 328)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_8
 (14 8)  (830 328)  (830 328)  routing T_16_20.sp4_v_b_24 <X> T_16_20.lc_trk_g2_0
 (16 8)  (832 328)  (832 328)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (17 8)  (833 328)  (833 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (834 328)  (834 328)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 328)  (844 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 328)  (851 328)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.input_2_4
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (43 8)  (859 328)  (859 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (46 8)  (862 328)  (862 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (13 9)  (829 329)  (829 329)  routing T_16_20.sp4_h_l_40 <X> T_16_20.sp4_h_r_8
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp4_v_b_24 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (834 329)  (834 329)  routing T_16_20.sp4_v_b_33 <X> T_16_20.lc_trk_g2_1
 (27 9)  (843 329)  (843 329)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 329)  (844 329)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 329)  (845 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 329)  (848 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (2 10)  (818 330)  (818 330)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (8 10)  (824 330)  (824 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (9 10)  (825 330)  (825 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (10 10)  (826 330)  (826 330)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_42
 (15 10)  (831 330)  (831 330)  routing T_16_20.sp4_h_r_45 <X> T_16_20.lc_trk_g2_5
 (16 10)  (832 330)  (832 330)  routing T_16_20.sp4_h_r_45 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.sp4_h_r_45 <X> T_16_20.lc_trk_g2_5
 (11 11)  (827 331)  (827 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_h_l_45
 (13 11)  (829 331)  (829 331)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_h_l_45
 (14 11)  (830 331)  (830 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (15 11)  (831 331)  (831 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (16 11)  (832 331)  (832 331)  routing T_16_20.sp4_h_l_17 <X> T_16_20.lc_trk_g2_4
 (17 11)  (833 331)  (833 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (834 331)  (834 331)  routing T_16_20.sp4_h_r_45 <X> T_16_20.lc_trk_g2_5
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (839 332)  (839 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (24 12)  (840 332)  (840 332)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.wire_logic_cluster/lc_2/out <X> T_16_20.lc_trk_g3_2
 (26 12)  (842 332)  (842 332)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (21 13)  (837 333)  (837 333)  routing T_16_20.sp4_h_r_43 <X> T_16_20.lc_trk_g3_3
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (51 13)  (867 333)  (867 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (830 334)  (830 334)  routing T_16_20.sp4_h_r_36 <X> T_16_20.lc_trk_g3_4
 (15 15)  (831 335)  (831 335)  routing T_16_20.sp4_h_r_36 <X> T_16_20.lc_trk_g3_4
 (16 15)  (832 335)  (832 335)  routing T_16_20.sp4_h_r_36 <X> T_16_20.lc_trk_g3_4
 (17 15)  (833 335)  (833 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (19 15)  (835 335)  (835 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_20

 (15 0)  (889 320)  (889 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (16 0)  (890 320)  (890 320)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 320)  (900 320)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 320)  (901 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (47 0)  (921 320)  (921 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (922 320)  (922 320)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (9 1)  (883 321)  (883 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (18 1)  (892 321)  (892 321)  routing T_17_20.sp4_h_r_1 <X> T_17_20.lc_trk_g0_1
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_r_v_b_32 <X> T_17_20.lc_trk_g0_3
 (22 1)  (896 321)  (896 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 321)  (897 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (24 1)  (898 321)  (898 321)  routing T_17_20.sp4_v_b_18 <X> T_17_20.lc_trk_g0_2
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g0_5
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 322)  (904 322)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (8 3)  (882 323)  (882 323)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_t_36
 (21 3)  (895 323)  (895 323)  routing T_17_20.sp4_r_v_b_31 <X> T_17_20.lc_trk_g0_7
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 323)  (897 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g0_6
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 323)  (911 323)  LC_1 Logic Functioning bit
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (17 4)  (891 324)  (891 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (21 4)  (895 324)  (895 324)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g1_3
 (22 4)  (896 324)  (896 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 324)  (908 324)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (887 325)  (887 325)  routing T_17_20.sp4_v_t_37 <X> T_17_20.sp4_h_r_5
 (15 5)  (889 325)  (889 325)  routing T_17_20.bot_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (891 325)  (891 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 325)  (911 325)  LC_2 Logic Functioning bit
 (39 5)  (913 325)  (913 325)  LC_2 Logic Functioning bit
 (42 5)  (916 325)  (916 325)  LC_2 Logic Functioning bit
 (14 6)  (888 326)  (888 326)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g1_4
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g1_5
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g1_7
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 326)  (911 326)  LC_3 Logic Functioning bit
 (39 6)  (913 326)  (913 326)  LC_3 Logic Functioning bit
 (45 6)  (919 326)  (919 326)  LC_3 Logic Functioning bit
 (46 6)  (920 326)  (920 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 327)  (892 327)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g1_5
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 327)  (906 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (908 327)  (908 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (35 7)  (909 327)  (909 327)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.input_2_3
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (6 8)  (880 328)  (880 328)  routing T_17_20.sp4_h_r_1 <X> T_17_20.sp4_v_b_6
 (12 8)  (886 328)  (886 328)  routing T_17_20.sp4_v_t_45 <X> T_17_20.sp4_h_r_8
 (15 8)  (889 328)  (889 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (16 8)  (890 328)  (890 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (17 8)  (891 328)  (891 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 328)  (892 328)  routing T_17_20.sp4_h_r_33 <X> T_17_20.lc_trk_g2_1
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.sp4_v_t_30 <X> T_17_20.lc_trk_g2_3
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 328)  (905 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (39 8)  (913 328)  (913 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (47 8)  (921 328)  (921 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (880 329)  (880 329)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_h_r_6
 (26 9)  (900 329)  (900 329)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 329)  (906 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (908 329)  (908 329)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.input_2_4
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (39 9)  (913 329)  (913 329)  LC_4 Logic Functioning bit
 (52 9)  (926 329)  (926 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (12 10)  (886 330)  (886 330)  routing T_17_20.sp4_v_b_8 <X> T_17_20.sp4_h_l_45
 (16 10)  (890 330)  (890 330)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g2_5
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g2_5
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 330)  (909 330)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.input_2_5
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (42 10)  (916 330)  (916 330)  LC_5 Logic Functioning bit
 (43 10)  (917 330)  (917 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (46 10)  (920 330)  (920 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (892 331)  (892 331)  routing T_17_20.sp4_v_b_37 <X> T_17_20.lc_trk_g2_5
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g0_2 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (43 11)  (917 331)  (917 331)  LC_5 Logic Functioning bit
 (5 12)  (879 332)  (879 332)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_h_r_9
 (15 12)  (889 332)  (889 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (16 12)  (890 332)  (890 332)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (899 332)  (899 332)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 332)  (901 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 332)  (902 332)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (38 12)  (912 332)  (912 332)  LC_6 Logic Functioning bit
 (39 12)  (913 332)  (913 332)  LC_6 Logic Functioning bit
 (41 12)  (915 332)  (915 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (4 13)  (878 333)  (878 333)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_h_r_9
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g3_1
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (899 333)  (899 333)  routing T_17_20.bnl_op_2 <X> T_17_20.lc_trk_g3_2
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 333)  (908 333)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.input_2_6
 (36 13)  (910 333)  (910 333)  LC_6 Logic Functioning bit
 (38 13)  (912 333)  (912 333)  LC_6 Logic Functioning bit
 (51 13)  (925 333)  (925 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g3_5
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (900 334)  (900 334)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 334)  (908 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 334)  (911 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (39 14)  (913 334)  (913 334)  LC_7 Logic Functioning bit
 (41 14)  (915 334)  (915 334)  LC_7 Logic Functioning bit
 (42 14)  (916 334)  (916 334)  LC_7 Logic Functioning bit
 (43 14)  (917 334)  (917 334)  LC_7 Logic Functioning bit
 (11 15)  (885 335)  (885 335)  routing T_17_20.sp4_h_r_3 <X> T_17_20.sp4_h_l_46
 (13 15)  (887 335)  (887 335)  routing T_17_20.sp4_h_r_3 <X> T_17_20.sp4_h_l_46
 (21 15)  (895 335)  (895 335)  routing T_17_20.sp4_r_v_b_47 <X> T_17_20.lc_trk_g3_7
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 335)  (904 335)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 335)  (906 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (907 335)  (907 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.input_2_7
 (35 15)  (909 335)  (909 335)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.input_2_7
 (36 15)  (910 335)  (910 335)  LC_7 Logic Functioning bit
 (37 15)  (911 335)  (911 335)  LC_7 Logic Functioning bit
 (38 15)  (912 335)  (912 335)  LC_7 Logic Functioning bit
 (40 15)  (914 335)  (914 335)  LC_7 Logic Functioning bit
 (41 15)  (915 335)  (915 335)  LC_7 Logic Functioning bit
 (42 15)  (916 335)  (916 335)  LC_7 Logic Functioning bit
 (46 15)  (920 335)  (920 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_20

 (8 0)  (936 320)  (936 320)  routing T_18_20.sp4_h_l_36 <X> T_18_20.sp4_h_r_1
 (16 0)  (944 320)  (944 320)  routing T_18_20.sp4_v_b_1 <X> T_18_20.lc_trk_g0_1
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (946 320)  (946 320)  routing T_18_20.sp4_v_b_1 <X> T_18_20.lc_trk_g0_1
 (25 0)  (953 320)  (953 320)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g0_2
 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 320)  (956 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 320)  (958 320)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 320)  (959 320)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 320)  (960 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (964 320)  (964 320)  LC_0 Logic Functioning bit
 (38 0)  (966 320)  (966 320)  LC_0 Logic Functioning bit
 (41 0)  (969 320)  (969 320)  LC_0 Logic Functioning bit
 (43 0)  (971 320)  (971 320)  LC_0 Logic Functioning bit
 (22 1)  (950 321)  (950 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (955 321)  (955 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 321)  (956 321)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 321)  (957 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 321)  (959 321)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_0/in_3
 (37 1)  (965 321)  (965 321)  LC_0 Logic Functioning bit
 (39 1)  (967 321)  (967 321)  LC_0 Logic Functioning bit
 (41 1)  (969 321)  (969 321)  LC_0 Logic Functioning bit
 (43 1)  (971 321)  (971 321)  LC_0 Logic Functioning bit
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (941 322)  (941 322)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_v_t_39
 (15 2)  (943 322)  (943 322)  routing T_18_20.sp4_h_r_21 <X> T_18_20.lc_trk_g0_5
 (16 2)  (944 322)  (944 322)  routing T_18_20.sp4_h_r_21 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.sp4_h_r_21 <X> T_18_20.lc_trk_g0_5
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (27 2)  (955 322)  (955 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 322)  (956 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (45 2)  (973 322)  (973 322)  LC_1 Logic Functioning bit
 (50 2)  (978 322)  (978 322)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (940 323)  (940 323)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_v_t_39
 (14 3)  (942 323)  (942 323)  routing T_18_20.sp4_r_v_b_28 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (946 323)  (946 323)  routing T_18_20.sp4_h_r_21 <X> T_18_20.lc_trk_g0_5
 (21 3)  (949 323)  (949 323)  routing T_18_20.sp4_r_v_b_31 <X> T_18_20.lc_trk_g0_7
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 323)  (959 323)  routing T_18_20.lc_trk_g0_2 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (43 3)  (971 323)  (971 323)  LC_1 Logic Functioning bit
 (51 3)  (979 323)  (979 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (933 324)  (933 324)  routing T_18_20.sp4_v_b_3 <X> T_18_20.sp4_h_r_3
 (9 4)  (937 324)  (937 324)  routing T_18_20.sp4_h_l_36 <X> T_18_20.sp4_h_r_4
 (10 4)  (938 324)  (938 324)  routing T_18_20.sp4_h_l_36 <X> T_18_20.sp4_h_r_4
 (28 4)  (956 324)  (956 324)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 324)  (961 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 324)  (962 324)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (43 4)  (971 324)  (971 324)  LC_2 Logic Functioning bit
 (6 5)  (934 325)  (934 325)  routing T_18_20.sp4_v_b_3 <X> T_18_20.sp4_h_r_3
 (14 5)  (942 325)  (942 325)  routing T_18_20.top_op_0 <X> T_18_20.lc_trk_g1_0
 (15 5)  (943 325)  (943 325)  routing T_18_20.top_op_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (955 325)  (955 325)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 325)  (956 325)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 325)  (957 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 325)  (965 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (22 6)  (950 326)  (950 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 326)  (952 326)  routing T_18_20.bot_op_7 <X> T_18_20.lc_trk_g1_7
 (27 6)  (955 326)  (955 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 326)  (961 326)  routing T_18_20.lc_trk_g2_0 <X> T_18_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (42 6)  (970 326)  (970 326)  LC_3 Logic Functioning bit
 (50 6)  (978 326)  (978 326)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (936 327)  (936 327)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_v_t_41
 (10 7)  (938 327)  (938 327)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_v_t_41
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.top_op_6 <X> T_18_20.lc_trk_g1_6
 (25 7)  (953 327)  (953 327)  routing T_18_20.top_op_6 <X> T_18_20.lc_trk_g1_6
 (29 7)  (957 327)  (957 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 327)  (958 327)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (48 7)  (976 327)  (976 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (979 327)  (979 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (942 328)  (942 328)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g2_0
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (19 8)  (947 328)  (947 328)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (27 8)  (955 328)  (955 328)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 328)  (959 328)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (41 8)  (969 328)  (969 328)  LC_4 Logic Functioning bit
 (43 8)  (971 328)  (971 328)  LC_4 Logic Functioning bit
 (10 9)  (938 329)  (938 329)  routing T_18_20.sp4_h_r_2 <X> T_18_20.sp4_v_b_7
 (11 9)  (939 329)  (939 329)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_h_r_8
 (13 9)  (941 329)  (941 329)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_h_r_8
 (17 9)  (945 329)  (945 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (951 329)  (951 329)  routing T_18_20.sp4_h_l_15 <X> T_18_20.lc_trk_g2_2
 (24 9)  (952 329)  (952 329)  routing T_18_20.sp4_h_l_15 <X> T_18_20.lc_trk_g2_2
 (25 9)  (953 329)  (953 329)  routing T_18_20.sp4_h_l_15 <X> T_18_20.lc_trk_g2_2
 (26 9)  (954 329)  (954 329)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 329)  (956 329)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 329)  (957 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 329)  (959 329)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (40 9)  (968 329)  (968 329)  LC_4 Logic Functioning bit
 (42 9)  (970 329)  (970 329)  LC_4 Logic Functioning bit
 (21 10)  (949 330)  (949 330)  routing T_18_20.bnl_op_7 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (954 330)  (954 330)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 330)  (958 330)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 330)  (962 330)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_5
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (41 10)  (969 330)  (969 330)  LC_5 Logic Functioning bit
 (42 10)  (970 330)  (970 330)  LC_5 Logic Functioning bit
 (43 10)  (971 330)  (971 330)  LC_5 Logic Functioning bit
 (6 11)  (934 331)  (934 331)  routing T_18_20.sp4_h_r_6 <X> T_18_20.sp4_h_l_43
 (21 11)  (949 331)  (949 331)  routing T_18_20.bnl_op_7 <X> T_18_20.lc_trk_g2_7
 (22 11)  (950 331)  (950 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 331)  (953 331)  routing T_18_20.sp4_r_v_b_38 <X> T_18_20.lc_trk_g2_6
 (29 11)  (957 331)  (957 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g1_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 331)  (961 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_5
 (34 11)  (962 331)  (962 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_5
 (35 11)  (963 331)  (963 331)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (40 11)  (968 331)  (968 331)  LC_5 Logic Functioning bit
 (41 11)  (969 331)  (969 331)  LC_5 Logic Functioning bit
 (42 11)  (970 331)  (970 331)  LC_5 Logic Functioning bit
 (11 12)  (939 332)  (939 332)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_v_b_11
 (13 12)  (941 332)  (941 332)  routing T_18_20.sp4_v_t_38 <X> T_18_20.sp4_v_b_11
 (17 12)  (945 332)  (945 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 332)  (946 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 332)  (951 332)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (25 12)  (953 332)  (953 332)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 332)  (959 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (41 12)  (969 332)  (969 332)  LC_6 Logic Functioning bit
 (42 12)  (970 332)  (970 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (50 12)  (978 332)  (978 332)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (932 333)  (932 333)  routing T_18_20.sp4_v_t_41 <X> T_18_20.sp4_h_r_9
 (15 13)  (943 333)  (943 333)  routing T_18_20.sp4_v_t_29 <X> T_18_20.lc_trk_g3_0
 (16 13)  (944 333)  (944 333)  routing T_18_20.sp4_v_t_29 <X> T_18_20.lc_trk_g3_0
 (17 13)  (945 333)  (945 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (949 333)  (949 333)  routing T_18_20.sp4_h_r_27 <X> T_18_20.lc_trk_g3_3
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (24 13)  (952 333)  (952 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (25 13)  (953 333)  (953 333)  routing T_18_20.sp4_h_r_42 <X> T_18_20.lc_trk_g3_2
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (40 13)  (968 333)  (968 333)  LC_6 Logic Functioning bit
 (41 13)  (969 333)  (969 333)  LC_6 Logic Functioning bit
 (42 13)  (970 333)  (970 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (14 14)  (942 334)  (942 334)  routing T_18_20.sp4_v_t_17 <X> T_18_20.lc_trk_g3_4
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 334)  (951 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 334)  (961 334)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 334)  (964 334)  LC_7 Logic Functioning bit
 (50 14)  (978 334)  (978 334)  Cascade bit: LH_LC07_inmux02_5

 (10 15)  (938 335)  (938 335)  routing T_18_20.sp4_h_l_40 <X> T_18_20.sp4_v_t_47
 (16 15)  (944 335)  (944 335)  routing T_18_20.sp4_v_t_17 <X> T_18_20.lc_trk_g3_4
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (951 335)  (951 335)  routing T_18_20.sp4_v_b_46 <X> T_18_20.lc_trk_g3_6
 (24 15)  (952 335)  (952 335)  routing T_18_20.sp4_v_b_46 <X> T_18_20.lc_trk_g3_6
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 335)  (959 335)  routing T_18_20.lc_trk_g2_6 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 335)  (965 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (11 0)  (993 320)  (993 320)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_v_b_2
 (15 0)  (997 320)  (997 320)  routing T_19_20.sp4_h_r_9 <X> T_19_20.lc_trk_g0_1
 (16 0)  (998 320)  (998 320)  routing T_19_20.sp4_h_r_9 <X> T_19_20.lc_trk_g0_1
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.sp4_h_r_9 <X> T_19_20.lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 320)  (1008 320)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 320)  (1010 320)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 320)  (1011 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 320)  (1013 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 320)  (1014 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 320)  (1015 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 320)  (1016 320)  routing T_19_20.lc_trk_g3_4 <X> T_19_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 320)  (1018 320)  LC_0 Logic Functioning bit
 (37 0)  (1019 320)  (1019 320)  LC_0 Logic Functioning bit
 (38 0)  (1020 320)  (1020 320)  LC_0 Logic Functioning bit
 (39 0)  (1021 320)  (1021 320)  LC_0 Logic Functioning bit
 (41 0)  (1023 320)  (1023 320)  LC_0 Logic Functioning bit
 (43 0)  (1025 320)  (1025 320)  LC_0 Logic Functioning bit
 (5 1)  (987 321)  (987 321)  routing T_19_20.sp4_h_r_0 <X> T_19_20.sp4_v_b_0
 (8 1)  (990 321)  (990 321)  routing T_19_20.sp4_h_r_1 <X> T_19_20.sp4_v_b_1
 (11 1)  (993 321)  (993 321)  routing T_19_20.sp4_h_l_39 <X> T_19_20.sp4_h_r_2
 (15 1)  (997 321)  (997 321)  routing T_19_20.bot_op_0 <X> T_19_20.lc_trk_g0_0
 (17 1)  (999 321)  (999 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (1008 321)  (1008 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 321)  (1009 321)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 321)  (1011 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 321)  (1018 321)  LC_0 Logic Functioning bit
 (38 1)  (1020 321)  (1020 321)  LC_0 Logic Functioning bit
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (988 322)  (988 322)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_v_t_37
 (8 2)  (990 322)  (990 322)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_36
 (9 2)  (991 322)  (991 322)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_36
 (10 2)  (992 322)  (992 322)  routing T_19_20.sp4_v_t_42 <X> T_19_20.sp4_h_l_36
 (14 2)  (996 322)  (996 322)  routing T_19_20.sp4_h_l_9 <X> T_19_20.lc_trk_g0_4
 (21 2)  (1003 322)  (1003 322)  routing T_19_20.sp4_v_b_7 <X> T_19_20.lc_trk_g0_7
 (22 2)  (1004 322)  (1004 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1005 322)  (1005 322)  routing T_19_20.sp4_v_b_7 <X> T_19_20.lc_trk_g0_7
 (27 2)  (1009 322)  (1009 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 322)  (1011 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 322)  (1012 322)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 322)  (1014 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 322)  (1016 322)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 322)  (1018 322)  LC_1 Logic Functioning bit
 (38 2)  (1020 322)  (1020 322)  LC_1 Logic Functioning bit
 (42 2)  (1024 322)  (1024 322)  LC_1 Logic Functioning bit
 (43 2)  (1025 322)  (1025 322)  LC_1 Logic Functioning bit
 (50 2)  (1032 322)  (1032 322)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (986 323)  (986 323)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_l_37
 (5 3)  (987 323)  (987 323)  routing T_19_20.sp4_v_b_9 <X> T_19_20.sp4_v_t_37
 (14 3)  (996 323)  (996 323)  routing T_19_20.sp4_h_l_9 <X> T_19_20.lc_trk_g0_4
 (15 3)  (997 323)  (997 323)  routing T_19_20.sp4_h_l_9 <X> T_19_20.lc_trk_g0_4
 (16 3)  (998 323)  (998 323)  routing T_19_20.sp4_h_l_9 <X> T_19_20.lc_trk_g0_4
 (17 3)  (999 323)  (999 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (1008 323)  (1008 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 323)  (1010 323)  routing T_19_20.lc_trk_g2_3 <X> T_19_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 323)  (1011 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 323)  (1012 323)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 323)  (1013 323)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (1018 323)  (1018 323)  LC_1 Logic Functioning bit
 (37 3)  (1019 323)  (1019 323)  LC_1 Logic Functioning bit
 (38 3)  (1020 323)  (1020 323)  LC_1 Logic Functioning bit
 (39 3)  (1021 323)  (1021 323)  LC_1 Logic Functioning bit
 (42 3)  (1024 323)  (1024 323)  LC_1 Logic Functioning bit
 (43 3)  (1025 323)  (1025 323)  LC_1 Logic Functioning bit
 (8 4)  (990 324)  (990 324)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_h_r_4
 (10 4)  (992 324)  (992 324)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_h_r_4
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1005 324)  (1005 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (24 4)  (1006 324)  (1006 324)  routing T_19_20.sp4_h_r_11 <X> T_19_20.lc_trk_g1_3
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 324)  (1009 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 324)  (1012 324)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 324)  (1019 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (39 4)  (1021 324)  (1021 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (6 5)  (988 325)  (988 325)  routing T_19_20.sp4_h_l_38 <X> T_19_20.sp4_h_r_3
 (14 5)  (996 325)  (996 325)  routing T_19_20.sp4_h_r_0 <X> T_19_20.lc_trk_g1_0
 (15 5)  (997 325)  (997 325)  routing T_19_20.sp4_h_r_0 <X> T_19_20.lc_trk_g1_0
 (16 5)  (998 325)  (998 325)  routing T_19_20.sp4_h_r_0 <X> T_19_20.lc_trk_g1_0
 (17 5)  (999 325)  (999 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 325)  (1012 325)  routing T_19_20.lc_trk_g1_6 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 325)  (1015 325)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (40 5)  (1022 325)  (1022 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (12 6)  (994 326)  (994 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_l_40
 (13 6)  (995 326)  (995 326)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_v_t_40
 (21 6)  (1003 326)  (1003 326)  routing T_19_20.sp4_v_b_7 <X> T_19_20.lc_trk_g1_7
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1005 326)  (1005 326)  routing T_19_20.sp4_v_b_7 <X> T_19_20.lc_trk_g1_7
 (27 6)  (1009 326)  (1009 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g3_1 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (45 6)  (1027 326)  (1027 326)  LC_3 Logic Functioning bit
 (19 7)  (1001 327)  (1001 327)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (1004 327)  (1004 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 327)  (1005 327)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g1_6
 (24 7)  (1006 327)  (1006 327)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g1_6
 (25 7)  (1007 327)  (1007 327)  routing T_19_20.sp4_h_r_6 <X> T_19_20.lc_trk_g1_6
 (26 7)  (1008 327)  (1008 327)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (43 7)  (1025 327)  (1025 327)  LC_3 Logic Functioning bit
 (8 8)  (990 328)  (990 328)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_7
 (9 8)  (991 328)  (991 328)  routing T_19_20.sp4_v_b_7 <X> T_19_20.sp4_h_r_7
 (12 8)  (994 328)  (994 328)  routing T_19_20.sp4_h_l_40 <X> T_19_20.sp4_h_r_8
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (1003 328)  (1003 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (22 8)  (1004 328)  (1004 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1005 328)  (1005 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (24 8)  (1006 328)  (1006 328)  routing T_19_20.sp4_h_r_35 <X> T_19_20.lc_trk_g2_3
 (27 8)  (1009 328)  (1009 328)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 328)  (1011 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 328)  (1014 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 328)  (1016 328)  routing T_19_20.lc_trk_g1_0 <X> T_19_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 328)  (1017 328)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.input_2_4
 (37 8)  (1019 328)  (1019 328)  LC_4 Logic Functioning bit
 (38 8)  (1020 328)  (1020 328)  LC_4 Logic Functioning bit
 (39 8)  (1021 328)  (1021 328)  LC_4 Logic Functioning bit
 (41 8)  (1023 328)  (1023 328)  LC_4 Logic Functioning bit
 (42 8)  (1024 328)  (1024 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (13 9)  (995 329)  (995 329)  routing T_19_20.sp4_h_l_40 <X> T_19_20.sp4_h_r_8
 (16 9)  (998 329)  (998 329)  routing T_19_20.sp12_v_b_8 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1000 329)  (1000 329)  routing T_19_20.sp4_r_v_b_33 <X> T_19_20.lc_trk_g2_1
 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 329)  (1012 329)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (1014 329)  (1014 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1015 329)  (1015 329)  routing T_19_20.lc_trk_g2_4 <X> T_19_20.input_2_4
 (36 9)  (1018 329)  (1018 329)  LC_4 Logic Functioning bit
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (38 9)  (1020 329)  (1020 329)  LC_4 Logic Functioning bit
 (40 9)  (1022 329)  (1022 329)  LC_4 Logic Functioning bit
 (41 9)  (1023 329)  (1023 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (5 10)  (987 330)  (987 330)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (8 10)  (990 330)  (990 330)  routing T_19_20.sp4_v_t_36 <X> T_19_20.sp4_h_l_42
 (9 10)  (991 330)  (991 330)  routing T_19_20.sp4_v_t_36 <X> T_19_20.sp4_h_l_42
 (10 10)  (992 330)  (992 330)  routing T_19_20.sp4_v_t_36 <X> T_19_20.sp4_h_l_42
 (14 10)  (996 330)  (996 330)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g2_4
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (26 10)  (1008 330)  (1008 330)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (4 11)  (986 331)  (986 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (5 11)  (987 331)  (987 331)  routing T_19_20.sp4_h_l_43 <X> T_19_20.sp4_v_t_43
 (6 11)  (988 331)  (988 331)  routing T_19_20.sp4_v_t_37 <X> T_19_20.sp4_h_l_43
 (15 11)  (997 331)  (997 331)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g2_4
 (16 11)  (998 331)  (998 331)  routing T_19_20.sp4_h_r_36 <X> T_19_20.lc_trk_g2_4
 (17 11)  (999 331)  (999 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (19 11)  (1001 331)  (1001 331)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1005 331)  (1005 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (25 11)  (1007 331)  (1007 331)  routing T_19_20.sp4_h_r_46 <X> T_19_20.lc_trk_g2_6
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g0_7 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (41 11)  (1023 331)  (1023 331)  LC_5 Logic Functioning bit
 (43 11)  (1025 331)  (1025 331)  LC_5 Logic Functioning bit
 (46 11)  (1028 331)  (1028 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (997 332)  (997 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (16 12)  (998 332)  (998 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (17 12)  (999 332)  (999 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 332)  (1000 332)  routing T_19_20.sp4_h_r_33 <X> T_19_20.lc_trk_g3_1
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1008 332)  (1008 332)  routing T_19_20.lc_trk_g0_4 <X> T_19_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 332)  (1010 332)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 332)  (1011 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 332)  (1012 332)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 332)  (1013 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 332)  (1014 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 332)  (1015 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 332)  (1016 332)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 332)  (1017 332)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_6
 (38 12)  (1020 332)  (1020 332)  LC_6 Logic Functioning bit
 (39 12)  (1021 332)  (1021 332)  LC_6 Logic Functioning bit
 (45 12)  (1027 332)  (1027 332)  LC_6 Logic Functioning bit
 (9 13)  (991 333)  (991 333)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_v_b_10
 (10 13)  (992 333)  (992 333)  routing T_19_20.sp4_v_t_39 <X> T_19_20.sp4_v_b_10
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_r_v_b_43 <X> T_19_20.lc_trk_g3_3
 (29 13)  (1011 333)  (1011 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 333)  (1013 333)  routing T_19_20.lc_trk_g3_6 <X> T_19_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 333)  (1014 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1015 333)  (1015 333)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_6
 (34 13)  (1016 333)  (1016 333)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_6
 (35 13)  (1017 333)  (1017 333)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.input_2_6
 (36 13)  (1018 333)  (1018 333)  LC_6 Logic Functioning bit
 (38 13)  (1020 333)  (1020 333)  LC_6 Logic Functioning bit
 (39 13)  (1021 333)  (1021 333)  LC_6 Logic Functioning bit
 (43 13)  (1025 333)  (1025 333)  LC_6 Logic Functioning bit
 (47 13)  (1029 333)  (1029 333)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (10 14)  (992 334)  (992 334)  routing T_19_20.sp4_v_b_5 <X> T_19_20.sp4_h_l_47
 (11 14)  (993 334)  (993 334)  routing T_19_20.sp4_h_r_5 <X> T_19_20.sp4_v_t_46
 (13 14)  (995 334)  (995 334)  routing T_19_20.sp4_h_r_5 <X> T_19_20.sp4_v_t_46
 (15 14)  (997 334)  (997 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (16 14)  (998 334)  (998 334)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1007 334)  (1007 334)  routing T_19_20.wire_logic_cluster/lc_6/out <X> T_19_20.lc_trk_g3_6
 (31 14)  (1013 334)  (1013 334)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 334)  (1016 334)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 334)  (1018 334)  LC_7 Logic Functioning bit
 (38 14)  (1020 334)  (1020 334)  LC_7 Logic Functioning bit
 (3 15)  (985 335)  (985 335)  routing T_19_20.sp12_h_l_22 <X> T_19_20.sp12_v_t_22
 (6 15)  (988 335)  (988 335)  routing T_19_20.sp4_h_r_9 <X> T_19_20.sp4_h_l_44
 (12 15)  (994 335)  (994 335)  routing T_19_20.sp4_h_r_5 <X> T_19_20.sp4_v_t_46
 (14 15)  (996 335)  (996 335)  routing T_19_20.sp4_r_v_b_44 <X> T_19_20.lc_trk_g3_4
 (17 15)  (999 335)  (999 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (1000 335)  (1000 335)  routing T_19_20.sp4_h_l_16 <X> T_19_20.lc_trk_g3_5
 (22 15)  (1004 335)  (1004 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1008 335)  (1008 335)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (48 15)  (1030 335)  (1030 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_20

 (8 0)  (1044 320)  (1044 320)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_h_r_1
 (9 0)  (1045 320)  (1045 320)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_h_r_1
 (10 0)  (1046 320)  (1046 320)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_h_r_1
 (15 0)  (1051 320)  (1051 320)  routing T_20_20.sp4_h_r_1 <X> T_20_20.lc_trk_g0_1
 (16 0)  (1052 320)  (1052 320)  routing T_20_20.sp4_h_r_1 <X> T_20_20.lc_trk_g0_1
 (17 0)  (1053 320)  (1053 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (27 0)  (1063 320)  (1063 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 320)  (1064 320)  routing T_20_20.lc_trk_g3_0 <X> T_20_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 320)  (1065 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (41 0)  (1077 320)  (1077 320)  LC_0 Logic Functioning bit
 (42 0)  (1078 320)  (1078 320)  LC_0 Logic Functioning bit
 (43 0)  (1079 320)  (1079 320)  LC_0 Logic Functioning bit
 (14 1)  (1050 321)  (1050 321)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g0_0
 (15 1)  (1051 321)  (1051 321)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g0_0
 (16 1)  (1052 321)  (1052 321)  routing T_20_20.sp4_h_r_0 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (1054 321)  (1054 321)  routing T_20_20.sp4_h_r_1 <X> T_20_20.lc_trk_g0_1
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.top_op_2 <X> T_20_20.lc_trk_g0_2
 (25 1)  (1061 321)  (1061 321)  routing T_20_20.top_op_2 <X> T_20_20.lc_trk_g0_2
 (26 1)  (1062 321)  (1062 321)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 321)  (1064 321)  routing T_20_20.lc_trk_g2_2 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 321)  (1068 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1069 321)  (1069 321)  routing T_20_20.lc_trk_g2_0 <X> T_20_20.input_2_0
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (40 1)  (1076 321)  (1076 321)  LC_0 Logic Functioning bit
 (41 1)  (1077 321)  (1077 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 322)  (1040 322)  routing T_20_20.sp4_h_r_6 <X> T_20_20.sp4_v_t_37
 (6 2)  (1042 322)  (1042 322)  routing T_20_20.sp4_h_r_6 <X> T_20_20.sp4_v_t_37
 (8 2)  (1044 322)  (1044 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (9 2)  (1045 322)  (1045 322)  routing T_20_20.sp4_v_t_36 <X> T_20_20.sp4_h_l_36
 (14 2)  (1050 322)  (1050 322)  routing T_20_20.sp4_v_t_1 <X> T_20_20.lc_trk_g0_4
 (21 2)  (1057 322)  (1057 322)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 322)  (1059 322)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (31 2)  (1067 322)  (1067 322)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 322)  (1068 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 322)  (1071 322)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (36 2)  (1072 322)  (1072 322)  LC_1 Logic Functioning bit
 (37 2)  (1073 322)  (1073 322)  LC_1 Logic Functioning bit
 (39 2)  (1075 322)  (1075 322)  LC_1 Logic Functioning bit
 (43 2)  (1079 322)  (1079 322)  LC_1 Logic Functioning bit
 (3 3)  (1039 323)  (1039 323)  routing T_20_20.sp12_v_b_0 <X> T_20_20.sp12_h_l_23
 (4 3)  (1040 323)  (1040 323)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_h_l_37
 (5 3)  (1041 323)  (1041 323)  routing T_20_20.sp4_h_r_6 <X> T_20_20.sp4_v_t_37
 (13 3)  (1049 323)  (1049 323)  routing T_20_20.sp4_v_b_9 <X> T_20_20.sp4_h_l_39
 (14 3)  (1050 323)  (1050 323)  routing T_20_20.sp4_v_t_1 <X> T_20_20.lc_trk_g0_4
 (16 3)  (1052 323)  (1052 323)  routing T_20_20.sp4_v_t_1 <X> T_20_20.lc_trk_g0_4
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (1057 323)  (1057 323)  routing T_20_20.sp4_v_b_15 <X> T_20_20.lc_trk_g0_7
 (26 3)  (1062 323)  (1062 323)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 323)  (1063 323)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 323)  (1065 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 323)  (1068 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (1070 323)  (1070 323)  routing T_20_20.lc_trk_g1_4 <X> T_20_20.input_2_1
 (36 3)  (1072 323)  (1072 323)  LC_1 Logic Functioning bit
 (37 3)  (1073 323)  (1073 323)  LC_1 Logic Functioning bit
 (38 3)  (1074 323)  (1074 323)  LC_1 Logic Functioning bit
 (42 3)  (1078 323)  (1078 323)  LC_1 Logic Functioning bit
 (4 4)  (1040 324)  (1040 324)  routing T_20_20.sp4_h_l_44 <X> T_20_20.sp4_v_b_3
 (6 4)  (1042 324)  (1042 324)  routing T_20_20.sp4_h_l_44 <X> T_20_20.sp4_v_b_3
 (8 4)  (1044 324)  (1044 324)  routing T_20_20.sp4_h_l_45 <X> T_20_20.sp4_h_r_4
 (10 4)  (1046 324)  (1046 324)  routing T_20_20.sp4_h_l_45 <X> T_20_20.sp4_h_r_4
 (14 4)  (1050 324)  (1050 324)  routing T_20_20.sp12_h_r_0 <X> T_20_20.lc_trk_g1_0
 (25 4)  (1061 324)  (1061 324)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (26 4)  (1062 324)  (1062 324)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 324)  (1066 324)  routing T_20_20.lc_trk_g2_5 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 324)  (1069 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 324)  (1070 324)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 324)  (1072 324)  LC_2 Logic Functioning bit
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (38 4)  (1074 324)  (1074 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (41 4)  (1077 324)  (1077 324)  LC_2 Logic Functioning bit
 (43 4)  (1079 324)  (1079 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (51 4)  (1087 324)  (1087 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (5 5)  (1041 325)  (1041 325)  routing T_20_20.sp4_h_l_44 <X> T_20_20.sp4_v_b_3
 (14 5)  (1050 325)  (1050 325)  routing T_20_20.sp12_h_r_0 <X> T_20_20.lc_trk_g1_0
 (15 5)  (1051 325)  (1051 325)  routing T_20_20.sp12_h_r_0 <X> T_20_20.lc_trk_g1_0
 (17 5)  (1053 325)  (1053 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (1058 325)  (1058 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1059 325)  (1059 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (24 5)  (1060 325)  (1060 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (25 5)  (1061 325)  (1061 325)  routing T_20_20.sp4_h_l_7 <X> T_20_20.lc_trk_g1_2
 (28 5)  (1064 325)  (1064 325)  routing T_20_20.lc_trk_g2_4 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 325)  (1073 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (47 5)  (1083 325)  (1083 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (4 6)  (1040 326)  (1040 326)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_v_t_38
 (6 6)  (1042 326)  (1042 326)  routing T_20_20.sp4_v_b_7 <X> T_20_20.sp4_v_t_38
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.sp4_h_r_21 <X> T_20_20.lc_trk_g1_5
 (16 6)  (1052 326)  (1052 326)  routing T_20_20.sp4_h_r_21 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1054 326)  (1054 326)  routing T_20_20.sp4_h_r_21 <X> T_20_20.lc_trk_g1_5
 (14 7)  (1050 327)  (1050 327)  routing T_20_20.sp12_h_r_20 <X> T_20_20.lc_trk_g1_4
 (16 7)  (1052 327)  (1052 327)  routing T_20_20.sp12_h_r_20 <X> T_20_20.lc_trk_g1_4
 (17 7)  (1053 327)  (1053 327)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (1054 327)  (1054 327)  routing T_20_20.sp4_h_r_21 <X> T_20_20.lc_trk_g1_5
 (11 8)  (1047 328)  (1047 328)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_v_b_8
 (14 8)  (1050 328)  (1050 328)  routing T_20_20.bnl_op_0 <X> T_20_20.lc_trk_g2_0
 (15 8)  (1051 328)  (1051 328)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (16 8)  (1052 328)  (1052 328)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (17 8)  (1053 328)  (1053 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1061 328)  (1061 328)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g2_2
 (27 8)  (1063 328)  (1063 328)  routing T_20_20.lc_trk_g1_0 <X> T_20_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 328)  (1065 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 328)  (1068 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 328)  (1069 328)  routing T_20_20.lc_trk_g2_1 <X> T_20_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 328)  (1071 328)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (36 8)  (1072 328)  (1072 328)  LC_4 Logic Functioning bit
 (41 8)  (1077 328)  (1077 328)  LC_4 Logic Functioning bit
 (43 8)  (1079 328)  (1079 328)  LC_4 Logic Functioning bit
 (45 8)  (1081 328)  (1081 328)  LC_4 Logic Functioning bit
 (47 8)  (1083 328)  (1083 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (1048 329)  (1048 329)  routing T_20_20.sp4_v_t_40 <X> T_20_20.sp4_v_b_8
 (14 9)  (1050 329)  (1050 329)  routing T_20_20.bnl_op_0 <X> T_20_20.lc_trk_g2_0
 (17 9)  (1053 329)  (1053 329)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (1054 329)  (1054 329)  routing T_20_20.sp4_h_r_25 <X> T_20_20.lc_trk_g2_1
 (22 9)  (1058 329)  (1058 329)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1060 329)  (1060 329)  routing T_20_20.rgt_op_2 <X> T_20_20.lc_trk_g2_2
 (29 9)  (1065 329)  (1065 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 329)  (1068 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1069 329)  (1069 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (34 9)  (1070 329)  (1070 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (35 9)  (1071 329)  (1071 329)  routing T_20_20.lc_trk_g3_7 <X> T_20_20.input_2_4
 (36 9)  (1072 329)  (1072 329)  LC_4 Logic Functioning bit
 (37 9)  (1073 329)  (1073 329)  LC_4 Logic Functioning bit
 (38 9)  (1074 329)  (1074 329)  LC_4 Logic Functioning bit
 (41 9)  (1077 329)  (1077 329)  LC_4 Logic Functioning bit
 (43 9)  (1079 329)  (1079 329)  LC_4 Logic Functioning bit
 (14 10)  (1050 330)  (1050 330)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g2_4
 (16 10)  (1052 330)  (1052 330)  routing T_20_20.sp4_v_t_16 <X> T_20_20.lc_trk_g2_5
 (17 10)  (1053 330)  (1053 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1054 330)  (1054 330)  routing T_20_20.sp4_v_t_16 <X> T_20_20.lc_trk_g2_5
 (26 10)  (1062 330)  (1062 330)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 330)  (1069 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g3_5 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 330)  (1072 330)  LC_5 Logic Functioning bit
 (38 10)  (1074 330)  (1074 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (43 10)  (1079 330)  (1079 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (46 10)  (1082 330)  (1082 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (1050 331)  (1050 331)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g2_4
 (15 11)  (1051 331)  (1051 331)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g2_4
 (16 11)  (1052 331)  (1052 331)  routing T_20_20.sp4_h_r_44 <X> T_20_20.lc_trk_g2_4
 (17 11)  (1053 331)  (1053 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (38 11)  (1074 331)  (1074 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (14 12)  (1050 332)  (1050 332)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g3_3
 (8 13)  (1044 333)  (1044 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (9 13)  (1045 333)  (1045 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (10 13)  (1046 333)  (1046 333)  routing T_20_20.sp4_h_l_41 <X> T_20_20.sp4_v_b_10
 (14 13)  (1050 333)  (1050 333)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (16 13)  (1052 333)  (1052 333)  routing T_20_20.sp4_v_t_21 <X> T_20_20.lc_trk_g3_0
 (17 13)  (1053 333)  (1053 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (1057 333)  (1057 333)  routing T_20_20.sp4_h_r_27 <X> T_20_20.lc_trk_g3_3
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1059 333)  (1059 333)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g3_2
 (24 13)  (1060 333)  (1060 333)  routing T_20_20.sp4_v_b_42 <X> T_20_20.lc_trk_g3_2
 (8 14)  (1044 334)  (1044 334)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_47
 (10 14)  (1046 334)  (1046 334)  routing T_20_20.sp4_h_r_2 <X> T_20_20.sp4_h_l_47
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (17 14)  (1053 334)  (1053 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 334)  (1054 334)  routing T_20_20.wire_logic_cluster/lc_5/out <X> T_20_20.lc_trk_g3_5
 (22 14)  (1058 334)  (1058 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1060 334)  (1060 334)  routing T_20_20.tnl_op_7 <X> T_20_20.lc_trk_g3_7
 (27 14)  (1063 334)  (1063 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1064 334)  (1064 334)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 334)  (1072 334)  LC_7 Logic Functioning bit
 (37 14)  (1073 334)  (1073 334)  LC_7 Logic Functioning bit
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (41 14)  (1077 334)  (1077 334)  LC_7 Logic Functioning bit
 (43 14)  (1079 334)  (1079 334)  LC_7 Logic Functioning bit
 (10 15)  (1046 335)  (1046 335)  routing T_20_20.sp4_h_l_40 <X> T_20_20.sp4_v_t_47
 (15 15)  (1051 335)  (1051 335)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_h_r_36 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1057 335)  (1057 335)  routing T_20_20.tnl_op_7 <X> T_20_20.lc_trk_g3_7
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g1_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 335)  (1066 335)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1067 335)  (1067 335)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (1072 335)  (1072 335)  LC_7 Logic Functioning bit
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (48 15)  (1084 335)  (1084 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_21_20

 (14 0)  (1104 320)  (1104 320)  routing T_21_20.bnr_op_0 <X> T_21_20.lc_trk_g0_0
 (15 0)  (1105 320)  (1105 320)  routing T_21_20.sp4_h_l_4 <X> T_21_20.lc_trk_g0_1
 (16 0)  (1106 320)  (1106 320)  routing T_21_20.sp4_h_l_4 <X> T_21_20.lc_trk_g0_1
 (17 0)  (1107 320)  (1107 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1108 320)  (1108 320)  routing T_21_20.sp4_h_l_4 <X> T_21_20.lc_trk_g0_1
 (8 1)  (1098 321)  (1098 321)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_1
 (14 1)  (1104 321)  (1104 321)  routing T_21_20.bnr_op_0 <X> T_21_20.lc_trk_g0_0
 (17 1)  (1107 321)  (1107 321)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (1108 321)  (1108 321)  routing T_21_20.sp4_h_l_4 <X> T_21_20.lc_trk_g0_1
 (0 2)  (1090 322)  (1090 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 322)  (1091 322)  routing T_21_20.glb_netwk_6 <X> T_21_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 322)  (1092 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 322)  (1104 322)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (22 2)  (1112 322)  (1112 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1113 322)  (1113 322)  routing T_21_20.sp12_h_l_12 <X> T_21_20.lc_trk_g0_7
 (26 2)  (1116 322)  (1116 322)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (1119 322)  (1119 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 322)  (1120 322)  routing T_21_20.lc_trk_g0_4 <X> T_21_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 322)  (1122 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 322)  (1123 322)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 322)  (1124 322)  routing T_21_20.lc_trk_g3_1 <X> T_21_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 322)  (1126 322)  LC_1 Logic Functioning bit
 (37 2)  (1127 322)  (1127 322)  LC_1 Logic Functioning bit
 (39 2)  (1129 322)  (1129 322)  LC_1 Logic Functioning bit
 (43 2)  (1133 322)  (1133 322)  LC_1 Logic Functioning bit
 (45 2)  (1135 322)  (1135 322)  LC_1 Logic Functioning bit
 (53 2)  (1143 322)  (1143 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (1104 323)  (1104 323)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (16 3)  (1106 323)  (1106 323)  routing T_21_20.sp4_v_t_1 <X> T_21_20.lc_trk_g0_4
 (17 3)  (1107 323)  (1107 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (1112 323)  (1112 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1113 323)  (1113 323)  routing T_21_20.sp12_h_r_14 <X> T_21_20.lc_trk_g0_6
 (26 3)  (1116 323)  (1116 323)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 323)  (1119 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 323)  (1122 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1123 323)  (1123 323)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.input_2_1
 (36 3)  (1126 323)  (1126 323)  LC_1 Logic Functioning bit
 (37 3)  (1127 323)  (1127 323)  LC_1 Logic Functioning bit
 (38 3)  (1128 323)  (1128 323)  LC_1 Logic Functioning bit
 (39 3)  (1129 323)  (1129 323)  LC_1 Logic Functioning bit
 (21 4)  (1111 324)  (1111 324)  routing T_21_20.wire_logic_cluster/lc_3/out <X> T_21_20.lc_trk_g1_3
 (22 4)  (1112 324)  (1112 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1115 324)  (1115 324)  routing T_21_20.sp4_v_b_10 <X> T_21_20.lc_trk_g1_2
 (26 4)  (1116 324)  (1116 324)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 324)  (1117 324)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 324)  (1119 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 324)  (1122 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 324)  (1123 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 324)  (1124 324)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 324)  (1126 324)  LC_2 Logic Functioning bit
 (37 4)  (1127 324)  (1127 324)  LC_2 Logic Functioning bit
 (38 4)  (1128 324)  (1128 324)  LC_2 Logic Functioning bit
 (39 4)  (1129 324)  (1129 324)  LC_2 Logic Functioning bit
 (41 4)  (1131 324)  (1131 324)  LC_2 Logic Functioning bit
 (43 4)  (1133 324)  (1133 324)  LC_2 Logic Functioning bit
 (45 4)  (1135 324)  (1135 324)  LC_2 Logic Functioning bit
 (9 5)  (1099 325)  (1099 325)  routing T_21_20.sp4_v_t_41 <X> T_21_20.sp4_v_b_4
 (22 5)  (1112 325)  (1112 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1113 325)  (1113 325)  routing T_21_20.sp4_v_b_10 <X> T_21_20.lc_trk_g1_2
 (25 5)  (1115 325)  (1115 325)  routing T_21_20.sp4_v_b_10 <X> T_21_20.lc_trk_g1_2
 (28 5)  (1118 325)  (1118 325)  routing T_21_20.lc_trk_g2_4 <X> T_21_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 325)  (1119 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 325)  (1120 325)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 325)  (1121 325)  routing T_21_20.lc_trk_g3_2 <X> T_21_20.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 325)  (1127 325)  LC_2 Logic Functioning bit
 (39 5)  (1129 325)  (1129 325)  LC_2 Logic Functioning bit
 (2 6)  (1092 326)  (1092 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 6)  (1094 326)  (1094 326)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_v_t_38
 (5 6)  (1095 326)  (1095 326)  routing T_21_20.sp4_v_b_3 <X> T_21_20.sp4_h_l_38
 (6 6)  (1096 326)  (1096 326)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_v_t_38
 (14 6)  (1104 326)  (1104 326)  routing T_21_20.wire_logic_cluster/lc_4/out <X> T_21_20.lc_trk_g1_4
 (27 6)  (1117 326)  (1117 326)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 326)  (1119 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 326)  (1121 326)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 326)  (1122 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 326)  (1125 326)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.input_2_3
 (36 6)  (1126 326)  (1126 326)  LC_3 Logic Functioning bit
 (41 6)  (1131 326)  (1131 326)  LC_3 Logic Functioning bit
 (43 6)  (1133 326)  (1133 326)  LC_3 Logic Functioning bit
 (45 6)  (1135 326)  (1135 326)  LC_3 Logic Functioning bit
 (46 6)  (1136 326)  (1136 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (1095 327)  (1095 327)  routing T_21_20.sp4_h_r_9 <X> T_21_20.sp4_v_t_38
 (17 7)  (1107 327)  (1107 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1112 327)  (1112 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1113 327)  (1113 327)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g1_6
 (24 7)  (1114 327)  (1114 327)  routing T_21_20.sp4_v_b_22 <X> T_21_20.lc_trk_g1_6
 (27 7)  (1117 327)  (1117 327)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 327)  (1118 327)  routing T_21_20.lc_trk_g3_0 <X> T_21_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 327)  (1119 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 327)  (1120 327)  routing T_21_20.lc_trk_g1_3 <X> T_21_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 327)  (1121 327)  routing T_21_20.lc_trk_g0_6 <X> T_21_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 327)  (1122 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1124 327)  (1124 327)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.input_2_3
 (35 7)  (1125 327)  (1125 327)  routing T_21_20.lc_trk_g1_6 <X> T_21_20.input_2_3
 (36 7)  (1126 327)  (1126 327)  LC_3 Logic Functioning bit
 (37 7)  (1127 327)  (1127 327)  LC_3 Logic Functioning bit
 (38 7)  (1128 327)  (1128 327)  LC_3 Logic Functioning bit
 (41 7)  (1131 327)  (1131 327)  LC_3 Logic Functioning bit
 (43 7)  (1133 327)  (1133 327)  LC_3 Logic Functioning bit
 (15 8)  (1105 328)  (1105 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (17 8)  (1107 328)  (1107 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1108 328)  (1108 328)  routing T_21_20.rgt_op_1 <X> T_21_20.lc_trk_g2_1
 (26 8)  (1116 328)  (1116 328)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 328)  (1117 328)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 328)  (1119 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 328)  (1121 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 328)  (1122 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 328)  (1124 328)  routing T_21_20.lc_trk_g1_4 <X> T_21_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 328)  (1126 328)  LC_4 Logic Functioning bit
 (37 8)  (1127 328)  (1127 328)  LC_4 Logic Functioning bit
 (38 8)  (1128 328)  (1128 328)  LC_4 Logic Functioning bit
 (39 8)  (1129 328)  (1129 328)  LC_4 Logic Functioning bit
 (41 8)  (1131 328)  (1131 328)  LC_4 Logic Functioning bit
 (43 8)  (1133 328)  (1133 328)  LC_4 Logic Functioning bit
 (45 8)  (1135 328)  (1135 328)  LC_4 Logic Functioning bit
 (46 8)  (1136 328)  (1136 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (1105 329)  (1105 329)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g2_0
 (16 9)  (1106 329)  (1106 329)  routing T_21_20.sp4_v_t_29 <X> T_21_20.lc_trk_g2_0
 (17 9)  (1107 329)  (1107 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (1112 329)  (1112 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1113 329)  (1113 329)  routing T_21_20.sp4_v_b_42 <X> T_21_20.lc_trk_g2_2
 (24 9)  (1114 329)  (1114 329)  routing T_21_20.sp4_v_b_42 <X> T_21_20.lc_trk_g2_2
 (26 9)  (1116 329)  (1116 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 329)  (1117 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 329)  (1118 329)  routing T_21_20.lc_trk_g3_7 <X> T_21_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 329)  (1119 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 329)  (1120 329)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_4/in_1
 (37 9)  (1127 329)  (1127 329)  LC_4 Logic Functioning bit
 (39 9)  (1129 329)  (1129 329)  LC_4 Logic Functioning bit
 (14 10)  (1104 330)  (1104 330)  routing T_21_20.sp4_v_t_17 <X> T_21_20.lc_trk_g2_4
 (21 10)  (1111 330)  (1111 330)  routing T_21_20.wire_logic_cluster/lc_7/out <X> T_21_20.lc_trk_g2_7
 (22 10)  (1112 330)  (1112 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 330)  (1115 330)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (26 10)  (1116 330)  (1116 330)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 330)  (1117 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 330)  (1118 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 330)  (1119 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 330)  (1120 330)  routing T_21_20.lc_trk_g3_5 <X> T_21_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 330)  (1121 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 330)  (1122 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 330)  (1123 330)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 330)  (1126 330)  LC_5 Logic Functioning bit
 (41 10)  (1131 330)  (1131 330)  LC_5 Logic Functioning bit
 (43 10)  (1133 330)  (1133 330)  LC_5 Logic Functioning bit
 (45 10)  (1135 330)  (1135 330)  LC_5 Logic Functioning bit
 (16 11)  (1106 331)  (1106 331)  routing T_21_20.sp4_v_t_17 <X> T_21_20.lc_trk_g2_4
 (17 11)  (1107 331)  (1107 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (1112 331)  (1112 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1113 331)  (1113 331)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (25 11)  (1115 331)  (1115 331)  routing T_21_20.sp4_v_b_38 <X> T_21_20.lc_trk_g2_6
 (26 11)  (1116 331)  (1116 331)  routing T_21_20.lc_trk_g0_7 <X> T_21_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 331)  (1119 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 331)  (1121 331)  routing T_21_20.lc_trk_g2_6 <X> T_21_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 331)  (1122 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1123 331)  (1123 331)  routing T_21_20.lc_trk_g2_1 <X> T_21_20.input_2_5
 (37 11)  (1127 331)  (1127 331)  LC_5 Logic Functioning bit
 (41 11)  (1131 331)  (1131 331)  LC_5 Logic Functioning bit
 (43 11)  (1133 331)  (1133 331)  LC_5 Logic Functioning bit
 (51 11)  (1141 331)  (1141 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (1094 332)  (1094 332)  routing T_21_20.sp4_v_t_44 <X> T_21_20.sp4_v_b_9
 (17 12)  (1107 332)  (1107 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 332)  (1108 332)  routing T_21_20.wire_logic_cluster/lc_1/out <X> T_21_20.lc_trk_g3_1
 (25 12)  (1115 332)  (1115 332)  routing T_21_20.wire_logic_cluster/lc_2/out <X> T_21_20.lc_trk_g3_2
 (27 12)  (1117 332)  (1117 332)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 332)  (1119 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 332)  (1121 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 332)  (1122 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 332)  (1123 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 332)  (1124 332)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 332)  (1126 332)  LC_6 Logic Functioning bit
 (37 12)  (1127 332)  (1127 332)  LC_6 Logic Functioning bit
 (38 12)  (1128 332)  (1128 332)  LC_6 Logic Functioning bit
 (39 12)  (1129 332)  (1129 332)  LC_6 Logic Functioning bit
 (41 12)  (1131 332)  (1131 332)  LC_6 Logic Functioning bit
 (43 12)  (1133 332)  (1133 332)  LC_6 Logic Functioning bit
 (45 12)  (1135 332)  (1135 332)  LC_6 Logic Functioning bit
 (51 12)  (1141 332)  (1141 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1104 333)  (1104 333)  routing T_21_20.sp4_r_v_b_40 <X> T_21_20.lc_trk_g3_0
 (17 13)  (1107 333)  (1107 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1112 333)  (1112 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (1118 333)  (1118 333)  routing T_21_20.lc_trk_g2_0 <X> T_21_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 333)  (1119 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 333)  (1120 333)  routing T_21_20.lc_trk_g1_2 <X> T_21_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 333)  (1121 333)  routing T_21_20.lc_trk_g3_6 <X> T_21_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (1127 333)  (1127 333)  LC_6 Logic Functioning bit
 (39 13)  (1129 333)  (1129 333)  LC_6 Logic Functioning bit
 (12 14)  (1102 334)  (1102 334)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_46
 (17 14)  (1107 334)  (1107 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 334)  (1108 334)  routing T_21_20.wire_logic_cluster/lc_5/out <X> T_21_20.lc_trk_g3_5
 (22 14)  (1112 334)  (1112 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1115 334)  (1115 334)  routing T_21_20.wire_logic_cluster/lc_6/out <X> T_21_20.lc_trk_g3_6
 (29 14)  (1119 334)  (1119 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 334)  (1122 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 334)  (1123 334)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 334)  (1125 334)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_7
 (37 14)  (1127 334)  (1127 334)  LC_7 Logic Functioning bit
 (41 14)  (1131 334)  (1131 334)  LC_7 Logic Functioning bit
 (42 14)  (1132 334)  (1132 334)  LC_7 Logic Functioning bit
 (43 14)  (1133 334)  (1133 334)  LC_7 Logic Functioning bit
 (45 14)  (1135 334)  (1135 334)  LC_7 Logic Functioning bit
 (46 14)  (1136 334)  (1136 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (13 15)  (1103 335)  (1103 335)  routing T_21_20.sp4_h_r_8 <X> T_21_20.sp4_h_l_46
 (22 15)  (1112 335)  (1112 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1119 335)  (1119 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 335)  (1121 335)  routing T_21_20.lc_trk_g2_2 <X> T_21_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 335)  (1122 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 335)  (1123 335)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_7
 (35 15)  (1125 335)  (1125 335)  routing T_21_20.lc_trk_g2_7 <X> T_21_20.input_2_7
 (37 15)  (1127 335)  (1127 335)  LC_7 Logic Functioning bit
 (42 15)  (1132 335)  (1132 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (11 0)  (1155 320)  (1155 320)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (13 0)  (1157 320)  (1157 320)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (14 0)  (1158 320)  (1158 320)  routing T_22_20.sp4_v_b_0 <X> T_22_20.lc_trk_g0_0
 (17 0)  (1161 320)  (1161 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 320)  (1162 320)  routing T_22_20.wire_logic_cluster/lc_1/out <X> T_22_20.lc_trk_g0_1
 (26 0)  (1170 320)  (1170 320)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 320)  (1173 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 320)  (1174 320)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 320)  (1175 320)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 320)  (1176 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 320)  (1180 320)  LC_0 Logic Functioning bit
 (37 0)  (1181 320)  (1181 320)  LC_0 Logic Functioning bit
 (38 0)  (1182 320)  (1182 320)  LC_0 Logic Functioning bit
 (42 0)  (1186 320)  (1186 320)  LC_0 Logic Functioning bit
 (45 0)  (1189 320)  (1189 320)  LC_0 Logic Functioning bit
 (12 1)  (1156 321)  (1156 321)  routing T_22_20.sp4_h_l_45 <X> T_22_20.sp4_v_b_2
 (16 1)  (1160 321)  (1160 321)  routing T_22_20.sp4_v_b_0 <X> T_22_20.lc_trk_g0_0
 (17 1)  (1161 321)  (1161 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (1170 321)  (1170 321)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 321)  (1172 321)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 321)  (1173 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 321)  (1174 321)  routing T_22_20.lc_trk_g0_7 <X> T_22_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 321)  (1176 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1177 321)  (1177 321)  routing T_22_20.lc_trk_g2_0 <X> T_22_20.input_2_0
 (36 1)  (1180 321)  (1180 321)  LC_0 Logic Functioning bit
 (37 1)  (1181 321)  (1181 321)  LC_0 Logic Functioning bit
 (42 1)  (1186 321)  (1186 321)  LC_0 Logic Functioning bit
 (43 1)  (1187 321)  (1187 321)  LC_0 Logic Functioning bit
 (51 1)  (1195 321)  (1195 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1144 322)  (1144 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 322)  (1145 322)  routing T_22_20.glb_netwk_6 <X> T_22_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 322)  (1146 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1160 322)  (1160 322)  routing T_22_20.sp12_h_l_18 <X> T_22_20.lc_trk_g0_5
 (17 2)  (1161 322)  (1161 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (22 2)  (1166 322)  (1166 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (1172 322)  (1172 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 322)  (1173 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 322)  (1174 322)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 322)  (1175 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 322)  (1176 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 322)  (1177 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 322)  (1178 322)  routing T_22_20.lc_trk_g3_5 <X> T_22_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (1179 322)  (1179 322)  routing T_22_20.lc_trk_g0_5 <X> T_22_20.input_2_1
 (36 2)  (1180 322)  (1180 322)  LC_1 Logic Functioning bit
 (41 2)  (1185 322)  (1185 322)  LC_1 Logic Functioning bit
 (43 2)  (1187 322)  (1187 322)  LC_1 Logic Functioning bit
 (45 2)  (1189 322)  (1189 322)  LC_1 Logic Functioning bit
 (18 3)  (1162 323)  (1162 323)  routing T_22_20.sp12_h_l_18 <X> T_22_20.lc_trk_g0_5
 (21 3)  (1165 323)  (1165 323)  routing T_22_20.sp4_r_v_b_31 <X> T_22_20.lc_trk_g0_7
 (29 3)  (1173 323)  (1173 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 323)  (1174 323)  routing T_22_20.lc_trk_g2_6 <X> T_22_20.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 323)  (1176 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1180 323)  (1180 323)  LC_1 Logic Functioning bit
 (40 3)  (1184 323)  (1184 323)  LC_1 Logic Functioning bit
 (42 3)  (1186 323)  (1186 323)  LC_1 Logic Functioning bit
 (15 4)  (1159 324)  (1159 324)  routing T_22_20.sp4_h_r_9 <X> T_22_20.lc_trk_g1_1
 (16 4)  (1160 324)  (1160 324)  routing T_22_20.sp4_h_r_9 <X> T_22_20.lc_trk_g1_1
 (17 4)  (1161 324)  (1161 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1162 324)  (1162 324)  routing T_22_20.sp4_h_r_9 <X> T_22_20.lc_trk_g1_1
 (27 4)  (1171 324)  (1171 324)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 324)  (1173 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 324)  (1174 324)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 324)  (1176 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 324)  (1177 324)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 324)  (1180 324)  LC_2 Logic Functioning bit
 (38 4)  (1182 324)  (1182 324)  LC_2 Logic Functioning bit
 (15 5)  (1159 325)  (1159 325)  routing T_22_20.bot_op_0 <X> T_22_20.lc_trk_g1_0
 (17 5)  (1161 325)  (1161 325)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (1174 325)  (1174 325)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 325)  (1175 325)  routing T_22_20.lc_trk_g2_3 <X> T_22_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 325)  (1180 325)  LC_2 Logic Functioning bit
 (38 5)  (1182 325)  (1182 325)  LC_2 Logic Functioning bit
 (47 5)  (1191 325)  (1191 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1192 325)  (1192 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (1158 326)  (1158 326)  routing T_22_20.wire_logic_cluster/lc_4/out <X> T_22_20.lc_trk_g1_4
 (21 6)  (1165 326)  (1165 326)  routing T_22_20.lft_op_7 <X> T_22_20.lc_trk_g1_7
 (22 6)  (1166 326)  (1166 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1168 326)  (1168 326)  routing T_22_20.lft_op_7 <X> T_22_20.lc_trk_g1_7
 (25 6)  (1169 326)  (1169 326)  routing T_22_20.sp4_v_b_6 <X> T_22_20.lc_trk_g1_6
 (8 7)  (1152 327)  (1152 327)  routing T_22_20.sp4_h_l_41 <X> T_22_20.sp4_v_t_41
 (17 7)  (1161 327)  (1161 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1166 327)  (1166 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1167 327)  (1167 327)  routing T_22_20.sp4_v_b_6 <X> T_22_20.lc_trk_g1_6
 (2 8)  (1146 328)  (1146 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (1158 328)  (1158 328)  routing T_22_20.wire_logic_cluster/lc_0/out <X> T_22_20.lc_trk_g2_0
 (22 8)  (1166 328)  (1166 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (27 8)  (1171 328)  (1171 328)  routing T_22_20.lc_trk_g1_0 <X> T_22_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 328)  (1173 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 328)  (1175 328)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 328)  (1176 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 328)  (1178 328)  routing T_22_20.lc_trk_g1_4 <X> T_22_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (1181 328)  (1181 328)  LC_4 Logic Functioning bit
 (38 8)  (1182 328)  (1182 328)  LC_4 Logic Functioning bit
 (39 8)  (1183 328)  (1183 328)  LC_4 Logic Functioning bit
 (41 8)  (1185 328)  (1185 328)  LC_4 Logic Functioning bit
 (45 8)  (1189 328)  (1189 328)  LC_4 Logic Functioning bit
 (3 9)  (1147 329)  (1147 329)  routing T_22_20.sp12_h_l_22 <X> T_22_20.sp12_v_b_1
 (17 9)  (1161 329)  (1161 329)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (29 9)  (1173 329)  (1173 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (1176 329)  (1176 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1178 329)  (1178 329)  routing T_22_20.lc_trk_g1_1 <X> T_22_20.input_2_4
 (37 9)  (1181 329)  (1181 329)  LC_4 Logic Functioning bit
 (39 9)  (1183 329)  (1183 329)  LC_4 Logic Functioning bit
 (47 9)  (1191 329)  (1191 329)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (51 9)  (1195 329)  (1195 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (5 10)  (1149 330)  (1149 330)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_h_l_43
 (21 10)  (1165 330)  (1165 330)  routing T_22_20.bnl_op_7 <X> T_22_20.lc_trk_g2_7
 (22 10)  (1166 330)  (1166 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (1169 330)  (1169 330)  routing T_22_20.sp4_h_r_38 <X> T_22_20.lc_trk_g2_6
 (26 10)  (1170 330)  (1170 330)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 330)  (1171 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 330)  (1172 330)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 330)  (1173 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 330)  (1175 330)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 330)  (1176 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 330)  (1178 330)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (1179 330)  (1179 330)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_5
 (36 10)  (1180 330)  (1180 330)  LC_5 Logic Functioning bit
 (43 10)  (1187 330)  (1187 330)  LC_5 Logic Functioning bit
 (46 10)  (1190 330)  (1190 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (21 11)  (1165 331)  (1165 331)  routing T_22_20.bnl_op_7 <X> T_22_20.lc_trk_g2_7
 (22 11)  (1166 331)  (1166 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1167 331)  (1167 331)  routing T_22_20.sp4_h_r_38 <X> T_22_20.lc_trk_g2_6
 (24 11)  (1168 331)  (1168 331)  routing T_22_20.sp4_h_r_38 <X> T_22_20.lc_trk_g2_6
 (26 11)  (1170 331)  (1170 331)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 331)  (1171 331)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 331)  (1173 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 331)  (1174 331)  routing T_22_20.lc_trk_g3_3 <X> T_22_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 331)  (1175 331)  routing T_22_20.lc_trk_g1_7 <X> T_22_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 331)  (1176 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1177 331)  (1177 331)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_5
 (35 11)  (1179 331)  (1179 331)  routing T_22_20.lc_trk_g2_7 <X> T_22_20.input_2_5
 (36 11)  (1180 331)  (1180 331)  LC_5 Logic Functioning bit
 (38 11)  (1182 331)  (1182 331)  LC_5 Logic Functioning bit
 (22 12)  (1166 332)  (1166 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1167 332)  (1167 332)  routing T_22_20.sp12_v_b_11 <X> T_22_20.lc_trk_g3_3
 (26 12)  (1170 332)  (1170 332)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1171 332)  (1171 332)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 332)  (1173 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 332)  (1174 332)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 332)  (1175 332)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 332)  (1176 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 332)  (1177 332)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 332)  (1178 332)  routing T_22_20.lc_trk_g3_4 <X> T_22_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 332)  (1180 332)  LC_6 Logic Functioning bit
 (38 12)  (1182 332)  (1182 332)  LC_6 Logic Functioning bit
 (6 13)  (1150 333)  (1150 333)  routing T_22_20.sp4_h_l_44 <X> T_22_20.sp4_h_r_9
 (26 13)  (1170 333)  (1170 333)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 333)  (1171 333)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 333)  (1172 333)  routing T_22_20.lc_trk_g3_7 <X> T_22_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 333)  (1173 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 333)  (1174 333)  routing T_22_20.lc_trk_g1_6 <X> T_22_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 333)  (1180 333)  LC_6 Logic Functioning bit
 (37 13)  (1181 333)  (1181 333)  LC_6 Logic Functioning bit
 (38 13)  (1182 333)  (1182 333)  LC_6 Logic Functioning bit
 (39 13)  (1183 333)  (1183 333)  LC_6 Logic Functioning bit
 (40 13)  (1184 333)  (1184 333)  LC_6 Logic Functioning bit
 (42 13)  (1186 333)  (1186 333)  LC_6 Logic Functioning bit
 (46 13)  (1190 333)  (1190 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (6 14)  (1150 334)  (1150 334)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_44
 (15 14)  (1159 334)  (1159 334)  routing T_22_20.sp4_v_t_32 <X> T_22_20.lc_trk_g3_5
 (16 14)  (1160 334)  (1160 334)  routing T_22_20.sp4_v_t_32 <X> T_22_20.lc_trk_g3_5
 (17 14)  (1161 334)  (1161 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1165 334)  (1165 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (22 14)  (1166 334)  (1166 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1167 334)  (1167 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (24 14)  (1168 334)  (1168 334)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7
 (5 15)  (1149 335)  (1149 335)  routing T_22_20.sp4_v_b_6 <X> T_22_20.sp4_v_t_44
 (14 15)  (1158 335)  (1158 335)  routing T_22_20.tnl_op_4 <X> T_22_20.lc_trk_g3_4
 (15 15)  (1159 335)  (1159 335)  routing T_22_20.tnl_op_4 <X> T_22_20.lc_trk_g3_4
 (17 15)  (1161 335)  (1161 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (19 15)  (1163 335)  (1163 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1165 335)  (1165 335)  routing T_22_20.sp4_h_l_34 <X> T_22_20.lc_trk_g3_7


LogicTile_23_20

 (25 0)  (1223 320)  (1223 320)  routing T_23_20.sp4_v_b_2 <X> T_23_20.lc_trk_g0_2
 (22 1)  (1220 321)  (1220 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1221 321)  (1221 321)  routing T_23_20.sp4_v_b_2 <X> T_23_20.lc_trk_g0_2
 (0 2)  (1198 322)  (1198 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 322)  (1199 322)  routing T_23_20.glb_netwk_6 <X> T_23_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 322)  (1200 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 3)  (1210 323)  (1210 323)  routing T_23_20.sp4_h_l_39 <X> T_23_20.sp4_v_t_39
 (1 4)  (1199 324)  (1199 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (1199 325)  (1199 325)  routing T_23_20.lc_trk_g0_2 <X> T_23_20.wire_logic_cluster/lc_7/cen
 (11 6)  (1209 326)  (1209 326)  routing T_23_20.sp4_h_r_11 <X> T_23_20.sp4_v_t_40
 (13 6)  (1211 326)  (1211 326)  routing T_23_20.sp4_h_r_11 <X> T_23_20.sp4_v_t_40
 (16 6)  (1214 326)  (1214 326)  routing T_23_20.sp4_v_b_5 <X> T_23_20.lc_trk_g1_5
 (17 6)  (1215 326)  (1215 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1216 326)  (1216 326)  routing T_23_20.sp4_v_b_5 <X> T_23_20.lc_trk_g1_5
 (5 7)  (1203 327)  (1203 327)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_v_t_38
 (12 7)  (1210 327)  (1210 327)  routing T_23_20.sp4_h_r_11 <X> T_23_20.sp4_v_t_40
 (3 9)  (1201 329)  (1201 329)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_b_1
 (16 11)  (1214 331)  (1214 331)  routing T_23_20.sp12_v_b_12 <X> T_23_20.lc_trk_g2_4
 (17 11)  (1215 331)  (1215 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (4 12)  (1202 332)  (1202 332)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_v_b_9
 (6 12)  (1204 332)  (1204 332)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_v_b_9
 (21 12)  (1219 332)  (1219 332)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g3_3
 (22 12)  (1220 332)  (1220 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1221 332)  (1221 332)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g3_3
 (5 13)  (1203 333)  (1203 333)  routing T_23_20.sp4_h_l_38 <X> T_23_20.sp4_v_b_9
 (8 13)  (1206 333)  (1206 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (9 13)  (1207 333)  (1207 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (10 13)  (1208 333)  (1208 333)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_b_10
 (21 13)  (1219 333)  (1219 333)  routing T_23_20.sp4_v_t_22 <X> T_23_20.lc_trk_g3_3
 (1 14)  (1199 334)  (1199 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (6 14)  (1204 334)  (1204 334)  routing T_23_20.sp4_h_l_41 <X> T_23_20.sp4_v_t_44
 (12 14)  (1210 334)  (1210 334)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_h_l_46
 (13 14)  (1211 334)  (1211 334)  routing T_23_20.sp4_v_b_11 <X> T_23_20.sp4_v_t_46
 (14 14)  (1212 334)  (1212 334)  routing T_23_20.sp4_v_t_17 <X> T_23_20.lc_trk_g3_4
 (26 14)  (1224 334)  (1224 334)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (1226 334)  (1226 334)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 334)  (1227 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 334)  (1228 334)  routing T_23_20.lc_trk_g2_4 <X> T_23_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 334)  (1230 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 334)  (1231 334)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 334)  (1232 334)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 334)  (1234 334)  LC_7 Logic Functioning bit
 (37 14)  (1235 334)  (1235 334)  LC_7 Logic Functioning bit
 (38 14)  (1236 334)  (1236 334)  LC_7 Logic Functioning bit
 (39 14)  (1237 334)  (1237 334)  LC_7 Logic Functioning bit
 (41 14)  (1239 334)  (1239 334)  LC_7 Logic Functioning bit
 (43 14)  (1241 334)  (1241 334)  LC_7 Logic Functioning bit
 (45 14)  (1243 334)  (1243 334)  LC_7 Logic Functioning bit
 (51 14)  (1249 334)  (1249 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (1198 335)  (1198 335)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 335)  (1199 335)  routing T_23_20.lc_trk_g1_5 <X> T_23_20.wire_logic_cluster/lc_7/s_r
 (4 15)  (1202 335)  (1202 335)  routing T_23_20.sp4_v_b_4 <X> T_23_20.sp4_h_l_44
 (16 15)  (1214 335)  (1214 335)  routing T_23_20.sp4_v_t_17 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (27 15)  (1225 335)  (1225 335)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 335)  (1226 335)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 335)  (1227 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 335)  (1229 335)  routing T_23_20.lc_trk_g3_3 <X> T_23_20.wire_logic_cluster/lc_7/in_3
 (37 15)  (1235 335)  (1235 335)  LC_7 Logic Functioning bit
 (39 15)  (1237 335)  (1237 335)  LC_7 Logic Functioning bit
 (51 15)  (1249 335)  (1249 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_24_20

 (5 2)  (1257 322)  (1257 322)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_h_l_37
 (6 4)  (1258 324)  (1258 324)  routing T_24_20.sp4_h_r_10 <X> T_24_20.sp4_v_b_3
 (6 6)  (1258 326)  (1258 326)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_v_t_38
 (5 7)  (1257 327)  (1257 327)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_v_t_38
 (8 7)  (1260 327)  (1260 327)  routing T_24_20.sp4_h_r_10 <X> T_24_20.sp4_v_t_41
 (9 7)  (1261 327)  (1261 327)  routing T_24_20.sp4_h_r_10 <X> T_24_20.sp4_v_t_41
 (10 7)  (1262 327)  (1262 327)  routing T_24_20.sp4_h_r_10 <X> T_24_20.sp4_v_t_41
 (6 8)  (1258 328)  (1258 328)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_v_b_6
 (5 9)  (1257 329)  (1257 329)  routing T_24_20.sp4_v_t_38 <X> T_24_20.sp4_v_b_6
 (11 10)  (1263 330)  (1263 330)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_v_t_45
 (13 10)  (1265 330)  (1265 330)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_v_t_45
 (3 11)  (1255 331)  (1255 331)  routing T_24_20.sp12_v_b_1 <X> T_24_20.sp12_h_l_22
 (2 12)  (1254 332)  (1254 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (8 13)  (1260 333)  (1260 333)  routing T_24_20.sp4_h_r_10 <X> T_24_20.sp4_v_b_10
 (11 13)  (1263 333)  (1263 333)  routing T_24_20.sp4_h_l_46 <X> T_24_20.sp4_h_r_11


RAM_Tile_25_20

 (0 0)  (1306 320)  (1306 320)  Negative Clock bit

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (25 2)  (1331 322)  (1331 322)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g0_6
 (29 2)  (1335 322)  (1335 322)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_6
 (30 2)  (1336 322)  (1336 322)  routing T_25_20.lc_trk_g0_6 <X> T_25_20.wire_bram/ram/WDATA_6
 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 323)  (1320 323)  routing T_25_20.sp4_r_v_b_28 <X> T_25_20.lc_trk_g0_4
 (17 3)  (1323 323)  (1323 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 323)  (1328 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 323)  (1329 323)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g0_6
 (24 3)  (1330 323)  (1330 323)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g0_6
 (25 3)  (1331 323)  (1331 323)  routing T_25_20.sp4_h_r_22 <X> T_25_20.lc_trk_g0_6
 (30 3)  (1336 323)  (1336 323)  routing T_25_20.lc_trk_g0_6 <X> T_25_20.wire_bram/ram/WDATA_6
 (39 3)  (1345 323)  (1345 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_6 sp4_v_t_7
 (4 4)  (1310 324)  (1310 324)  routing T_25_20.sp4_h_l_44 <X> T_25_20.sp4_v_b_3
 (6 4)  (1312 324)  (1312 324)  routing T_25_20.sp4_h_l_44 <X> T_25_20.sp4_v_b_3
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (5 5)  (1311 325)  (1311 325)  routing T_25_20.sp4_h_l_44 <X> T_25_20.sp4_v_b_3
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (27 6)  (1333 326)  (1333 326)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WDATA_4
 (28 6)  (1334 326)  (1334 326)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WDATA_4
 (29 6)  (1335 326)  (1335 326)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 326)  (1336 326)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WDATA_4
 (3 7)  (1309 327)  (1309 327)  routing T_25_20.sp12_h_l_23 <X> T_25_20.sp12_v_t_23
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (39 7)  (1345 327)  (1345 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (12 10)  (1318 330)  (1318 330)  routing T_25_20.sp4_v_t_39 <X> T_25_20.sp4_h_l_45
 (25 10)  (1331 330)  (1331 330)  routing T_25_20.sp4_v_b_30 <X> T_25_20.lc_trk_g2_6
 (27 10)  (1333 330)  (1333 330)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (28 10)  (1334 330)  (1334 330)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (29 10)  (1335 330)  (1335 330)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_2
 (40 10)  (1346 330)  (1346 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_27
 (11 11)  (1317 331)  (1317 331)  routing T_25_20.sp4_v_t_39 <X> T_25_20.sp4_h_l_45
 (13 11)  (1319 331)  (1319 331)  routing T_25_20.sp4_v_t_39 <X> T_25_20.sp4_h_l_45
 (22 11)  (1328 331)  (1328 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 331)  (1329 331)  routing T_25_20.sp4_v_b_30 <X> T_25_20.lc_trk_g2_6
 (30 11)  (1336 331)  (1336 331)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WDATA_2
 (4 12)  (1310 332)  (1310 332)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (6 12)  (1312 332)  (1312 332)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (5 13)  (1311 333)  (1311 333)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_b_9
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (2 14)  (1308 334)  (1308 334)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (1334 334)  (1334 334)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.wire_bram/ram/WDATA_0
 (29 14)  (1335 334)  (1335 334)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (1336 334)  (1336 334)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.wire_bram/ram/WDATA_0
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g0_4 <X> T_25_20.wire_bram/ram/WE
 (18 15)  (1324 335)  (1324 335)  routing T_25_20.sp4_r_v_b_45 <X> T_25_20.lc_trk_g3_5
 (30 15)  (1336 335)  (1336 335)  routing T_25_20.lc_trk_g2_6 <X> T_25_20.wire_bram/ram/WDATA_0
 (40 15)  (1346 335)  (1346 335)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_0 sp12_v_b_14


LogicTile_29_20

 (3 7)  (1513 327)  (1513 327)  routing T_29_20.sp12_h_l_23 <X> T_29_20.sp12_v_t_23


IO_Tile_0_19

 (11 2)  (6 306)  (6 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (12 2)  (5 306)  (5 306)  routing T_0_19.span4_horz_7 <X> T_0_19.span4_vert_t_13
 (11 6)  (6 310)  (6 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14
 (12 6)  (5 310)  (5 310)  routing T_0_19.span4_horz_13 <X> T_0_19.span4_vert_t_14


LogicTile_3_19

 (5 2)  (131 306)  (131 306)  routing T_3_19.sp4_v_b_0 <X> T_3_19.sp4_h_l_37


LogicTile_4_19

 (8 10)  (188 314)  (188 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42
 (10 10)  (190 314)  (190 314)  routing T_4_19.sp4_h_r_11 <X> T_4_19.sp4_h_l_42


LogicTile_6_19

 (3 6)  (291 310)  (291 310)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_v_t_23
 (3 7)  (291 311)  (291 311)  routing T_6_19.sp12_h_r_0 <X> T_6_19.sp12_v_t_23


LogicTile_7_19

 (21 0)  (363 304)  (363 304)  routing T_7_19.wire_logic_cluster/lc_3/out <X> T_7_19.lc_trk_g0_3
 (22 0)  (364 304)  (364 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (368 304)  (368 304)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (369 304)  (369 304)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 304)  (370 304)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 304)  (377 304)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (48 0)  (390 304)  (390 304)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (369 305)  (369 305)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (373 305)  (373 305)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 305)  (375 305)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (35 1)  (377 305)  (377 305)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_0
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (370 306)  (370 306)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 306)  (378 306)  LC_1 Logic Functioning bit
 (37 2)  (379 306)  (379 306)  LC_1 Logic Functioning bit
 (38 2)  (380 306)  (380 306)  LC_1 Logic Functioning bit
 (42 2)  (384 306)  (384 306)  LC_1 Logic Functioning bit
 (45 2)  (387 306)  (387 306)  LC_1 Logic Functioning bit
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g3_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (375 307)  (375 307)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.input_2_1
 (37 3)  (379 307)  (379 307)  LC_1 Logic Functioning bit
 (42 3)  (384 307)  (384 307)  LC_1 Logic Functioning bit
 (5 4)  (347 308)  (347 308)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_h_r_3
 (4 5)  (346 309)  (346 309)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_h_r_3
 (6 5)  (348 309)  (348 309)  routing T_7_19.sp4_v_b_9 <X> T_7_19.sp4_h_r_3
 (14 6)  (356 310)  (356 310)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g1_4
 (16 6)  (358 310)  (358 310)  routing T_7_19.sp12_h_r_13 <X> T_7_19.lc_trk_g1_5
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (368 310)  (368 310)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (370 310)  (370 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 310)  (371 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 310)  (372 310)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 310)  (373 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 310)  (374 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (376 310)  (376 310)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 310)  (378 310)  LC_3 Logic Functioning bit
 (37 6)  (379 310)  (379 310)  LC_3 Logic Functioning bit
 (38 6)  (380 310)  (380 310)  LC_3 Logic Functioning bit
 (42 6)  (384 310)  (384 310)  LC_3 Logic Functioning bit
 (45 6)  (387 310)  (387 310)  LC_3 Logic Functioning bit
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (369 311)  (369 311)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 311)  (371 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 311)  (372 311)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (374 311)  (374 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (377 311)  (377 311)  routing T_7_19.lc_trk_g0_3 <X> T_7_19.input_2_3
 (37 7)  (379 311)  (379 311)  LC_3 Logic Functioning bit
 (42 7)  (384 311)  (384 311)  LC_3 Logic Functioning bit
 (17 8)  (359 312)  (359 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (360 312)  (360 312)  routing T_7_19.wire_logic_cluster/lc_1/out <X> T_7_19.lc_trk_g2_1
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 312)  (370 312)  routing T_7_19.lc_trk_g2_1 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 312)  (377 312)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (38 8)  (380 312)  (380 312)  LC_4 Logic Functioning bit
 (39 8)  (381 312)  (381 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (45 8)  (387 312)  (387 312)  LC_4 Logic Functioning bit
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 313)  (374 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (375 313)  (375 313)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (35 9)  (377 313)  (377 313)  routing T_7_19.lc_trk_g2_6 <X> T_7_19.input_2_4
 (38 9)  (380 313)  (380 313)  LC_4 Logic Functioning bit
 (39 9)  (381 313)  (381 313)  LC_4 Logic Functioning bit
 (22 11)  (364 315)  (364 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (365 315)  (365 315)  routing T_7_19.sp4_v_b_46 <X> T_7_19.lc_trk_g2_6
 (24 11)  (366 315)  (366 315)  routing T_7_19.sp4_v_b_46 <X> T_7_19.lc_trk_g2_6
 (14 12)  (356 316)  (356 316)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g3_0
 (25 12)  (367 316)  (367 316)  routing T_7_19.sp4_v_t_23 <X> T_7_19.lc_trk_g3_2
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (364 317)  (364 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (365 317)  (365 317)  routing T_7_19.sp4_v_t_23 <X> T_7_19.lc_trk_g3_2
 (25 13)  (367 317)  (367 317)  routing T_7_19.sp4_v_t_23 <X> T_7_19.lc_trk_g3_2


RAM_Tile_8_19

 (3 8)  (399 312)  (399 312)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (3 9)  (399 313)  (399 313)  routing T_8_19.sp12_h_r_1 <X> T_8_19.sp12_v_b_1
 (12 14)  (408 318)  (408 318)  routing T_8_19.sp4_h_r_8 <X> T_8_19.sp4_h_l_46
 (13 15)  (409 319)  (409 319)  routing T_8_19.sp4_h_r_8 <X> T_8_19.sp4_h_l_46


LogicTile_9_19

 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (460 304)  (460 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (462 304)  (462 304)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g0_3
 (18 1)  (456 305)  (456 305)  routing T_9_19.sp4_r_v_b_34 <X> T_9_19.lc_trk_g0_1
 (21 1)  (459 305)  (459 305)  routing T_9_19.top_op_3 <X> T_9_19.lc_trk_g0_3
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_1 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (41 2)  (479 306)  (479 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (45 2)  (483 306)  (483 306)  LC_1 Logic Functioning bit
 (47 2)  (485 306)  (485 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (489 306)  (489 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.input_2_1
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (37 3)  (475 307)  (475 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (5 4)  (443 308)  (443 308)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_r_3
 (21 4)  (459 308)  (459 308)  routing T_9_19.wire_logic_cluster/lc_3/out <X> T_9_19.lc_trk_g1_3
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (45 4)  (483 308)  (483 308)  LC_2 Logic Functioning bit
 (47 4)  (485 308)  (485 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (51 4)  (489 308)  (489 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (6 5)  (444 309)  (444 309)  routing T_9_19.sp4_v_b_3 <X> T_9_19.sp4_h_r_3
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 309)  (469 309)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 309)  (472 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (464 310)  (464 310)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 310)  (465 310)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 310)  (467 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 310)  (471 310)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 310)  (474 310)  LC_3 Logic Functioning bit
 (45 6)  (483 310)  (483 310)  LC_3 Logic Functioning bit
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 311)  (462 311)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.top_op_6 <X> T_9_19.lc_trk_g1_6
 (26 7)  (464 311)  (464 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 311)  (465 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 311)  (468 311)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g0_3 <X> T_9_19.input_2_3
 (36 7)  (474 311)  (474 311)  LC_3 Logic Functioning bit
 (37 7)  (475 311)  (475 311)  LC_3 Logic Functioning bit
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (41 7)  (479 311)  (479 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (27 8)  (465 312)  (465 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 312)  (474 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (43 8)  (481 312)  (481 312)  LC_4 Logic Functioning bit
 (45 8)  (483 312)  (483 312)  LC_4 Logic Functioning bit
 (14 9)  (452 313)  (452 313)  routing T_9_19.sp4_h_r_24 <X> T_9_19.lc_trk_g2_0
 (15 9)  (453 313)  (453 313)  routing T_9_19.sp4_h_r_24 <X> T_9_19.lc_trk_g2_0
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp4_h_r_24 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (466 313)  (466 313)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 313)  (469 313)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 313)  (472 313)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_4
 (35 9)  (473 313)  (473 313)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_4
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (25 10)  (463 314)  (463 314)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g2_6
 (26 10)  (464 314)  (464 314)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_5
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (45 10)  (483 314)  (483 314)  LC_5 Logic Functioning bit
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (464 315)  (464 315)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (465 315)  (465 315)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 315)  (466 315)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (471 315)  (471 315)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_5
 (34 11)  (472 315)  (472 315)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.input_2_5
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (43 11)  (481 315)  (481 315)  LC_5 Logic Functioning bit
 (48 11)  (486 315)  (486 315)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (455 316)  (455 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 316)  (456 316)  routing T_9_19.wire_logic_cluster/lc_1/out <X> T_9_19.lc_trk_g3_1
 (25 12)  (463 316)  (463 316)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g3_2
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (52 12)  (490 316)  (490 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (35 13)  (473 317)  (473 317)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.input_2_6
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (42 13)  (480 317)  (480 317)  LC_6 Logic Functioning bit
 (43 13)  (481 317)  (481 317)  LC_6 Logic Functioning bit
 (14 14)  (452 318)  (452 318)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g3_4
 (25 14)  (463 318)  (463 318)  routing T_9_19.sp12_v_b_6 <X> T_9_19.lc_trk_g3_6
 (26 14)  (464 318)  (464 318)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (43 14)  (481 318)  (481 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp12_v_b_6 <X> T_9_19.lc_trk_g3_6
 (25 15)  (463 319)  (463 319)  routing T_9_19.sp12_v_b_6 <X> T_9_19.lc_trk_g3_6
 (26 15)  (464 319)  (464 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 319)  (465 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 319)  (466 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (472 319)  (472 319)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (35 15)  (473 319)  (473 319)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_7
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g0_1
 (21 0)  (513 304)  (513 304)  routing T_10_19.wire_logic_cluster/lc_3/out <X> T_10_19.lc_trk_g0_3
 (22 0)  (514 304)  (514 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_0
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (40 0)  (532 304)  (532 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (45 0)  (537 304)  (537 304)  LC_0 Logic Functioning bit
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.bot_op_2 <X> T_10_19.lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 305)  (519 305)  routing T_10_19.lc_trk_g1_3 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 305)  (522 305)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.input_2_0
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (39 1)  (531 305)  (531 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (47 1)  (539 305)  (539 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 306)  (492 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (1 2)  (493 306)  (493 306)  routing T_10_19.glb_netwk_6 <X> T_10_19.wire_logic_cluster/lc_7/clk
 (2 2)  (494 306)  (494 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (45 2)  (537 306)  (537 306)  LC_1 Logic Functioning bit
 (46 2)  (538 306)  (538 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (506 307)  (506 307)  routing T_10_19.top_op_4 <X> T_10_19.lc_trk_g0_4
 (15 3)  (507 307)  (507 307)  routing T_10_19.top_op_4 <X> T_10_19.lc_trk_g0_4
 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (48 3)  (540 307)  (540 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (514 308)  (514 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 308)  (516 308)  routing T_10_19.top_op_3 <X> T_10_19.lc_trk_g1_3
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 308)  (522 308)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (45 4)  (537 308)  (537 308)  LC_2 Logic Functioning bit
 (47 4)  (539 308)  (539 308)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (513 309)  (513 309)  routing T_10_19.top_op_3 <X> T_10_19.lc_trk_g1_3
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.input_2_2
 (35 5)  (527 309)  (527 309)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (14 6)  (506 310)  (506 310)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g1_4
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 310)  (510 310)  routing T_10_19.wire_logic_cluster/lc_5/out <X> T_10_19.lc_trk_g1_5
 (21 6)  (513 310)  (513 310)  routing T_10_19.wire_logic_cluster/lc_7/out <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (42 6)  (534 310)  (534 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (45 6)  (537 310)  (537 310)  LC_3 Logic Functioning bit
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 311)  (516 311)  routing T_10_19.top_op_6 <X> T_10_19.lc_trk_g1_6
 (25 7)  (517 311)  (517 311)  routing T_10_19.top_op_6 <X> T_10_19.lc_trk_g1_6
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.input_2_3
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (25 8)  (517 312)  (517 312)  routing T_10_19.wire_logic_cluster/lc_2/out <X> T_10_19.lc_trk_g2_2
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 312)  (522 312)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_4
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (45 8)  (537 312)  (537 312)  LC_4 Logic Functioning bit
 (19 9)  (511 313)  (511 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (41 9)  (533 313)  (533 313)  LC_4 Logic Functioning bit
 (43 9)  (535 313)  (535 313)  LC_4 Logic Functioning bit
 (15 10)  (507 314)  (507 314)  routing T_10_19.tnr_op_5 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 314)  (522 314)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (527 314)  (527 314)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_5
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (45 10)  (537 314)  (537 314)  LC_5 Logic Functioning bit
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 315)  (524 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (525 315)  (525 315)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_5
 (34 11)  (526 315)  (526 315)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_5
 (35 11)  (527 315)  (527 315)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.input_2_5
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (21 12)  (513 316)  (513 316)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g3_3
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g3_3
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 316)  (527 316)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (45 12)  (537 316)  (537 316)  LC_6 Logic Functioning bit
 (21 13)  (513 317)  (513 317)  routing T_10_19.sp4_h_r_43 <X> T_10_19.lc_trk_g3_3
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 317)  (522 317)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (35 13)  (527 317)  (527 317)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_6
 (36 13)  (528 317)  (528 317)  LC_6 Logic Functioning bit
 (37 13)  (529 317)  (529 317)  LC_6 Logic Functioning bit
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (25 14)  (517 318)  (517 318)  routing T_10_19.wire_logic_cluster/lc_6/out <X> T_10_19.lc_trk_g3_6
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 318)  (522 318)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (41 14)  (533 318)  (533 318)  LC_7 Logic Functioning bit
 (43 14)  (535 318)  (535 318)  LC_7 Logic Functioning bit
 (45 14)  (537 318)  (537 318)  LC_7 Logic Functioning bit
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp12_v_b_7 <X> T_10_19.lc_trk_g3_7
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (524 319)  (524 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (527 319)  (527 319)  routing T_10_19.lc_trk_g0_3 <X> T_10_19.input_2_7
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (41 15)  (533 319)  (533 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (21 0)  (567 304)  (567 304)  routing T_11_19.wire_logic_cluster/lc_3/out <X> T_11_19.lc_trk_g0_3
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (4 1)  (550 305)  (550 305)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_h_r_0
 (0 2)  (546 306)  (546 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (1 2)  (547 306)  (547 306)  routing T_11_19.glb_netwk_6 <X> T_11_19.wire_logic_cluster/lc_7/clk
 (2 2)  (548 306)  (548 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 306)  (560 306)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g0_4
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 306)  (574 306)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 306)  (580 306)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 306)  (582 306)  LC_1 Logic Functioning bit
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (38 2)  (584 306)  (584 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (45 2)  (591 306)  (591 306)  LC_1 Logic Functioning bit
 (47 2)  (593 306)  (593 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (550 307)  (550 307)  routing T_11_19.sp4_h_r_4 <X> T_11_19.sp4_h_l_37
 (6 3)  (552 307)  (552 307)  routing T_11_19.sp4_h_r_4 <X> T_11_19.sp4_h_l_37
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 307)  (578 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (579 307)  (579 307)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.input_2_1
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (37 3)  (583 307)  (583 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (53 3)  (599 307)  (599 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (38 4)  (584 308)  (584 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (45 4)  (591 308)  (591 308)  LC_2 Logic Functioning bit
 (52 4)  (598 308)  (598 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (554 309)  (554 309)  routing T_11_19.sp4_h_r_4 <X> T_11_19.sp4_v_b_4
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 309)  (578 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (579 309)  (579 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (35 5)  (581 309)  (581 309)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.input_2_2
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (13 6)  (559 310)  (559 310)  routing T_11_19.sp4_v_b_5 <X> T_11_19.sp4_v_t_40
 (21 6)  (567 310)  (567 310)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g1_7
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 310)  (574 310)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 310)  (580 310)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 310)  (582 310)  LC_3 Logic Functioning bit
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (45 6)  (591 310)  (591 310)  LC_3 Logic Functioning bit
 (14 7)  (560 311)  (560 311)  routing T_11_19.sp4_h_r_4 <X> T_11_19.lc_trk_g1_4
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_h_r_4 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_h_r_4 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_3
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 312)  (564 312)  routing T_11_19.wire_logic_cluster/lc_1/out <X> T_11_19.lc_trk_g2_1
 (25 8)  (571 312)  (571 312)  routing T_11_19.wire_logic_cluster/lc_2/out <X> T_11_19.lc_trk_g2_2
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.input_2_4
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (45 8)  (591 312)  (591 312)  LC_4 Logic Functioning bit
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_v_t_29 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (5 10)  (551 314)  (551 314)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_h_l_43
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (581 314)  (581 314)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_5
 (36 10)  (582 314)  (582 314)  LC_5 Logic Functioning bit
 (38 10)  (584 314)  (584 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (45 10)  (591 314)  (591 314)  LC_5 Logic Functioning bit
 (46 10)  (592 314)  (592 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (550 315)  (550 315)  routing T_11_19.sp4_h_r_3 <X> T_11_19.sp4_h_l_43
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (579 315)  (579 315)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_5
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (17 12)  (563 316)  (563 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 316)  (581 316)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.input_2_6
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (45 12)  (591 316)  (591 316)  LC_6 Logic Functioning bit
 (48 12)  (594 316)  (594 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (597 316)  (597 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (550 317)  (550 317)  routing T_11_19.sp4_v_t_41 <X> T_11_19.sp4_h_r_9
 (8 13)  (554 317)  (554 317)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_v_b_10
 (10 13)  (556 317)  (556 317)  routing T_11_19.sp4_v_t_42 <X> T_11_19.sp4_v_b_10
 (11 13)  (557 317)  (557 317)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_11
 (13 13)  (559 317)  (559 317)  routing T_11_19.sp4_h_l_38 <X> T_11_19.sp4_h_r_11
 (18 13)  (564 317)  (564 317)  routing T_11_19.sp4_r_v_b_41 <X> T_11_19.lc_trk_g3_1
 (21 13)  (567 317)  (567 317)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g3_3
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (25 14)  (571 318)  (571 318)  routing T_11_19.wire_logic_cluster/lc_6/out <X> T_11_19.lc_trk_g3_6
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 318)  (580 318)  routing T_11_19.lc_trk_g3_1 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 318)  (581 318)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_7
 (36 14)  (582 318)  (582 318)  LC_7 Logic Functioning bit
 (41 14)  (587 318)  (587 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (45 14)  (591 318)  (591 318)  LC_7 Logic Functioning bit
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (579 319)  (579 319)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.input_2_7
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit
 (46 15)  (592 319)  (592 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_19

 (14 0)  (614 304)  (614 304)  routing T_12_19.wire_logic_cluster/lc_0/out <X> T_12_19.lc_trk_g0_0
 (21 0)  (621 304)  (621 304)  routing T_12_19.wire_logic_cluster/lc_3/out <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g1_0 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_0
 (36 0)  (636 304)  (636 304)  LC_0 Logic Functioning bit
 (41 0)  (641 304)  (641 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (45 0)  (645 304)  (645 304)  LC_0 Logic Functioning bit
 (17 1)  (617 305)  (617 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.input_2_0
 (36 1)  (636 305)  (636 305)  LC_0 Logic Functioning bit
 (40 1)  (640 305)  (640 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (47 1)  (647 305)  (647 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 306)  (615 306)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g0_5
 (17 2)  (617 306)  (617 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g1_1 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 306)  (635 306)  routing T_12_19.lc_trk_g0_5 <X> T_12_19.input_2_1
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (18 3)  (618 307)  (618 307)  routing T_12_19.top_op_5 <X> T_12_19.lc_trk_g0_5
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 307)  (631 307)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (37 3)  (637 307)  (637 307)  LC_1 Logic Functioning bit
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (17 4)  (617 308)  (617 308)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (618 308)  (618 308)  routing T_12_19.wire_logic_cluster/lc_1/out <X> T_12_19.lc_trk_g1_1
 (25 4)  (625 308)  (625 308)  routing T_12_19.wire_logic_cluster/lc_2/out <X> T_12_19.lc_trk_g1_2
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_2
 (36 4)  (636 308)  (636 308)  LC_2 Logic Functioning bit
 (45 4)  (645 308)  (645 308)  LC_2 Logic Functioning bit
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (14 5)  (614 309)  (614 309)  routing T_12_19.sp12_h_r_16 <X> T_12_19.lc_trk_g1_0
 (16 5)  (616 309)  (616 309)  routing T_12_19.sp12_h_r_16 <X> T_12_19.lc_trk_g1_0
 (17 5)  (617 309)  (617 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (628 309)  (628 309)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 309)  (630 309)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (633 309)  (633 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_2
 (34 5)  (634 309)  (634 309)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.input_2_2
 (36 5)  (636 309)  (636 309)  LC_2 Logic Functioning bit
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (38 5)  (638 309)  (638 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (43 5)  (643 309)  (643 309)  LC_2 Logic Functioning bit
 (53 5)  (653 309)  (653 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (614 310)  (614 310)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 6)  (615 310)  (615 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.sp4_h_r_13 <X> T_12_19.lc_trk_g1_5
 (25 6)  (625 310)  (625 310)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g1_6
 (26 6)  (626 310)  (626 310)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g2_0 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (45 6)  (645 310)  (645 310)  LC_3 Logic Functioning bit
 (14 7)  (614 311)  (614 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (15 7)  (615 311)  (615 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (16 7)  (616 311)  (616 311)  routing T_12_19.sp4_h_l_9 <X> T_12_19.lc_trk_g1_4
 (17 7)  (617 311)  (617 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (623 311)  (623 311)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g1_6
 (25 7)  (625 311)  (625 311)  routing T_12_19.sp4_h_l_11 <X> T_12_19.lc_trk_g1_6
 (26 7)  (626 311)  (626 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_3
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (15 9)  (615 313)  (615 313)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g2_0
 (16 9)  (616 313)  (616 313)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g2_0
 (17 9)  (617 313)  (617 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (623 315)  (623 315)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g2_6
 (24 11)  (624 315)  (624 315)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.sp4_h_r_30 <X> T_12_19.lc_trk_g2_6
 (16 12)  (616 316)  (616 316)  routing T_12_19.sp4_v_t_12 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.sp4_v_t_12 <X> T_12_19.lc_trk_g3_1
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.tnr_op_3 <X> T_12_19.lc_trk_g3_3
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 317)  (625 317)  routing T_12_19.sp4_r_v_b_42 <X> T_12_19.lc_trk_g3_2
 (15 14)  (615 318)  (615 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 318)  (634 318)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 318)  (635 318)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_7
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (52 14)  (652 318)  (652 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_h_l_16 <X> T_12_19.lc_trk_g3_5
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 319)  (623 319)  routing T_12_19.sp4_v_b_46 <X> T_12_19.lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.sp4_v_b_46 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 319)  (627 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.input_2_7
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (44 0)  (698 304)  (698 304)  LC_0 Logic Functioning bit
 (45 0)  (699 304)  (699 304)  LC_0 Logic Functioning bit
 (11 1)  (665 305)  (665 305)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_h_r_2
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (41 1)  (695 305)  (695 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (50 1)  (704 305)  (704 305)  Carry_In_Mux bit 

 (0 2)  (654 306)  (654 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (655 306)  (655 306)  routing T_13_19.glb_netwk_6 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (656 306)  (656 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (44 2)  (698 306)  (698 306)  LC_1 Logic Functioning bit
 (45 2)  (699 306)  (699 306)  LC_1 Logic Functioning bit
 (14 3)  (668 307)  (668 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (15 3)  (669 307)  (669 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (16 3)  (670 307)  (670 307)  routing T_13_19.sp4_h_r_4 <X> T_13_19.lc_trk_g0_4
 (17 3)  (671 307)  (671 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (0 4)  (654 308)  (654 308)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 4)  (655 308)  (655 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 308)  (675 308)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g1_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g1_2
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (39 4)  (693 308)  (693 308)  LC_2 Logic Functioning bit
 (41 4)  (695 308)  (695 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (44 4)  (698 308)  (698 308)  LC_2 Logic Functioning bit
 (45 4)  (699 308)  (699 308)  LC_2 Logic Functioning bit
 (0 5)  (654 309)  (654 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (1 5)  (655 309)  (655 309)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_7/cen
 (3 5)  (657 309)  (657 309)  routing T_13_19.sp12_h_l_23 <X> T_13_19.sp12_h_r_0
 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (6 5)  (660 309)  (660 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (39 5)  (693 309)  (693 309)  LC_2 Logic Functioning bit
 (41 5)  (695 309)  (695 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.wire_logic_cluster/lc_7/out <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.wire_logic_cluster/lc_6/out <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (44 6)  (698 310)  (698 310)  LC_3 Logic Functioning bit
 (45 6)  (699 310)  (699 310)  LC_3 Logic Functioning bit
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (4 8)  (658 312)  (658 312)  routing T_13_19.sp4_h_l_43 <X> T_13_19.sp4_v_b_6
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 312)  (682 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (44 8)  (698 312)  (698 312)  LC_4 Logic Functioning bit
 (45 8)  (699 312)  (699 312)  LC_4 Logic Functioning bit
 (5 9)  (659 313)  (659 313)  routing T_13_19.sp4_h_l_43 <X> T_13_19.sp4_v_b_6
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (42 9)  (696 313)  (696 313)  LC_4 Logic Functioning bit
 (3 10)  (657 314)  (657 314)  routing T_13_19.sp12_v_t_22 <X> T_13_19.sp12_h_l_22
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 314)  (684 314)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (44 10)  (698 314)  (698 314)  LC_5 Logic Functioning bit
 (45 10)  (699 314)  (699 314)  LC_5 Logic Functioning bit
 (4 11)  (658 315)  (658 315)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_h_l_43
 (6 11)  (660 315)  (660 315)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_h_l_43
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (14 12)  (668 316)  (668 316)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g3_0
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_v_t_30 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_v_t_30 <X> T_13_19.lc_trk_g3_3
 (27 12)  (681 316)  (681 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 316)  (690 316)  LC_6 Logic Functioning bit
 (39 12)  (693 316)  (693 316)  LC_6 Logic Functioning bit
 (41 12)  (695 316)  (695 316)  LC_6 Logic Functioning bit
 (42 12)  (696 316)  (696 316)  LC_6 Logic Functioning bit
 (44 12)  (698 316)  (698 316)  LC_6 Logic Functioning bit
 (45 12)  (699 316)  (699 316)  LC_6 Logic Functioning bit
 (9 13)  (663 317)  (663 317)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_v_b_10
 (10 13)  (664 317)  (664 317)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_v_b_10
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (684 317)  (684 317)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (1 14)  (655 318)  (655 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 318)  (668 318)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g3_4
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 318)  (684 318)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (45 14)  (699 318)  (699 318)  LC_7 Logic Functioning bit
 (1 15)  (655 319)  (655 319)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (6 0)  (714 304)  (714 304)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_b_0
 (12 0)  (720 304)  (720 304)  routing T_14_19.sp4_v_t_39 <X> T_14_19.sp4_h_r_2
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_h_r_3 <X> T_14_19.lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.sp4_h_r_3 <X> T_14_19.lc_trk_g0_3
 (25 0)  (733 304)  (733 304)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (9 1)  (717 305)  (717 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (10 1)  (718 305)  (718 305)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_v_b_1
 (21 1)  (729 305)  (729 305)  routing T_14_19.sp4_h_r_3 <X> T_14_19.lc_trk_g0_3
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 305)  (731 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.sp4_h_l_7 <X> T_14_19.lc_trk_g0_2
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (729 306)  (729 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (22 2)  (730 306)  (730 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 306)  (731 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (24 2)  (732 306)  (732 306)  routing T_14_19.sp4_h_l_2 <X> T_14_19.lc_trk_g0_7
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 306)  (739 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 306)  (743 306)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_1
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (722 307)  (722 307)  routing T_14_19.sp12_h_r_20 <X> T_14_19.lc_trk_g0_4
 (16 3)  (724 307)  (724 307)  routing T_14_19.sp12_h_r_20 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 307)  (738 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 307)  (743 307)  routing T_14_19.lc_trk_g0_7 <X> T_14_19.input_2_1
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (43 3)  (751 307)  (751 307)  LC_1 Logic Functioning bit
 (4 4)  (712 308)  (712 308)  routing T_14_19.sp4_v_t_38 <X> T_14_19.sp4_v_b_3
 (9 4)  (717 308)  (717 308)  routing T_14_19.sp4_v_t_41 <X> T_14_19.sp4_h_r_4
 (11 4)  (719 308)  (719 308)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_v_b_5
 (15 4)  (723 308)  (723 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (16 4)  (724 308)  (724 308)  routing T_14_19.sp4_v_b_17 <X> T_14_19.lc_trk_g1_1
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (51 4)  (759 308)  (759 308)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (6 5)  (714 309)  (714 309)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_h_r_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.input_2_2
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (12 6)  (720 310)  (720 310)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_h_l_40
 (14 6)  (722 310)  (722 310)  routing T_14_19.wire_logic_cluster/lc_4/out <X> T_14_19.lc_trk_g1_4
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 310)  (726 310)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g1_5
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g1_7
 (24 6)  (732 310)  (732 310)  routing T_14_19.sp4_v_b_23 <X> T_14_19.lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (42 6)  (750 310)  (750 310)  LC_3 Logic Functioning bit
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (11 7)  (719 311)  (719 311)  routing T_14_19.sp4_v_t_40 <X> T_14_19.sp4_h_l_40
 (17 7)  (725 311)  (725 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 311)  (741 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (35 7)  (743 311)  (743 311)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (47 7)  (755 311)  (755 311)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (711 312)  (711 312)  routing T_14_19.sp12_v_t_22 <X> T_14_19.sp12_v_b_1
 (21 8)  (729 312)  (729 312)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g2_3
 (22 8)  (730 312)  (730 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 312)  (733 312)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g2_2
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 312)  (738 312)  routing T_14_19.lc_trk_g1_4 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 312)  (741 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 312)  (743 312)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.input_2_4
 (36 8)  (744 312)  (744 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (43 8)  (751 312)  (751 312)  LC_4 Logic Functioning bit
 (45 8)  (753 312)  (753 312)  LC_4 Logic Functioning bit
 (47 8)  (755 312)  (755 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (720 313)  (720 313)  routing T_14_19.sp4_h_r_8 <X> T_14_19.sp4_v_b_8
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (735 313)  (735 313)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 313)  (740 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (38 9)  (746 313)  (746 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (43 9)  (751 313)  (751 313)  LC_4 Logic Functioning bit
 (5 10)  (713 314)  (713 314)  routing T_14_19.sp4_v_b_6 <X> T_14_19.sp4_h_l_43
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_v_t_16 <X> T_14_19.lc_trk_g2_5
 (21 10)  (729 314)  (729 314)  routing T_14_19.wire_logic_cluster/lc_7/out <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (47 10)  (755 314)  (755 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_6 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 315)  (740 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (741 315)  (741 315)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_5
 (35 11)  (743 315)  (743 315)  routing T_14_19.lc_trk_g2_3 <X> T_14_19.input_2_5
 (36 11)  (744 315)  (744 315)  LC_5 Logic Functioning bit
 (37 11)  (745 315)  (745 315)  LC_5 Logic Functioning bit
 (38 11)  (746 315)  (746 315)  LC_5 Logic Functioning bit
 (39 11)  (747 315)  (747 315)  LC_5 Logic Functioning bit
 (12 12)  (720 316)  (720 316)  routing T_14_19.sp4_h_l_45 <X> T_14_19.sp4_h_r_11
 (21 12)  (729 316)  (729 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 316)  (731 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (24 12)  (732 316)  (732 316)  routing T_14_19.sp4_h_r_35 <X> T_14_19.lc_trk_g3_3
 (13 13)  (721 317)  (721 317)  routing T_14_19.sp4_h_l_45 <X> T_14_19.sp4_h_r_11
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g3_4
 (21 14)  (729 318)  (729 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 318)  (731 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (26 14)  (734 318)  (734 318)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 318)  (742 318)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 318)  (744 318)  LC_7 Logic Functioning bit
 (41 14)  (749 318)  (749 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (45 14)  (753 318)  (753 318)  LC_7 Logic Functioning bit
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g3_4
 (15 15)  (723 319)  (723 319)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_h_r_44 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (729 319)  (729 319)  routing T_14_19.sp4_h_l_34 <X> T_14_19.lc_trk_g3_7
 (22 15)  (730 319)  (730 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (734 319)  (734 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 319)  (740 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 319)  (743 319)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.input_2_7
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (40 15)  (748 319)  (748 319)  LC_7 Logic Functioning bit
 (42 15)  (750 319)  (750 319)  LC_7 Logic Functioning bit
 (51 15)  (759 319)  (759 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_19

 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 304)  (780 304)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g0_1
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 306)  (773 306)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_t_39
 (14 2)  (776 306)  (776 306)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (16 2)  (778 306)  (778 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.sp4_v_b_5 <X> T_15_19.lc_trk_g0_5
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (47 2)  (809 306)  (809 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (14 3)  (776 307)  (776 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_h_l_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_6 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 307)  (794 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (47 3)  (809 307)  (809 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (777 308)  (777 308)  routing T_15_19.sp4_v_b_17 <X> T_15_19.lc_trk_g1_1
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp4_v_b_17 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (45 4)  (807 308)  (807 308)  LC_2 Logic Functioning bit
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_h_l_23 <X> T_15_19.sp12_h_r_0
 (8 5)  (770 309)  (770 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (10 5)  (772 309)  (772 309)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_4
 (11 5)  (773 309)  (773 309)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_h_r_5
 (13 5)  (775 309)  (775 309)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_h_r_5
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 309)  (797 309)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (43 5)  (805 309)  (805 309)  LC_2 Logic Functioning bit
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (8 6)  (770 310)  (770 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (9 6)  (771 310)  (771 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (10 6)  (772 310)  (772 310)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_41
 (15 6)  (777 310)  (777 310)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (16 6)  (778 310)  (778 310)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (25 6)  (787 310)  (787 310)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (18 7)  (780 311)  (780 311)  routing T_15_19.sp4_h_r_5 <X> T_15_19.lc_trk_g1_5
 (22 7)  (784 311)  (784 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (785 311)  (785 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (24 7)  (786 311)  (786 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (25 7)  (787 311)  (787 311)  routing T_15_19.sp4_h_l_11 <X> T_15_19.lc_trk_g1_6
 (5 8)  (767 312)  (767 312)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (6 9)  (768 313)  (768 313)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_h_r_6
 (21 9)  (783 313)  (783 313)  routing T_15_19.sp4_r_v_b_35 <X> T_15_19.lc_trk_g2_3
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (797 313)  (797 313)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_4
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (4 10)  (766 314)  (766 314)  routing T_15_19.sp4_v_b_6 <X> T_15_19.sp4_v_t_43
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 314)  (789 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g3_5 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 314)  (795 314)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (41 10)  (803 314)  (803 314)  LC_5 Logic Functioning bit
 (45 10)  (807 314)  (807 314)  LC_5 Logic Functioning bit
 (47 10)  (809 314)  (809 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (776 315)  (776 315)  routing T_15_19.sp4_r_v_b_36 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (780 315)  (780 315)  routing T_15_19.sp4_r_v_b_37 <X> T_15_19.lc_trk_g2_5
 (21 11)  (783 315)  (783 315)  routing T_15_19.bnl_op_7 <X> T_15_19.lc_trk_g2_7
 (27 11)  (789 315)  (789 315)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 315)  (794 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 315)  (795 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (34 11)  (796 315)  (796 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (35 11)  (797 315)  (797 315)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.input_2_5
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (38 11)  (800 315)  (800 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (47 11)  (809 315)  (809 315)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (5 12)  (767 316)  (767 316)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_9
 (6 13)  (768 317)  (768 317)  routing T_15_19.sp4_v_b_9 <X> T_15_19.sp4_h_r_9
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp12_v_b_18 <X> T_15_19.lc_trk_g3_2
 (25 13)  (787 317)  (787 317)  routing T_15_19.sp12_v_b_18 <X> T_15_19.lc_trk_g3_2
 (4 14)  (766 318)  (766 318)  routing T_15_19.sp4_v_b_1 <X> T_15_19.sp4_v_t_44
 (6 14)  (768 318)  (768 318)  routing T_15_19.sp4_v_b_1 <X> T_15_19.sp4_v_t_44
 (8 14)  (770 318)  (770 318)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_47
 (9 14)  (771 318)  (771 318)  routing T_15_19.sp4_v_t_47 <X> T_15_19.sp4_h_l_47
 (17 14)  (779 318)  (779 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 318)  (780 318)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g3_5
 (21 14)  (783 318)  (783 318)  routing T_15_19.rgt_op_7 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.rgt_op_7 <X> T_15_19.lc_trk_g3_7
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_16_19

 (8 0)  (824 304)  (824 304)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_1
 (10 0)  (826 304)  (826 304)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_1
 (17 0)  (833 304)  (833 304)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 304)  (834 304)  routing T_16_19.wire_logic_cluster/lc_1/out <X> T_16_19.lc_trk_g0_1
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 304)  (850 304)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 304)  (851 304)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (37 0)  (853 304)  (853 304)  LC_0 Logic Functioning bit
 (39 0)  (855 304)  (855 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (45 0)  (861 304)  (861 304)  LC_0 Logic Functioning bit
 (9 1)  (825 305)  (825 305)  routing T_16_19.sp4_v_t_36 <X> T_16_19.sp4_v_b_1
 (14 1)  (830 305)  (830 305)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g0_0
 (15 1)  (831 305)  (831 305)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g0_0
 (16 1)  (832 305)  (832 305)  routing T_16_19.sp4_h_r_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (833 305)  (833 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 305)  (844 305)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (34 1)  (850 305)  (850 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (35 1)  (851 305)  (851 305)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 306)  (831 306)  routing T_16_19.bot_op_5 <X> T_16_19.lc_trk_g0_5
 (17 2)  (833 306)  (833 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (842 306)  (842 306)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 306)  (843 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 306)  (844 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 306)  (845 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 306)  (846 306)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 306)  (847 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 306)  (848 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 306)  (849 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 306)  (850 306)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 306)  (852 306)  LC_1 Logic Functioning bit
 (38 2)  (854 306)  (854 306)  LC_1 Logic Functioning bit
 (42 2)  (858 306)  (858 306)  LC_1 Logic Functioning bit
 (43 2)  (859 306)  (859 306)  LC_1 Logic Functioning bit
 (45 2)  (861 306)  (861 306)  LC_1 Logic Functioning bit
 (27 3)  (843 307)  (843 307)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 307)  (845 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 307)  (846 307)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (848 307)  (848 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (42 3)  (858 307)  (858 307)  LC_1 Logic Functioning bit
 (43 3)  (859 307)  (859 307)  LC_1 Logic Functioning bit
 (9 4)  (825 308)  (825 308)  routing T_16_19.sp4_v_t_41 <X> T_16_19.sp4_h_r_4
 (14 4)  (830 308)  (830 308)  routing T_16_19.wire_logic_cluster/lc_0/out <X> T_16_19.lc_trk_g1_0
 (26 4)  (842 308)  (842 308)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 308)  (843 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 308)  (844 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 308)  (845 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 308)  (846 308)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 308)  (847 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 308)  (848 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 308)  (849 308)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 308)  (852 308)  LC_2 Logic Functioning bit
 (38 4)  (854 308)  (854 308)  LC_2 Logic Functioning bit
 (41 4)  (857 308)  (857 308)  LC_2 Logic Functioning bit
 (43 4)  (859 308)  (859 308)  LC_2 Logic Functioning bit
 (10 5)  (826 309)  (826 309)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_b_4
 (17 5)  (833 309)  (833 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (842 309)  (842 309)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 309)  (843 309)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 309)  (845 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 309)  (846 309)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 309)  (847 309)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 309)  (852 309)  LC_2 Logic Functioning bit
 (38 5)  (854 309)  (854 309)  LC_2 Logic Functioning bit
 (40 5)  (856 309)  (856 309)  LC_2 Logic Functioning bit
 (42 5)  (858 309)  (858 309)  LC_2 Logic Functioning bit
 (3 6)  (819 310)  (819 310)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (13 6)  (829 310)  (829 310)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_v_t_40
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 310)  (839 310)  routing T_16_19.sp4_v_b_23 <X> T_16_19.lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.sp4_v_b_23 <X> T_16_19.lc_trk_g1_7
 (26 6)  (842 310)  (842 310)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 310)  (846 310)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 310)  (849 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (3 7)  (819 311)  (819 311)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_v_t_23
 (12 7)  (828 311)  (828 311)  routing T_16_19.sp4_h_r_5 <X> T_16_19.sp4_v_t_40
 (14 7)  (830 311)  (830 311)  routing T_16_19.sp4_h_r_4 <X> T_16_19.lc_trk_g1_4
 (15 7)  (831 311)  (831 311)  routing T_16_19.sp4_h_r_4 <X> T_16_19.lc_trk_g1_4
 (16 7)  (832 311)  (832 311)  routing T_16_19.sp4_h_r_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (833 311)  (833 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g3_0 <X> T_16_19.input_2_3
 (39 7)  (855 311)  (855 311)  LC_3 Logic Functioning bit
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_12 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 312)  (834 312)  routing T_16_19.sp4_v_t_12 <X> T_16_19.lc_trk_g2_1
 (9 9)  (825 313)  (825 313)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_7
 (10 9)  (826 313)  (826 313)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_v_b_7
 (16 10)  (832 314)  (832 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (17 10)  (833 314)  (833 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (834 314)  (834 314)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (839 314)  (839 314)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (25 10)  (841 314)  (841 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 314)  (846 314)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 314)  (849 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 314)  (852 314)  LC_5 Logic Functioning bit
 (38 10)  (854 314)  (854 314)  LC_5 Logic Functioning bit
 (42 10)  (858 314)  (858 314)  LC_5 Logic Functioning bit
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (45 10)  (861 314)  (861 314)  LC_5 Logic Functioning bit
 (51 10)  (867 314)  (867 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (9 11)  (825 315)  (825 315)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_v_t_42
 (10 11)  (826 315)  (826 315)  routing T_16_19.sp4_v_b_11 <X> T_16_19.sp4_v_t_42
 (14 11)  (830 315)  (830 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (15 11)  (831 315)  (831 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (16 11)  (832 315)  (832 315)  routing T_16_19.sp4_h_l_17 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (834 315)  (834 315)  routing T_16_19.sp4_v_b_37 <X> T_16_19.lc_trk_g2_5
 (21 11)  (837 315)  (837 315)  routing T_16_19.sp12_v_b_23 <X> T_16_19.lc_trk_g2_7
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g1_0 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 315)  (846 315)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (35 11)  (851 315)  (851 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.input_2_5
 (42 11)  (858 315)  (858 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (51 11)  (867 315)  (867 315)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (830 316)  (830 316)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (15 12)  (831 316)  (831 316)  routing T_16_19.tnr_op_1 <X> T_16_19.lc_trk_g3_1
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (48 12)  (864 316)  (864 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (53 12)  (869 316)  (869 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_h_r_1
 (15 13)  (831 317)  (831 317)  routing T_16_19.rgt_op_0 <X> T_16_19.lc_trk_g3_0
 (17 13)  (833 317)  (833 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (839 317)  (839 317)  routing T_16_19.sp4_v_b_42 <X> T_16_19.lc_trk_g3_2
 (24 13)  (840 317)  (840 317)  routing T_16_19.sp4_v_b_42 <X> T_16_19.lc_trk_g3_2
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (849 317)  (849 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (35 13)  (851 317)  (851 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (12 14)  (828 318)  (828 318)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_46
 (14 14)  (830 318)  (830 318)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g3_4
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp12_v_t_10 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (837 318)  (837 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 318)  (839 318)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g0_5 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 318)  (852 318)  LC_7 Logic Functioning bit
 (38 14)  (854 318)  (854 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (11 15)  (827 319)  (827 319)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_l_46
 (15 15)  (831 319)  (831 319)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g3_4
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (837 319)  (837 319)  routing T_16_19.sp4_v_t_26 <X> T_16_19.lc_trk_g3_7
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 319)  (840 319)  routing T_16_19.tnr_op_6 <X> T_16_19.lc_trk_g3_6
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 319)  (852 319)  LC_7 Logic Functioning bit
 (38 15)  (854 319)  (854 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (0 0)  (874 304)  (874 304)  Negative Clock bit

 (5 0)  (879 304)  (879 304)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_r_0
 (14 0)  (888 304)  (888 304)  routing T_17_19.wire_logic_cluster/lc_0/out <X> T_17_19.lc_trk_g0_0
 (21 0)  (895 304)  (895 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 304)  (897 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (24 0)  (898 304)  (898 304)  routing T_17_19.sp4_h_r_11 <X> T_17_19.lc_trk_g0_3
 (26 0)  (900 304)  (900 304)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 304)  (901 304)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 304)  (905 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 304)  (910 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (40 0)  (914 304)  (914 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (43 0)  (917 304)  (917 304)  LC_0 Logic Functioning bit
 (45 0)  (919 304)  (919 304)  LC_0 Logic Functioning bit
 (46 0)  (920 304)  (920 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (878 305)  (878 305)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_r_0
 (6 1)  (880 305)  (880 305)  routing T_17_19.sp4_v_b_6 <X> T_17_19.sp4_h_r_0
 (10 1)  (884 305)  (884 305)  routing T_17_19.sp4_h_r_8 <X> T_17_19.sp4_v_b_1
 (17 1)  (891 305)  (891 305)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (896 305)  (896 305)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 305)  (898 305)  routing T_17_19.bot_op_2 <X> T_17_19.lc_trk_g0_2
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 305)  (904 305)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (915 305)  (915 305)  LC_0 Logic Functioning bit
 (45 1)  (919 305)  (919 305)  LC_0 Logic Functioning bit
 (53 1)  (927 305)  (927 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 306)  (888 306)  routing T_17_19.sp4_v_b_4 <X> T_17_19.lc_trk_g0_4
 (21 2)  (895 306)  (895 306)  routing T_17_19.wire_logic_cluster/lc_7/out <X> T_17_19.lc_trk_g0_7
 (22 2)  (896 306)  (896 306)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (16 3)  (890 307)  (890 307)  routing T_17_19.sp4_v_b_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (900 307)  (900 307)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.input_2_1
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (43 3)  (917 307)  (917 307)  LC_1 Logic Functioning bit
 (0 4)  (874 308)  (874 308)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (888 308)  (888 308)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (15 4)  (889 308)  (889 308)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g1_1
 (17 4)  (891 308)  (891 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 308)  (897 308)  routing T_17_19.sp4_v_b_19 <X> T_17_19.lc_trk_g1_3
 (24 4)  (898 308)  (898 308)  routing T_17_19.sp4_v_b_19 <X> T_17_19.lc_trk_g1_3
 (27 4)  (901 308)  (901 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 308)  (902 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 308)  (904 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 308)  (911 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (39 4)  (913 308)  (913 308)  LC_2 Logic Functioning bit
 (40 4)  (914 308)  (914 308)  LC_2 Logic Functioning bit
 (41 4)  (915 308)  (915 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (14 5)  (888 309)  (888 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (15 5)  (889 309)  (889 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (16 5)  (890 309)  (890 309)  routing T_17_19.sp4_h_l_5 <X> T_17_19.lc_trk_g1_0
 (17 5)  (891 309)  (891 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (892 309)  (892 309)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g1_1
 (22 5)  (896 309)  (896 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 309)  (898 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (25 5)  (899 309)  (899 309)  routing T_17_19.top_op_2 <X> T_17_19.lc_trk_g1_2
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (38 5)  (912 309)  (912 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (40 5)  (914 309)  (914 309)  LC_2 Logic Functioning bit
 (41 5)  (915 309)  (915 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (2 6)  (876 310)  (876 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (8 6)  (882 310)  (882 310)  routing T_17_19.sp4_h_r_4 <X> T_17_19.sp4_h_l_41
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 310)  (908 310)  routing T_17_19.lc_trk_g1_1 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 310)  (911 310)  LC_3 Logic Functioning bit
 (39 6)  (913 310)  (913 310)  LC_3 Logic Functioning bit
 (27 7)  (901 311)  (901 311)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 311)  (910 311)  LC_3 Logic Functioning bit
 (38 7)  (912 311)  (912 311)  LC_3 Logic Functioning bit
 (5 8)  (879 312)  (879 312)  routing T_17_19.sp4_h_l_38 <X> T_17_19.sp4_h_r_6
 (8 8)  (882 312)  (882 312)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_h_r_7
 (25 8)  (899 312)  (899 312)  routing T_17_19.wire_logic_cluster/lc_2/out <X> T_17_19.lc_trk_g2_2
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (46 8)  (920 312)  (920 312)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (924 312)  (924 312)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 313)  (878 313)  routing T_17_19.sp4_h_l_38 <X> T_17_19.sp4_h_r_6
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (40 9)  (914 313)  (914 313)  LC_4 Logic Functioning bit
 (42 9)  (916 313)  (916 313)  LC_4 Logic Functioning bit
 (45 9)  (919 313)  (919 313)  LC_4 Logic Functioning bit
 (14 10)  (888 314)  (888 314)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g2_4
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 314)  (892 314)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g2_5
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.tnr_op_7 <X> T_17_19.lc_trk_g2_7
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (39 10)  (913 314)  (913 314)  LC_5 Logic Functioning bit
 (40 10)  (914 314)  (914 314)  LC_5 Logic Functioning bit
 (42 10)  (916 314)  (916 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (8 11)  (882 315)  (882 315)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_t_42
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.tnr_op_6 <X> T_17_19.lc_trk_g2_6
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 315)  (906 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 315)  (908 315)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.input_2_5
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (42 11)  (916 315)  (916 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (15 12)  (889 316)  (889 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (16 12)  (890 316)  (890 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (17 12)  (891 316)  (891 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 316)  (892 316)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (18 13)  (892 317)  (892 317)  routing T_17_19.sp4_h_r_41 <X> T_17_19.lc_trk_g3_1
 (26 13)  (900 317)  (900 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 317)  (902 317)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g0_7 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 318)  (888 318)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g3_4
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (50 14)  (924 318)  (924 318)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (927 318)  (927 318)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (8 15)  (882 319)  (882 319)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_47
 (10 15)  (884 319)  (884 319)  routing T_17_19.sp4_v_b_7 <X> T_17_19.sp4_v_t_47
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (901 319)  (901 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g0_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit
 (45 15)  (919 319)  (919 319)  LC_7 Logic Functioning bit
 (46 15)  (920 319)  (920 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_19

 (5 0)  (933 304)  (933 304)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_h_r_0
 (8 0)  (936 304)  (936 304)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_1
 (9 0)  (937 304)  (937 304)  routing T_18_19.sp4_v_b_1 <X> T_18_19.sp4_h_r_1
 (14 0)  (942 304)  (942 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (22 0)  (950 304)  (950 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 304)  (951 304)  routing T_18_19.sp4_v_b_19 <X> T_18_19.lc_trk_g0_3
 (24 0)  (952 304)  (952 304)  routing T_18_19.sp4_v_b_19 <X> T_18_19.lc_trk_g0_3
 (27 0)  (955 304)  (955 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 304)  (956 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 304)  (962 304)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (46 0)  (974 304)  (974 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (981 304)  (981 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (932 305)  (932 305)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_h_r_0
 (11 1)  (939 305)  (939 305)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_h_r_2
 (14 1)  (942 305)  (942 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (15 1)  (943 305)  (943 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (945 305)  (945 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.sp4_r_v_b_33 <X> T_18_19.lc_trk_g0_2
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (969 305)  (969 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (933 306)  (933 306)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_h_l_37
 (15 2)  (943 306)  (943 306)  routing T_18_19.bot_op_5 <X> T_18_19.lc_trk_g0_5
 (17 2)  (945 306)  (945 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 306)  (951 306)  routing T_18_19.sp4_v_b_23 <X> T_18_19.lc_trk_g0_7
 (24 2)  (952 306)  (952 306)  routing T_18_19.sp4_v_b_23 <X> T_18_19.lc_trk_g0_7
 (26 2)  (954 306)  (954 306)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 306)  (955 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 306)  (956 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 306)  (957 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 306)  (960 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 306)  (962 306)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 306)  (964 306)  LC_1 Logic Functioning bit
 (41 2)  (969 306)  (969 306)  LC_1 Logic Functioning bit
 (43 2)  (971 306)  (971 306)  LC_1 Logic Functioning bit
 (45 2)  (973 306)  (973 306)  LC_1 Logic Functioning bit
 (48 2)  (976 306)  (976 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (51 2)  (979 306)  (979 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (6 3)  (934 307)  (934 307)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_h_l_37
 (27 3)  (955 307)  (955 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 307)  (956 307)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 307)  (957 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 307)  (960 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 307)  (961 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.input_2_1
 (34 3)  (962 307)  (962 307)  routing T_18_19.lc_trk_g3_0 <X> T_18_19.input_2_1
 (37 3)  (965 307)  (965 307)  LC_1 Logic Functioning bit
 (41 3)  (969 307)  (969 307)  LC_1 Logic Functioning bit
 (43 3)  (971 307)  (971 307)  LC_1 Logic Functioning bit
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (954 308)  (954 308)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 308)  (957 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 308)  (960 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 308)  (961 308)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 308)  (964 308)  LC_2 Logic Functioning bit
 (38 4)  (966 308)  (966 308)  LC_2 Logic Functioning bit
 (53 4)  (981 308)  (981 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.bot_op_2 <X> T_18_19.lc_trk_g1_2
 (26 5)  (954 309)  (954 309)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 309)  (956 309)  routing T_18_19.lc_trk_g2_6 <X> T_18_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 309)  (957 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 309)  (958 309)  routing T_18_19.lc_trk_g0_3 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 309)  (964 309)  LC_2 Logic Functioning bit
 (37 5)  (965 309)  (965 309)  LC_2 Logic Functioning bit
 (38 5)  (966 309)  (966 309)  LC_2 Logic Functioning bit
 (39 5)  (967 309)  (967 309)  LC_2 Logic Functioning bit
 (40 5)  (968 309)  (968 309)  LC_2 Logic Functioning bit
 (42 5)  (970 309)  (970 309)  LC_2 Logic Functioning bit
 (14 6)  (942 310)  (942 310)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (21 6)  (949 310)  (949 310)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 7)  (943 311)  (943 311)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (16 7)  (944 311)  (944 311)  routing T_18_19.sp4_h_l_1 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (14 8)  (942 312)  (942 312)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (15 8)  (943 312)  (943 312)  routing T_18_19.tnr_op_1 <X> T_18_19.lc_trk_g2_1
 (17 8)  (945 312)  (945 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g0_5 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (963 312)  (963 312)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_4
 (37 8)  (965 312)  (965 312)  LC_4 Logic Functioning bit
 (38 8)  (966 312)  (966 312)  LC_4 Logic Functioning bit
 (39 8)  (967 312)  (967 312)  LC_4 Logic Functioning bit
 (41 8)  (969 312)  (969 312)  LC_4 Logic Functioning bit
 (42 8)  (970 312)  (970 312)  LC_4 Logic Functioning bit
 (43 8)  (971 312)  (971 312)  LC_4 Logic Functioning bit
 (5 9)  (933 313)  (933 313)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_v_b_6
 (15 9)  (943 313)  (943 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (16 9)  (944 313)  (944 313)  routing T_18_19.sp4_h_l_21 <X> T_18_19.lc_trk_g2_0
 (17 9)  (945 313)  (945 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g2_0 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (961 313)  (961 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_4
 (35 9)  (963 313)  (963 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.input_2_4
 (36 9)  (964 313)  (964 313)  LC_4 Logic Functioning bit
 (37 9)  (965 313)  (965 313)  LC_4 Logic Functioning bit
 (38 9)  (966 313)  (966 313)  LC_4 Logic Functioning bit
 (40 9)  (968 313)  (968 313)  LC_4 Logic Functioning bit
 (41 9)  (969 313)  (969 313)  LC_4 Logic Functioning bit
 (42 9)  (970 313)  (970 313)  LC_4 Logic Functioning bit
 (4 10)  (932 314)  (932 314)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_v_t_43
 (9 10)  (937 314)  (937 314)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_h_l_42
 (10 10)  (938 314)  (938 314)  routing T_18_19.sp4_h_r_4 <X> T_18_19.sp4_h_l_42
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (24 10)  (952 314)  (952 314)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (25 10)  (953 314)  (953 314)  routing T_18_19.sp4_v_b_30 <X> T_18_19.lc_trk_g2_6
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 314)  (959 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (37 10)  (965 314)  (965 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (50 10)  (978 314)  (978 314)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (933 315)  (933 315)  routing T_18_19.sp4_h_r_6 <X> T_18_19.sp4_v_t_43
 (10 11)  (938 315)  (938 315)  routing T_18_19.sp4_h_l_39 <X> T_18_19.sp4_v_t_42
 (11 11)  (939 315)  (939 315)  routing T_18_19.sp4_h_r_8 <X> T_18_19.sp4_h_l_45
 (15 11)  (943 315)  (943 315)  routing T_18_19.tnr_op_4 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (949 315)  (949 315)  routing T_18_19.sp4_h_r_31 <X> T_18_19.lc_trk_g2_7
 (22 11)  (950 315)  (950 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (951 315)  (951 315)  routing T_18_19.sp4_v_b_30 <X> T_18_19.lc_trk_g2_6
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 315)  (955 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (3 12)  (931 316)  (931 316)  routing T_18_19.sp12_v_b_1 <X> T_18_19.sp12_h_r_1
 (8 12)  (936 316)  (936 316)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_10
 (9 12)  (937 316)  (937 316)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_h_r_10
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 316)  (946 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 316)  (964 316)  LC_6 Logic Functioning bit
 (37 12)  (965 316)  (965 316)  LC_6 Logic Functioning bit
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (41 12)  (969 316)  (969 316)  LC_6 Logic Functioning bit
 (43 12)  (971 316)  (971 316)  LC_6 Logic Functioning bit
 (47 12)  (975 316)  (975 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (48 12)  (976 316)  (976 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (979 316)  (979 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (931 317)  (931 317)  routing T_18_19.sp12_v_b_1 <X> T_18_19.sp12_h_r_1
 (17 13)  (945 317)  (945 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 317)  (964 317)  LC_6 Logic Functioning bit
 (37 13)  (965 317)  (965 317)  LC_6 Logic Functioning bit
 (38 13)  (966 317)  (966 317)  LC_6 Logic Functioning bit
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (40 13)  (968 317)  (968 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (48 13)  (976 317)  (976 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (2 14)  (930 318)  (930 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (14 14)  (942 318)  (942 318)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g3_4
 (15 14)  (943 318)  (943 318)  routing T_18_19.rgt_op_5 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 318)  (946 318)  routing T_18_19.rgt_op_5 <X> T_18_19.lc_trk_g3_5
 (21 14)  (949 318)  (949 318)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 318)  (951 318)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g3_7
 (24 14)  (952 318)  (952 318)  routing T_18_19.sp4_h_r_39 <X> T_18_19.lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 318)  (962 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 318)  (965 318)  LC_7 Logic Functioning bit
 (38 14)  (966 318)  (966 318)  LC_7 Logic Functioning bit
 (39 14)  (967 318)  (967 318)  LC_7 Logic Functioning bit
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (45 14)  (973 318)  (973 318)  LC_7 Logic Functioning bit
 (50 14)  (978 318)  (978 318)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (931 319)  (931 319)  routing T_18_19.sp12_h_l_22 <X> T_18_19.sp12_v_t_22
 (4 15)  (932 319)  (932 319)  routing T_18_19.sp4_v_b_4 <X> T_18_19.sp4_h_l_44
 (9 15)  (937 319)  (937 319)  routing T_18_19.sp4_v_b_10 <X> T_18_19.sp4_v_t_47
 (14 15)  (942 319)  (942 319)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g3_4
 (15 15)  (943 319)  (943 319)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g3_4
 (16 15)  (944 319)  (944 319)  routing T_18_19.sp4_h_r_44 <X> T_18_19.lc_trk_g3_4
 (17 15)  (945 319)  (945 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 319)  (959 319)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 319)  (965 319)  LC_7 Logic Functioning bit
 (39 15)  (967 319)  (967 319)  LC_7 Logic Functioning bit
 (48 15)  (976 319)  (976 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_19

 (3 0)  (985 304)  (985 304)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_b_0
 (5 0)  (987 304)  (987 304)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_h_r_0
 (9 0)  (991 304)  (991 304)  routing T_19_19.sp4_v_t_36 <X> T_19_19.sp4_h_r_1
 (26 0)  (1008 304)  (1008 304)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 304)  (1009 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 304)  (1011 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 304)  (1012 304)  routing T_19_19.lc_trk_g1_4 <X> T_19_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 304)  (1014 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 304)  (1015 304)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 304)  (1018 304)  LC_0 Logic Functioning bit
 (37 0)  (1019 304)  (1019 304)  LC_0 Logic Functioning bit
 (38 0)  (1020 304)  (1020 304)  LC_0 Logic Functioning bit
 (39 0)  (1021 304)  (1021 304)  LC_0 Logic Functioning bit
 (41 0)  (1023 304)  (1023 304)  LC_0 Logic Functioning bit
 (43 0)  (1025 304)  (1025 304)  LC_0 Logic Functioning bit
 (45 0)  (1027 304)  (1027 304)  LC_0 Logic Functioning bit
 (3 1)  (985 305)  (985 305)  routing T_19_19.sp12_h_r_0 <X> T_19_19.sp12_v_b_0
 (4 1)  (986 305)  (986 305)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_h_r_0
 (6 1)  (988 305)  (988 305)  routing T_19_19.sp4_v_b_6 <X> T_19_19.sp4_h_r_0
 (15 1)  (997 305)  (997 305)  routing T_19_19.sp4_v_t_5 <X> T_19_19.lc_trk_g0_0
 (16 1)  (998 305)  (998 305)  routing T_19_19.sp4_v_t_5 <X> T_19_19.lc_trk_g0_0
 (17 1)  (999 305)  (999 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (1009 305)  (1009 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 305)  (1010 305)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 305)  (1011 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 305)  (1018 305)  LC_0 Logic Functioning bit
 (38 1)  (1020 305)  (1020 305)  LC_0 Logic Functioning bit
 (53 1)  (1035 305)  (1035 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (982 306)  (982 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (1 2)  (983 306)  (983 306)  routing T_19_19.glb_netwk_6 <X> T_19_19.wire_logic_cluster/lc_7/clk
 (2 2)  (984 306)  (984 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (993 306)  (993 306)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_v_t_39
 (12 2)  (994 306)  (994 306)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_39
 (13 2)  (995 306)  (995 306)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_v_t_39
 (15 2)  (997 306)  (997 306)  routing T_19_19.sp4_h_r_13 <X> T_19_19.lc_trk_g0_5
 (16 2)  (998 306)  (998 306)  routing T_19_19.sp4_h_r_13 <X> T_19_19.lc_trk_g0_5
 (17 2)  (999 306)  (999 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (1000 306)  (1000 306)  routing T_19_19.sp4_h_r_13 <X> T_19_19.lc_trk_g0_5
 (21 2)  (1003 306)  (1003 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (22 2)  (1004 306)  (1004 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 306)  (1005 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (24 2)  (1006 306)  (1006 306)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (27 2)  (1009 306)  (1009 306)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 306)  (1010 306)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 306)  (1011 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 306)  (1012 306)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 306)  (1014 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 306)  (1015 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 306)  (1016 306)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 306)  (1018 306)  LC_1 Logic Functioning bit
 (37 2)  (1019 306)  (1019 306)  LC_1 Logic Functioning bit
 (38 2)  (1020 306)  (1020 306)  LC_1 Logic Functioning bit
 (39 2)  (1021 306)  (1021 306)  LC_1 Logic Functioning bit
 (41 2)  (1023 306)  (1023 306)  LC_1 Logic Functioning bit
 (43 2)  (1025 306)  (1025 306)  LC_1 Logic Functioning bit
 (45 2)  (1027 306)  (1027 306)  LC_1 Logic Functioning bit
 (5 3)  (987 307)  (987 307)  routing T_19_19.sp4_h_l_37 <X> T_19_19.sp4_v_t_37
 (11 3)  (993 307)  (993 307)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_39
 (12 3)  (994 307)  (994 307)  routing T_19_19.sp4_h_r_8 <X> T_19_19.sp4_v_t_39
 (13 3)  (995 307)  (995 307)  routing T_19_19.sp4_v_t_45 <X> T_19_19.sp4_h_l_39
 (15 3)  (997 307)  (997 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (16 3)  (998 307)  (998 307)  routing T_19_19.sp4_v_t_9 <X> T_19_19.lc_trk_g0_4
 (17 3)  (999 307)  (999 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 3)  (1003 307)  (1003 307)  routing T_19_19.sp4_h_l_10 <X> T_19_19.lc_trk_g0_7
 (26 3)  (1008 307)  (1008 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 307)  (1010 307)  routing T_19_19.lc_trk_g2_3 <X> T_19_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 307)  (1011 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (1019 307)  (1019 307)  LC_1 Logic Functioning bit
 (39 3)  (1021 307)  (1021 307)  LC_1 Logic Functioning bit
 (25 4)  (1007 308)  (1007 308)  routing T_19_19.wire_logic_cluster/lc_2/out <X> T_19_19.lc_trk_g1_2
 (26 4)  (1008 308)  (1008 308)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 308)  (1015 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 308)  (1016 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 308)  (1018 308)  LC_2 Logic Functioning bit
 (41 4)  (1023 308)  (1023 308)  LC_2 Logic Functioning bit
 (43 4)  (1025 308)  (1025 308)  LC_2 Logic Functioning bit
 (45 4)  (1027 308)  (1027 308)  LC_2 Logic Functioning bit
 (48 4)  (1030 308)  (1030 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (996 309)  (996 309)  routing T_19_19.sp4_r_v_b_24 <X> T_19_19.lc_trk_g1_0
 (17 5)  (999 309)  (999 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1004 309)  (1004 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g1_5 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g1_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 309)  (1013 309)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (1019 309)  (1019 309)  LC_2 Logic Functioning bit
 (41 5)  (1023 309)  (1023 309)  LC_2 Logic Functioning bit
 (43 5)  (1025 309)  (1025 309)  LC_2 Logic Functioning bit
 (4 6)  (986 310)  (986 310)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_t_38
 (13 6)  (995 310)  (995 310)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_40
 (14 6)  (996 310)  (996 310)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (17 6)  (999 310)  (999 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1003 310)  (1003 310)  routing T_19_19.wire_logic_cluster/lc_7/out <X> T_19_19.lc_trk_g1_7
 (22 6)  (1004 310)  (1004 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 310)  (1007 310)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (26 6)  (1008 310)  (1008 310)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 310)  (1011 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 310)  (1012 310)  routing T_19_19.lc_trk_g0_4 <X> T_19_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 310)  (1014 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 310)  (1015 310)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 310)  (1017 310)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_3
 (36 6)  (1018 310)  (1018 310)  LC_3 Logic Functioning bit
 (37 6)  (1019 310)  (1019 310)  LC_3 Logic Functioning bit
 (39 6)  (1021 310)  (1021 310)  LC_3 Logic Functioning bit
 (40 6)  (1022 310)  (1022 310)  LC_3 Logic Functioning bit
 (41 6)  (1023 310)  (1023 310)  LC_3 Logic Functioning bit
 (42 6)  (1024 310)  (1024 310)  LC_3 Logic Functioning bit
 (43 6)  (1025 310)  (1025 310)  LC_3 Logic Functioning bit
 (47 6)  (1029 310)  (1029 310)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (52 6)  (1034 310)  (1034 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (987 311)  (987 311)  routing T_19_19.sp4_h_r_3 <X> T_19_19.sp4_v_t_38
 (12 7)  (994 311)  (994 311)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_40
 (15 7)  (997 311)  (997 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (16 7)  (998 311)  (998 311)  routing T_19_19.sp4_h_l_1 <X> T_19_19.lc_trk_g1_4
 (17 7)  (999 311)  (999 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (1004 311)  (1004 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 311)  (1006 311)  routing T_19_19.lft_op_6 <X> T_19_19.lc_trk_g1_6
 (26 7)  (1008 311)  (1008 311)  routing T_19_19.lc_trk_g0_7 <X> T_19_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 311)  (1011 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 311)  (1013 311)  routing T_19_19.lc_trk_g2_2 <X> T_19_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 311)  (1014 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1016 311)  (1016 311)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_3
 (35 7)  (1017 311)  (1017 311)  routing T_19_19.lc_trk_g1_6 <X> T_19_19.input_2_3
 (37 7)  (1019 311)  (1019 311)  LC_3 Logic Functioning bit
 (40 7)  (1022 311)  (1022 311)  LC_3 Logic Functioning bit
 (42 7)  (1024 311)  (1024 311)  LC_3 Logic Functioning bit
 (53 7)  (1035 311)  (1035 311)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (11 8)  (993 312)  (993 312)  routing T_19_19.sp4_v_t_40 <X> T_19_19.sp4_v_b_8
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (1004 312)  (1004 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 312)  (1005 312)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (24 8)  (1006 312)  (1006 312)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (9 9)  (991 313)  (991 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7
 (10 9)  (992 313)  (992 313)  routing T_19_19.sp4_v_t_46 <X> T_19_19.sp4_v_b_7
 (12 9)  (994 313)  (994 313)  routing T_19_19.sp4_v_t_40 <X> T_19_19.sp4_v_b_8
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp4_r_v_b_33 <X> T_19_19.lc_trk_g2_1
 (21 9)  (1003 313)  (1003 313)  routing T_19_19.sp4_h_r_27 <X> T_19_19.lc_trk_g2_3
 (22 9)  (1004 313)  (1004 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 313)  (1005 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (24 9)  (1006 313)  (1006 313)  routing T_19_19.sp4_v_b_42 <X> T_19_19.lc_trk_g2_2
 (21 10)  (1003 314)  (1003 314)  routing T_19_19.sp4_h_r_39 <X> T_19_19.lc_trk_g2_7
 (22 10)  (1004 314)  (1004 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1005 314)  (1005 314)  routing T_19_19.sp4_h_r_39 <X> T_19_19.lc_trk_g2_7
 (24 10)  (1006 314)  (1006 314)  routing T_19_19.sp4_h_r_39 <X> T_19_19.lc_trk_g2_7
 (25 10)  (1007 314)  (1007 314)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g2_6
 (27 10)  (1009 314)  (1009 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 314)  (1010 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 314)  (1011 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 314)  (1012 314)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 314)  (1014 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 314)  (1015 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 314)  (1016 314)  routing T_19_19.lc_trk_g3_1 <X> T_19_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 314)  (1017 314)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_5
 (37 10)  (1019 314)  (1019 314)  LC_5 Logic Functioning bit
 (38 10)  (1020 314)  (1020 314)  LC_5 Logic Functioning bit
 (39 10)  (1021 314)  (1021 314)  LC_5 Logic Functioning bit
 (41 10)  (1023 314)  (1023 314)  LC_5 Logic Functioning bit
 (42 10)  (1024 314)  (1024 314)  LC_5 Logic Functioning bit
 (43 10)  (1025 314)  (1025 314)  LC_5 Logic Functioning bit
 (5 11)  (987 315)  (987 315)  routing T_19_19.sp4_h_l_43 <X> T_19_19.sp4_v_t_43
 (22 11)  (1004 315)  (1004 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 315)  (1005 315)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g2_6
 (25 11)  (1007 315)  (1007 315)  routing T_19_19.sp4_v_b_38 <X> T_19_19.lc_trk_g2_6
 (27 11)  (1009 315)  (1009 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 315)  (1010 315)  routing T_19_19.lc_trk_g3_0 <X> T_19_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 315)  (1011 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 315)  (1012 315)  routing T_19_19.lc_trk_g3_7 <X> T_19_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 315)  (1014 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 315)  (1015 315)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_5
 (35 11)  (1017 315)  (1017 315)  routing T_19_19.lc_trk_g2_7 <X> T_19_19.input_2_5
 (36 11)  (1018 315)  (1018 315)  LC_5 Logic Functioning bit
 (37 11)  (1019 315)  (1019 315)  LC_5 Logic Functioning bit
 (39 11)  (1021 315)  (1021 315)  LC_5 Logic Functioning bit
 (40 11)  (1022 315)  (1022 315)  LC_5 Logic Functioning bit
 (41 11)  (1023 315)  (1023 315)  LC_5 Logic Functioning bit
 (43 11)  (1025 315)  (1025 315)  LC_5 Logic Functioning bit
 (4 12)  (986 316)  (986 316)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_9
 (5 12)  (987 316)  (987 316)  routing T_19_19.sp4_v_t_44 <X> T_19_19.sp4_h_r_9
 (17 12)  (999 316)  (999 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 316)  (1000 316)  routing T_19_19.wire_logic_cluster/lc_1/out <X> T_19_19.lc_trk_g3_1
 (22 12)  (1004 316)  (1004 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1009 316)  (1009 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 316)  (1010 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 316)  (1011 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 316)  (1012 316)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 316)  (1014 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 316)  (1015 316)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 316)  (1016 316)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 316)  (1018 316)  LC_6 Logic Functioning bit
 (41 12)  (1023 316)  (1023 316)  LC_6 Logic Functioning bit
 (43 12)  (1025 316)  (1025 316)  LC_6 Logic Functioning bit
 (45 12)  (1027 316)  (1027 316)  LC_6 Logic Functioning bit
 (52 12)  (1034 316)  (1034 316)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (987 317)  (987 317)  routing T_19_19.sp4_h_l_44 <X> T_19_19.sp4_v_b_9
 (17 13)  (999 317)  (999 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1008 317)  (1008 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 317)  (1009 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 317)  (1010 317)  routing T_19_19.lc_trk_g3_3 <X> T_19_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 317)  (1011 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 317)  (1012 317)  routing T_19_19.lc_trk_g3_6 <X> T_19_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 317)  (1013 317)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 317)  (1014 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (1019 317)  (1019 317)  LC_6 Logic Functioning bit
 (41 13)  (1023 317)  (1023 317)  LC_6 Logic Functioning bit
 (43 13)  (1025 317)  (1025 317)  LC_6 Logic Functioning bit
 (51 13)  (1033 317)  (1033 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_v_b_37 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 318)  (1000 318)  routing T_19_19.sp4_v_b_37 <X> T_19_19.lc_trk_g3_5
 (21 14)  (1003 318)  (1003 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 14)  (1004 318)  (1004 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 318)  (1005 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (24 14)  (1006 318)  (1006 318)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (25 14)  (1007 318)  (1007 318)  routing T_19_19.wire_logic_cluster/lc_6/out <X> T_19_19.lc_trk_g3_6
 (26 14)  (1008 318)  (1008 318)  routing T_19_19.lc_trk_g0_5 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 318)  (1018 318)  LC_7 Logic Functioning bit
 (38 14)  (1020 318)  (1020 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (45 14)  (1027 318)  (1027 318)  LC_7 Logic Functioning bit
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.sp4_v_b_37 <X> T_19_19.lc_trk_g3_5
 (21 15)  (1003 319)  (1003 319)  routing T_19_19.sp4_h_l_34 <X> T_19_19.lc_trk_g3_7
 (22 15)  (1004 319)  (1004 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 319)  (1012 319)  routing T_19_19.lc_trk_g1_7 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 319)  (1013 319)  routing T_19_19.lc_trk_g2_6 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 319)  (1014 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (1016 319)  (1016 319)  routing T_19_19.lc_trk_g1_0 <X> T_19_19.input_2_7
 (36 15)  (1018 319)  (1018 319)  LC_7 Logic Functioning bit
 (38 15)  (1020 319)  (1020 319)  LC_7 Logic Functioning bit
 (41 15)  (1023 319)  (1023 319)  LC_7 Logic Functioning bit
 (42 15)  (1024 319)  (1024 319)  LC_7 Logic Functioning bit
 (43 15)  (1025 319)  (1025 319)  LC_7 Logic Functioning bit
 (48 15)  (1030 319)  (1030 319)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_19

 (2 0)  (1038 304)  (1038 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (1051 304)  (1051 304)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g0_1
 (17 0)  (1053 304)  (1053 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1054 304)  (1054 304)  routing T_20_19.lft_op_1 <X> T_20_19.lc_trk_g0_1
 (26 0)  (1062 304)  (1062 304)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 304)  (1065 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 304)  (1066 304)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 304)  (1069 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 304)  (1070 304)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 304)  (1071 304)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (43 0)  (1079 304)  (1079 304)  LC_0 Logic Functioning bit
 (3 1)  (1039 305)  (1039 305)  routing T_20_19.sp12_h_l_23 <X> T_20_19.sp12_v_b_0
 (8 1)  (1044 305)  (1044 305)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_v_b_1
 (10 1)  (1046 305)  (1046 305)  routing T_20_19.sp4_v_t_47 <X> T_20_19.sp4_v_b_1
 (11 1)  (1047 305)  (1047 305)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_h_r_2
 (13 1)  (1049 305)  (1049 305)  routing T_20_19.sp4_h_l_43 <X> T_20_19.sp4_h_r_2
 (26 1)  (1062 305)  (1062 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 305)  (1063 305)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 305)  (1065 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 305)  (1066 305)  routing T_20_19.lc_trk_g0_7 <X> T_20_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1067 305)  (1067 305)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1068 305)  (1068 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 305)  (1069 305)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (34 1)  (1070 305)  (1070 305)  routing T_20_19.lc_trk_g3_5 <X> T_20_19.input_2_0
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (42 1)  (1078 305)  (1078 305)  LC_0 Logic Functioning bit
 (47 1)  (1083 305)  (1083 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1040 306)  (1040 306)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (5 2)  (1041 306)  (1041 306)  routing T_20_19.sp4_v_t_43 <X> T_20_19.sp4_h_l_37
 (6 2)  (1042 306)  (1042 306)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (12 2)  (1048 306)  (1048 306)  routing T_20_19.sp4_v_t_45 <X> T_20_19.sp4_h_l_39
 (14 2)  (1050 306)  (1050 306)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g0_4
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1057 306)  (1057 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (22 2)  (1058 306)  (1058 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 306)  (1059 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (24 2)  (1060 306)  (1060 306)  routing T_20_19.sp4_h_l_2 <X> T_20_19.lc_trk_g0_7
 (25 2)  (1061 306)  (1061 306)  routing T_20_19.sp4_h_r_14 <X> T_20_19.lc_trk_g0_6
 (26 2)  (1062 306)  (1062 306)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (32 2)  (1068 306)  (1068 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 306)  (1069 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 306)  (1070 306)  routing T_20_19.lc_trk_g3_1 <X> T_20_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 306)  (1071 306)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (36 2)  (1072 306)  (1072 306)  LC_1 Logic Functioning bit
 (37 2)  (1073 306)  (1073 306)  LC_1 Logic Functioning bit
 (39 2)  (1075 306)  (1075 306)  LC_1 Logic Functioning bit
 (43 2)  (1079 306)  (1079 306)  LC_1 Logic Functioning bit
 (4 3)  (1040 307)  (1040 307)  routing T_20_19.sp4_v_t_43 <X> T_20_19.sp4_h_l_37
 (5 3)  (1041 307)  (1041 307)  routing T_20_19.sp4_h_r_6 <X> T_20_19.sp4_v_t_37
 (6 3)  (1042 307)  (1042 307)  routing T_20_19.sp4_v_t_43 <X> T_20_19.sp4_h_l_37
 (11 3)  (1047 307)  (1047 307)  routing T_20_19.sp4_v_t_45 <X> T_20_19.sp4_h_l_39
 (13 3)  (1049 307)  (1049 307)  routing T_20_19.sp4_v_t_45 <X> T_20_19.sp4_h_l_39
 (15 3)  (1051 307)  (1051 307)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g0_4
 (16 3)  (1052 307)  (1052 307)  routing T_20_19.sp4_h_l_1 <X> T_20_19.lc_trk_g0_4
 (17 3)  (1053 307)  (1053 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1054 307)  (1054 307)  routing T_20_19.sp4_r_v_b_29 <X> T_20_19.lc_trk_g0_5
 (22 3)  (1058 307)  (1058 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 307)  (1059 307)  routing T_20_19.sp4_h_r_14 <X> T_20_19.lc_trk_g0_6
 (24 3)  (1060 307)  (1060 307)  routing T_20_19.sp4_h_r_14 <X> T_20_19.lc_trk_g0_6
 (26 3)  (1062 307)  (1062 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 307)  (1063 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 307)  (1064 307)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 307)  (1065 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1068 307)  (1068 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1069 307)  (1069 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (34 3)  (1070 307)  (1070 307)  routing T_20_19.lc_trk_g3_4 <X> T_20_19.input_2_1
 (36 3)  (1072 307)  (1072 307)  LC_1 Logic Functioning bit
 (37 3)  (1073 307)  (1073 307)  LC_1 Logic Functioning bit
 (38 3)  (1074 307)  (1074 307)  LC_1 Logic Functioning bit
 (42 3)  (1078 307)  (1078 307)  LC_1 Logic Functioning bit
 (52 3)  (1088 307)  (1088 307)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (4 4)  (1040 308)  (1040 308)  routing T_20_19.sp4_v_t_38 <X> T_20_19.sp4_v_b_3
 (21 4)  (1057 308)  (1057 308)  routing T_20_19.wire_logic_cluster/lc_3/out <X> T_20_19.lc_trk_g1_3
 (22 4)  (1058 308)  (1058 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 308)  (1062 308)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (31 4)  (1067 308)  (1067 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 308)  (1068 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 308)  (1069 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 308)  (1070 308)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 308)  (1072 308)  LC_2 Logic Functioning bit
 (37 4)  (1073 308)  (1073 308)  LC_2 Logic Functioning bit
 (38 4)  (1074 308)  (1074 308)  LC_2 Logic Functioning bit
 (39 4)  (1075 308)  (1075 308)  LC_2 Logic Functioning bit
 (41 4)  (1077 308)  (1077 308)  LC_2 Logic Functioning bit
 (43 4)  (1079 308)  (1079 308)  LC_2 Logic Functioning bit
 (48 4)  (1084 308)  (1084 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (52 4)  (1088 308)  (1088 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1089 308)  (1089 308)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (1062 309)  (1062 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 309)  (1063 309)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 309)  (1065 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 309)  (1067 309)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 309)  (1072 309)  LC_2 Logic Functioning bit
 (37 5)  (1073 309)  (1073 309)  LC_2 Logic Functioning bit
 (38 5)  (1074 309)  (1074 309)  LC_2 Logic Functioning bit
 (39 5)  (1075 309)  (1075 309)  LC_2 Logic Functioning bit
 (40 5)  (1076 309)  (1076 309)  LC_2 Logic Functioning bit
 (42 5)  (1078 309)  (1078 309)  LC_2 Logic Functioning bit
 (51 5)  (1087 309)  (1087 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 310)  (1050 310)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (22 6)  (1058 310)  (1058 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1059 310)  (1059 310)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (24 6)  (1060 310)  (1060 310)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (26 6)  (1062 310)  (1062 310)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1063 310)  (1063 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 310)  (1065 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 310)  (1066 310)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 310)  (1067 310)  routing T_20_19.lc_trk_g0_4 <X> T_20_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 310)  (1068 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 310)  (1072 310)  LC_3 Logic Functioning bit
 (37 6)  (1073 310)  (1073 310)  LC_3 Logic Functioning bit
 (38 6)  (1074 310)  (1074 310)  LC_3 Logic Functioning bit
 (39 6)  (1075 310)  (1075 310)  LC_3 Logic Functioning bit
 (41 6)  (1077 310)  (1077 310)  LC_3 Logic Functioning bit
 (43 6)  (1079 310)  (1079 310)  LC_3 Logic Functioning bit
 (14 7)  (1050 311)  (1050 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (15 7)  (1051 311)  (1051 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (16 7)  (1052 311)  (1052 311)  routing T_20_19.sp4_h_l_9 <X> T_20_19.lc_trk_g1_4
 (17 7)  (1053 311)  (1053 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (1057 311)  (1057 311)  routing T_20_19.sp4_h_r_7 <X> T_20_19.lc_trk_g1_7
 (28 7)  (1064 311)  (1064 311)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 311)  (1065 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1066 311)  (1066 311)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (1073 311)  (1073 311)  LC_3 Logic Functioning bit
 (39 7)  (1075 311)  (1075 311)  LC_3 Logic Functioning bit
 (3 8)  (1039 312)  (1039 312)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (5 8)  (1041 312)  (1041 312)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_h_r_6
 (25 8)  (1061 312)  (1061 312)  routing T_20_19.sp4_v_b_26 <X> T_20_19.lc_trk_g2_2
 (27 8)  (1063 312)  (1063 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 312)  (1064 312)  routing T_20_19.lc_trk_g3_0 <X> T_20_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 312)  (1065 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 312)  (1067 312)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (51 8)  (1087 312)  (1087 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (1039 313)  (1039 313)  routing T_20_19.sp12_h_r_1 <X> T_20_19.sp12_v_b_1
 (4 9)  (1040 313)  (1040 313)  routing T_20_19.sp4_h_l_38 <X> T_20_19.sp4_h_r_6
 (14 9)  (1050 313)  (1050 313)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g2_0
 (15 9)  (1051 313)  (1051 313)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g2_0
 (16 9)  (1052 313)  (1052 313)  routing T_20_19.sp4_h_r_24 <X> T_20_19.lc_trk_g2_0
 (17 9)  (1053 313)  (1053 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (19 9)  (1055 313)  (1055 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (1058 313)  (1058 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1059 313)  (1059 313)  routing T_20_19.sp4_v_b_26 <X> T_20_19.lc_trk_g2_2
 (26 9)  (1062 313)  (1062 313)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 313)  (1063 313)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 313)  (1064 313)  routing T_20_19.lc_trk_g3_3 <X> T_20_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 313)  (1065 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 313)  (1068 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 313)  (1069 313)  routing T_20_19.lc_trk_g2_0 <X> T_20_19.input_2_4
 (43 9)  (1079 313)  (1079 313)  LC_4 Logic Functioning bit
 (3 10)  (1039 314)  (1039 314)  routing T_20_19.sp12_v_t_22 <X> T_20_19.sp12_h_l_22
 (9 10)  (1045 314)  (1045 314)  routing T_20_19.sp4_v_b_7 <X> T_20_19.sp4_h_l_42
 (12 10)  (1048 314)  (1048 314)  routing T_20_19.sp4_v_t_39 <X> T_20_19.sp4_h_l_45
 (14 10)  (1050 314)  (1050 314)  routing T_20_19.wire_logic_cluster/lc_4/out <X> T_20_19.lc_trk_g2_4
 (17 10)  (1053 314)  (1053 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1054 314)  (1054 314)  routing T_20_19.wire_logic_cluster/lc_5/out <X> T_20_19.lc_trk_g2_5
 (26 10)  (1062 314)  (1062 314)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (1068 314)  (1068 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 314)  (1069 314)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 314)  (1072 314)  LC_5 Logic Functioning bit
 (37 10)  (1073 314)  (1073 314)  LC_5 Logic Functioning bit
 (38 10)  (1074 314)  (1074 314)  LC_5 Logic Functioning bit
 (41 10)  (1077 314)  (1077 314)  LC_5 Logic Functioning bit
 (45 10)  (1081 314)  (1081 314)  LC_5 Logic Functioning bit
 (50 10)  (1086 314)  (1086 314)  Cascade bit: LH_LC05_inmux02_5

 (11 11)  (1047 315)  (1047 315)  routing T_20_19.sp4_v_t_39 <X> T_20_19.sp4_h_l_45
 (13 11)  (1049 315)  (1049 315)  routing T_20_19.sp4_v_t_39 <X> T_20_19.sp4_h_l_45
 (17 11)  (1053 315)  (1053 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (28 11)  (1064 315)  (1064 315)  routing T_20_19.lc_trk_g2_5 <X> T_20_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 315)  (1065 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 315)  (1067 315)  routing T_20_19.lc_trk_g2_2 <X> T_20_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 315)  (1072 315)  LC_5 Logic Functioning bit
 (37 11)  (1073 315)  (1073 315)  LC_5 Logic Functioning bit
 (39 11)  (1075 315)  (1075 315)  LC_5 Logic Functioning bit
 (40 11)  (1076 315)  (1076 315)  LC_5 Logic Functioning bit
 (8 12)  (1044 316)  (1044 316)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_h_r_10
 (9 12)  (1045 316)  (1045 316)  routing T_20_19.sp4_v_b_10 <X> T_20_19.sp4_h_r_10
 (14 12)  (1050 316)  (1050 316)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (15 12)  (1051 316)  (1051 316)  routing T_20_19.tnr_op_1 <X> T_20_19.lc_trk_g3_1
 (17 12)  (1053 316)  (1053 316)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (1057 316)  (1057 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (22 12)  (1058 316)  (1058 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 316)  (1059 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (24 12)  (1060 316)  (1060 316)  routing T_20_19.sp4_h_r_35 <X> T_20_19.lc_trk_g3_3
 (26 12)  (1062 316)  (1062 316)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 316)  (1065 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 316)  (1067 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 316)  (1068 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 316)  (1069 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 316)  (1070 316)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 316)  (1072 316)  LC_6 Logic Functioning bit
 (37 12)  (1073 316)  (1073 316)  LC_6 Logic Functioning bit
 (41 12)  (1077 316)  (1077 316)  LC_6 Logic Functioning bit
 (43 12)  (1079 316)  (1079 316)  LC_6 Logic Functioning bit
 (4 13)  (1040 317)  (1040 317)  routing T_20_19.sp4_h_l_36 <X> T_20_19.sp4_h_r_9
 (6 13)  (1042 317)  (1042 317)  routing T_20_19.sp4_h_l_36 <X> T_20_19.sp4_h_r_9
 (14 13)  (1050 317)  (1050 317)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (16 13)  (1052 317)  (1052 317)  routing T_20_19.sp4_v_t_21 <X> T_20_19.lc_trk_g3_0
 (17 13)  (1053 317)  (1053 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (26 13)  (1062 317)  (1062 317)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 317)  (1063 317)  routing T_20_19.lc_trk_g1_7 <X> T_20_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 317)  (1065 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 317)  (1067 317)  routing T_20_19.lc_trk_g3_6 <X> T_20_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 317)  (1068 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1070 317)  (1070 317)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_6
 (35 13)  (1071 317)  (1071 317)  routing T_20_19.lc_trk_g1_3 <X> T_20_19.input_2_6
 (36 13)  (1072 317)  (1072 317)  LC_6 Logic Functioning bit
 (37 13)  (1073 317)  (1073 317)  LC_6 Logic Functioning bit
 (51 13)  (1087 317)  (1087 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (8 14)  (1044 318)  (1044 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (9 14)  (1045 318)  (1045 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (10 14)  (1046 318)  (1046 318)  routing T_20_19.sp4_v_t_41 <X> T_20_19.sp4_h_l_47
 (15 14)  (1051 318)  (1051 318)  routing T_20_19.sp12_v_t_2 <X> T_20_19.lc_trk_g3_5
 (17 14)  (1053 318)  (1053 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1054 318)  (1054 318)  routing T_20_19.sp12_v_t_2 <X> T_20_19.lc_trk_g3_5
 (26 14)  (1062 318)  (1062 318)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 318)  (1064 318)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 318)  (1065 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 318)  (1066 318)  routing T_20_19.lc_trk_g2_4 <X> T_20_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 318)  (1067 318)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 318)  (1068 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 318)  (1072 318)  LC_7 Logic Functioning bit
 (37 14)  (1073 318)  (1073 318)  LC_7 Logic Functioning bit
 (38 14)  (1074 318)  (1074 318)  LC_7 Logic Functioning bit
 (39 14)  (1075 318)  (1075 318)  LC_7 Logic Functioning bit
 (41 14)  (1077 318)  (1077 318)  LC_7 Logic Functioning bit
 (43 14)  (1079 318)  (1079 318)  LC_7 Logic Functioning bit
 (45 14)  (1081 318)  (1081 318)  LC_7 Logic Functioning bit
 (47 14)  (1083 318)  (1083 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (1047 319)  (1047 319)  routing T_20_19.sp4_h_r_11 <X> T_20_19.sp4_h_l_46
 (16 15)  (1052 319)  (1052 319)  routing T_20_19.sp12_v_b_12 <X> T_20_19.lc_trk_g3_4
 (17 15)  (1053 319)  (1053 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (1054 319)  (1054 319)  routing T_20_19.sp12_v_t_2 <X> T_20_19.lc_trk_g3_5
 (22 15)  (1058 319)  (1058 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1059 319)  (1059 319)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g3_6
 (24 15)  (1060 319)  (1060 319)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g3_6
 (25 15)  (1061 319)  (1061 319)  routing T_20_19.sp4_h_r_30 <X> T_20_19.lc_trk_g3_6
 (27 15)  (1063 319)  (1063 319)  routing T_20_19.lc_trk_g1_4 <X> T_20_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 319)  (1065 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 319)  (1067 319)  routing T_20_19.lc_trk_g0_6 <X> T_20_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 319)  (1073 319)  LC_7 Logic Functioning bit
 (39 15)  (1075 319)  (1075 319)  LC_7 Logic Functioning bit
 (46 15)  (1082 319)  (1082 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1083 319)  (1083 319)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_21_19

 (8 0)  (1098 304)  (1098 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (10 0)  (1100 304)  (1100 304)  routing T_21_19.sp4_h_l_40 <X> T_21_19.sp4_h_r_1
 (14 0)  (1104 304)  (1104 304)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g0_0
 (17 0)  (1107 304)  (1107 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (1116 304)  (1116 304)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1118 304)  (1118 304)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 304)  (1119 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 304)  (1122 304)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 304)  (1126 304)  LC_0 Logic Functioning bit
 (38 0)  (1128 304)  (1128 304)  LC_0 Logic Functioning bit
 (39 0)  (1129 304)  (1129 304)  LC_0 Logic Functioning bit
 (41 0)  (1131 304)  (1131 304)  LC_0 Logic Functioning bit
 (42 0)  (1132 304)  (1132 304)  LC_0 Logic Functioning bit
 (43 0)  (1133 304)  (1133 304)  LC_0 Logic Functioning bit
 (44 0)  (1134 304)  (1134 304)  LC_0 Logic Functioning bit
 (45 0)  (1135 304)  (1135 304)  LC_0 Logic Functioning bit
 (46 0)  (1136 304)  (1136 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (14 1)  (1104 305)  (1104 305)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g0_0
 (15 1)  (1105 305)  (1105 305)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g0_0
 (16 1)  (1106 305)  (1106 305)  routing T_21_19.sp4_h_l_5 <X> T_21_19.lc_trk_g0_0
 (17 1)  (1107 305)  (1107 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (1108 305)  (1108 305)  routing T_21_19.sp4_r_v_b_34 <X> T_21_19.lc_trk_g0_1
 (22 1)  (1112 305)  (1112 305)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (1113 305)  (1113 305)  routing T_21_19.sp12_h_l_17 <X> T_21_19.lc_trk_g0_2
 (25 1)  (1115 305)  (1115 305)  routing T_21_19.sp12_h_l_17 <X> T_21_19.lc_trk_g0_2
 (26 1)  (1116 305)  (1116 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 305)  (1117 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 305)  (1118 305)  routing T_21_19.lc_trk_g3_7 <X> T_21_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 305)  (1119 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 305)  (1120 305)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 305)  (1122 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (1129 305)  (1129 305)  LC_0 Logic Functioning bit
 (42 1)  (1132 305)  (1132 305)  LC_0 Logic Functioning bit
 (49 1)  (1139 305)  (1139 305)  Carry_In_Mux bit 

 (0 2)  (1090 306)  (1090 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 306)  (1091 306)  routing T_21_19.glb_netwk_6 <X> T_21_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 306)  (1092 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1099 306)  (1099 306)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_h_l_36
 (21 2)  (1111 306)  (1111 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (22 2)  (1112 306)  (1112 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1113 306)  (1113 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (24 2)  (1114 306)  (1114 306)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (25 2)  (1115 306)  (1115 306)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g0_6
 (26 2)  (1116 306)  (1116 306)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 306)  (1117 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 306)  (1118 306)  routing T_21_19.lc_trk_g3_1 <X> T_21_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 306)  (1119 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 306)  (1122 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 306)  (1126 306)  LC_1 Logic Functioning bit
 (39 2)  (1129 306)  (1129 306)  LC_1 Logic Functioning bit
 (41 2)  (1131 306)  (1131 306)  LC_1 Logic Functioning bit
 (43 2)  (1133 306)  (1133 306)  LC_1 Logic Functioning bit
 (44 2)  (1134 306)  (1134 306)  LC_1 Logic Functioning bit
 (45 2)  (1135 306)  (1135 306)  LC_1 Logic Functioning bit
 (14 3)  (1104 307)  (1104 307)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g0_4
 (15 3)  (1105 307)  (1105 307)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g0_4
 (16 3)  (1106 307)  (1106 307)  routing T_21_19.sp4_h_r_4 <X> T_21_19.lc_trk_g0_4
 (17 3)  (1107 307)  (1107 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (19 3)  (1109 307)  (1109 307)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (21 3)  (1111 307)  (1111 307)  routing T_21_19.sp4_h_l_10 <X> T_21_19.lc_trk_g0_7
 (22 3)  (1112 307)  (1112 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1114 307)  (1114 307)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g0_6
 (25 3)  (1115 307)  (1115 307)  routing T_21_19.sp12_h_l_5 <X> T_21_19.lc_trk_g0_6
 (27 3)  (1117 307)  (1117 307)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 307)  (1118 307)  routing T_21_19.lc_trk_g3_4 <X> T_21_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 307)  (1119 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 307)  (1122 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1123 307)  (1123 307)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_1
 (35 3)  (1125 307)  (1125 307)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_1
 (37 3)  (1127 307)  (1127 307)  LC_1 Logic Functioning bit
 (39 3)  (1129 307)  (1129 307)  LC_1 Logic Functioning bit
 (41 3)  (1131 307)  (1131 307)  LC_1 Logic Functioning bit
 (42 3)  (1132 307)  (1132 307)  LC_1 Logic Functioning bit
 (51 3)  (1141 307)  (1141 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1091 308)  (1091 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 308)  (1098 308)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_r_4
 (9 4)  (1099 308)  (1099 308)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_r_4
 (10 4)  (1100 308)  (1100 308)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_r_4
 (15 4)  (1105 308)  (1105 308)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g1_1
 (16 4)  (1106 308)  (1106 308)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g1_1
 (17 4)  (1107 308)  (1107 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (1111 308)  (1111 308)  routing T_21_19.wire_logic_cluster/lc_3/out <X> T_21_19.lc_trk_g1_3
 (22 4)  (1112 308)  (1112 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1116 308)  (1116 308)  routing T_21_19.lc_trk_g0_4 <X> T_21_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (1118 308)  (1118 308)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 308)  (1119 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 308)  (1122 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 308)  (1126 308)  LC_2 Logic Functioning bit
 (38 4)  (1128 308)  (1128 308)  LC_2 Logic Functioning bit
 (39 4)  (1129 308)  (1129 308)  LC_2 Logic Functioning bit
 (41 4)  (1131 308)  (1131 308)  LC_2 Logic Functioning bit
 (42 4)  (1132 308)  (1132 308)  LC_2 Logic Functioning bit
 (43 4)  (1133 308)  (1133 308)  LC_2 Logic Functioning bit
 (44 4)  (1134 308)  (1134 308)  LC_2 Logic Functioning bit
 (45 4)  (1135 308)  (1135 308)  LC_2 Logic Functioning bit
 (48 4)  (1138 308)  (1138 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (1 5)  (1091 309)  (1091 309)  routing T_21_19.lc_trk_g0_2 <X> T_21_19.wire_logic_cluster/lc_7/cen
 (18 5)  (1108 309)  (1108 309)  routing T_21_19.sp4_h_r_1 <X> T_21_19.lc_trk_g1_1
 (29 5)  (1119 309)  (1119 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 309)  (1120 309)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 309)  (1122 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1123 309)  (1123 309)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_2
 (35 5)  (1125 309)  (1125 309)  routing T_21_19.lc_trk_g2_2 <X> T_21_19.input_2_2
 (39 5)  (1129 309)  (1129 309)  LC_2 Logic Functioning bit
 (42 5)  (1132 309)  (1132 309)  LC_2 Logic Functioning bit
 (10 6)  (1100 310)  (1100 310)  routing T_21_19.sp4_v_b_11 <X> T_21_19.sp4_h_l_41
 (11 6)  (1101 310)  (1101 310)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_v_t_40
 (27 6)  (1117 310)  (1117 310)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 310)  (1119 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 310)  (1122 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 310)  (1126 310)  LC_3 Logic Functioning bit
 (39 6)  (1129 310)  (1129 310)  LC_3 Logic Functioning bit
 (41 6)  (1131 310)  (1131 310)  LC_3 Logic Functioning bit
 (43 6)  (1133 310)  (1133 310)  LC_3 Logic Functioning bit
 (44 6)  (1134 310)  (1134 310)  LC_3 Logic Functioning bit
 (45 6)  (1135 310)  (1135 310)  LC_3 Logic Functioning bit
 (53 6)  (1143 310)  (1143 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (4 7)  (1094 311)  (1094 311)  routing T_21_19.sp4_v_b_10 <X> T_21_19.sp4_h_l_38
 (8 7)  (1098 311)  (1098 311)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_v_t_41
 (10 7)  (1100 311)  (1100 311)  routing T_21_19.sp4_v_b_1 <X> T_21_19.sp4_v_t_41
 (12 7)  (1102 311)  (1102 311)  routing T_21_19.sp4_v_b_2 <X> T_21_19.sp4_v_t_40
 (29 7)  (1119 311)  (1119 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 311)  (1120 311)  routing T_21_19.lc_trk_g1_3 <X> T_21_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 311)  (1122 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1123 311)  (1123 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_3
 (35 7)  (1125 311)  (1125 311)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_3
 (37 7)  (1127 311)  (1127 311)  LC_3 Logic Functioning bit
 (39 7)  (1129 311)  (1129 311)  LC_3 Logic Functioning bit
 (41 7)  (1131 311)  (1131 311)  LC_3 Logic Functioning bit
 (42 7)  (1132 311)  (1132 311)  LC_3 Logic Functioning bit
 (21 8)  (1111 312)  (1111 312)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g2_3
 (22 8)  (1112 312)  (1112 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1113 312)  (1113 312)  routing T_21_19.sp4_v_t_14 <X> T_21_19.lc_trk_g2_3
 (25 8)  (1115 312)  (1115 312)  routing T_21_19.wire_logic_cluster/lc_2/out <X> T_21_19.lc_trk_g2_2
 (28 8)  (1118 312)  (1118 312)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 312)  (1119 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 312)  (1122 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 312)  (1125 312)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.input_2_4
 (36 8)  (1126 312)  (1126 312)  LC_4 Logic Functioning bit
 (38 8)  (1128 312)  (1128 312)  LC_4 Logic Functioning bit
 (39 8)  (1129 312)  (1129 312)  LC_4 Logic Functioning bit
 (41 8)  (1131 312)  (1131 312)  LC_4 Logic Functioning bit
 (42 8)  (1132 312)  (1132 312)  LC_4 Logic Functioning bit
 (43 8)  (1133 312)  (1133 312)  LC_4 Logic Functioning bit
 (44 8)  (1134 312)  (1134 312)  LC_4 Logic Functioning bit
 (45 8)  (1135 312)  (1135 312)  LC_4 Logic Functioning bit
 (4 9)  (1094 313)  (1094 313)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_6
 (6 9)  (1096 313)  (1096 313)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_h_r_6
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_b_7
 (11 9)  (1101 313)  (1101 313)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_h_r_8
 (13 9)  (1103 313)  (1103 313)  routing T_21_19.sp4_h_l_37 <X> T_21_19.sp4_h_r_8
 (14 9)  (1104 313)  (1104 313)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g2_0
 (15 9)  (1105 313)  (1105 313)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g2_0
 (16 9)  (1106 313)  (1106 313)  routing T_21_19.sp4_h_r_24 <X> T_21_19.lc_trk_g2_0
 (17 9)  (1107 313)  (1107 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (1112 313)  (1112 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (1118 313)  (1118 313)  routing T_21_19.lc_trk_g2_0 <X> T_21_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 313)  (1119 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 313)  (1120 313)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 313)  (1122 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 313)  (1123 313)  routing T_21_19.lc_trk_g2_4 <X> T_21_19.input_2_4
 (39 9)  (1129 313)  (1129 313)  LC_4 Logic Functioning bit
 (42 9)  (1132 313)  (1132 313)  LC_4 Logic Functioning bit
 (52 9)  (1142 313)  (1142 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (6 10)  (1096 314)  (1096 314)  routing T_21_19.sp4_v_b_3 <X> T_21_19.sp4_v_t_43
 (14 10)  (1104 314)  (1104 314)  routing T_21_19.wire_logic_cluster/lc_4/out <X> T_21_19.lc_trk_g2_4
 (21 10)  (1111 314)  (1111 314)  routing T_21_19.wire_logic_cluster/lc_7/out <X> T_21_19.lc_trk_g2_7
 (22 10)  (1112 314)  (1112 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1115 314)  (1115 314)  routing T_21_19.wire_logic_cluster/lc_6/out <X> T_21_19.lc_trk_g2_6
 (26 10)  (1116 314)  (1116 314)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 314)  (1117 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 314)  (1118 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 314)  (1119 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 314)  (1120 314)  routing T_21_19.lc_trk_g3_5 <X> T_21_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 314)  (1122 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 314)  (1126 314)  LC_5 Logic Functioning bit
 (39 10)  (1129 314)  (1129 314)  LC_5 Logic Functioning bit
 (41 10)  (1131 314)  (1131 314)  LC_5 Logic Functioning bit
 (43 10)  (1133 314)  (1133 314)  LC_5 Logic Functioning bit
 (44 10)  (1134 314)  (1134 314)  LC_5 Logic Functioning bit
 (45 10)  (1135 314)  (1135 314)  LC_5 Logic Functioning bit
 (46 10)  (1136 314)  (1136 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (5 11)  (1095 315)  (1095 315)  routing T_21_19.sp4_v_b_3 <X> T_21_19.sp4_v_t_43
 (8 11)  (1098 315)  (1098 315)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_t_42
 (9 11)  (1099 315)  (1099 315)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_t_42
 (11 11)  (1101 315)  (1101 315)  routing T_21_19.sp4_h_r_0 <X> T_21_19.sp4_h_l_45
 (13 11)  (1103 315)  (1103 315)  routing T_21_19.sp4_h_r_0 <X> T_21_19.sp4_h_l_45
 (17 11)  (1107 315)  (1107 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (1112 315)  (1112 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 315)  (1116 315)  routing T_21_19.lc_trk_g0_7 <X> T_21_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 315)  (1119 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 315)  (1122 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1123 315)  (1123 315)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_5
 (35 11)  (1125 315)  (1125 315)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.input_2_5
 (37 11)  (1127 315)  (1127 315)  LC_5 Logic Functioning bit
 (39 11)  (1129 315)  (1129 315)  LC_5 Logic Functioning bit
 (41 11)  (1131 315)  (1131 315)  LC_5 Logic Functioning bit
 (42 11)  (1132 315)  (1132 315)  LC_5 Logic Functioning bit
 (5 12)  (1095 316)  (1095 316)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_9
 (9 12)  (1099 316)  (1099 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (10 12)  (1100 316)  (1100 316)  routing T_21_19.sp4_h_l_42 <X> T_21_19.sp4_h_r_10
 (17 12)  (1107 316)  (1107 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 316)  (1108 316)  routing T_21_19.wire_logic_cluster/lc_1/out <X> T_21_19.lc_trk_g3_1
 (28 12)  (1118 316)  (1118 316)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 316)  (1119 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 316)  (1122 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 316)  (1125 316)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_6
 (36 12)  (1126 316)  (1126 316)  LC_6 Logic Functioning bit
 (38 12)  (1128 316)  (1128 316)  LC_6 Logic Functioning bit
 (39 12)  (1129 316)  (1129 316)  LC_6 Logic Functioning bit
 (41 12)  (1131 316)  (1131 316)  LC_6 Logic Functioning bit
 (42 12)  (1132 316)  (1132 316)  LC_6 Logic Functioning bit
 (43 12)  (1133 316)  (1133 316)  LC_6 Logic Functioning bit
 (44 12)  (1134 316)  (1134 316)  LC_6 Logic Functioning bit
 (45 12)  (1135 316)  (1135 316)  LC_6 Logic Functioning bit
 (47 12)  (1137 316)  (1137 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (4 13)  (1094 317)  (1094 317)  routing T_21_19.sp4_h_l_43 <X> T_21_19.sp4_h_r_9
 (27 13)  (1117 317)  (1117 317)  routing T_21_19.lc_trk_g1_1 <X> T_21_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 317)  (1119 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 317)  (1120 317)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 317)  (1122 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1123 317)  (1123 317)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_6
 (35 13)  (1125 317)  (1125 317)  routing T_21_19.lc_trk_g2_6 <X> T_21_19.input_2_6
 (39 13)  (1129 317)  (1129 317)  LC_6 Logic Functioning bit
 (42 13)  (1132 317)  (1132 317)  LC_6 Logic Functioning bit
 (17 14)  (1107 318)  (1107 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1108 318)  (1108 318)  routing T_21_19.wire_logic_cluster/lc_5/out <X> T_21_19.lc_trk_g3_5
 (22 14)  (1112 318)  (1112 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (1119 318)  (1119 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 318)  (1120 318)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 318)  (1122 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 318)  (1125 318)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_7
 (36 14)  (1126 318)  (1126 318)  LC_7 Logic Functioning bit
 (38 14)  (1128 318)  (1128 318)  LC_7 Logic Functioning bit
 (39 14)  (1129 318)  (1129 318)  LC_7 Logic Functioning bit
 (41 14)  (1131 318)  (1131 318)  LC_7 Logic Functioning bit
 (42 14)  (1132 318)  (1132 318)  LC_7 Logic Functioning bit
 (43 14)  (1133 318)  (1133 318)  LC_7 Logic Functioning bit
 (45 14)  (1135 318)  (1135 318)  LC_7 Logic Functioning bit
 (17 15)  (1107 319)  (1107 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (1111 319)  (1111 319)  routing T_21_19.sp4_r_v_b_47 <X> T_21_19.lc_trk_g3_7
 (26 15)  (1116 319)  (1116 319)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 319)  (1118 319)  routing T_21_19.lc_trk_g2_3 <X> T_21_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 319)  (1119 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 319)  (1120 319)  routing T_21_19.lc_trk_g0_6 <X> T_21_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 319)  (1122 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1123 319)  (1123 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_7
 (35 15)  (1125 319)  (1125 319)  routing T_21_19.lc_trk_g2_7 <X> T_21_19.input_2_7
 (38 15)  (1128 319)  (1128 319)  LC_7 Logic Functioning bit
 (43 15)  (1133 319)  (1133 319)  LC_7 Logic Functioning bit


LogicTile_22_19

 (4 0)  (1148 304)  (1148 304)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_v_b_0
 (16 0)  (1160 304)  (1160 304)  routing T_22_19.sp4_v_b_1 <X> T_22_19.lc_trk_g0_1
 (17 0)  (1161 304)  (1161 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1162 304)  (1162 304)  routing T_22_19.sp4_v_b_1 <X> T_22_19.lc_trk_g0_1
 (26 0)  (1170 304)  (1170 304)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (1173 304)  (1173 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 304)  (1174 304)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 304)  (1176 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 304)  (1177 304)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 304)  (1178 304)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1179 304)  (1179 304)  routing T_22_19.lc_trk_g0_4 <X> T_22_19.input_2_0
 (36 0)  (1180 304)  (1180 304)  LC_0 Logic Functioning bit
 (43 0)  (1187 304)  (1187 304)  LC_0 Logic Functioning bit
 (47 0)  (1191 304)  (1191 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (1197 304)  (1197 304)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (5 1)  (1149 305)  (1149 305)  routing T_22_19.sp4_h_l_37 <X> T_22_19.sp4_v_b_0
 (11 1)  (1155 305)  (1155 305)  routing T_22_19.sp4_h_l_39 <X> T_22_19.sp4_h_r_2
 (15 1)  (1159 305)  (1159 305)  routing T_22_19.sp4_v_t_5 <X> T_22_19.lc_trk_g0_0
 (16 1)  (1160 305)  (1160 305)  routing T_22_19.sp4_v_t_5 <X> T_22_19.lc_trk_g0_0
 (17 1)  (1161 305)  (1161 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (1166 305)  (1166 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1168 305)  (1168 305)  routing T_22_19.top_op_2 <X> T_22_19.lc_trk_g0_2
 (25 1)  (1169 305)  (1169 305)  routing T_22_19.top_op_2 <X> T_22_19.lc_trk_g0_2
 (26 1)  (1170 305)  (1170 305)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 305)  (1172 305)  routing T_22_19.lc_trk_g2_6 <X> T_22_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 305)  (1173 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 305)  (1174 305)  routing T_22_19.lc_trk_g0_7 <X> T_22_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1175 305)  (1175 305)  routing T_22_19.lc_trk_g3_2 <X> T_22_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 305)  (1176 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (1181 305)  (1181 305)  LC_0 Logic Functioning bit
 (40 1)  (1184 305)  (1184 305)  LC_0 Logic Functioning bit
 (42 1)  (1186 305)  (1186 305)  LC_0 Logic Functioning bit
 (53 1)  (1197 305)  (1197 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (16 2)  (1160 306)  (1160 306)  routing T_22_19.sp4_v_b_5 <X> T_22_19.lc_trk_g0_5
 (17 2)  (1161 306)  (1161 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1162 306)  (1162 306)  routing T_22_19.sp4_v_b_5 <X> T_22_19.lc_trk_g0_5
 (22 2)  (1166 306)  (1166 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (16 3)  (1160 307)  (1160 307)  routing T_22_19.sp12_h_r_12 <X> T_22_19.lc_trk_g0_4
 (17 3)  (1161 307)  (1161 307)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (21 3)  (1165 307)  (1165 307)  routing T_22_19.sp4_r_v_b_31 <X> T_22_19.lc_trk_g0_7
 (2 4)  (1146 308)  (1146 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1158 308)  (1158 308)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g1_0
 (15 4)  (1159 308)  (1159 308)  routing T_22_19.bot_op_1 <X> T_22_19.lc_trk_g1_1
 (17 4)  (1161 308)  (1161 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (1166 308)  (1166 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1167 308)  (1167 308)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g1_3
 (24 4)  (1168 308)  (1168 308)  routing T_22_19.sp4_v_b_19 <X> T_22_19.lc_trk_g1_3
 (27 4)  (1171 308)  (1171 308)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 308)  (1173 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 308)  (1175 308)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 308)  (1176 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 308)  (1177 308)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 308)  (1178 308)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 308)  (1179 308)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.input_2_2
 (36 4)  (1180 308)  (1180 308)  LC_2 Logic Functioning bit
 (38 4)  (1182 308)  (1182 308)  LC_2 Logic Functioning bit
 (43 4)  (1187 308)  (1187 308)  LC_2 Logic Functioning bit
 (5 5)  (1149 309)  (1149 309)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_v_b_3
 (14 5)  (1158 309)  (1158 309)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g1_0
 (16 5)  (1160 309)  (1160 309)  routing T_22_19.sp4_v_b_8 <X> T_22_19.lc_trk_g1_0
 (17 5)  (1161 309)  (1161 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1166 309)  (1166 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1167 309)  (1167 309)  routing T_22_19.sp12_h_r_10 <X> T_22_19.lc_trk_g1_2
 (26 5)  (1170 309)  (1170 309)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 309)  (1171 309)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 309)  (1173 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 309)  (1174 309)  routing T_22_19.lc_trk_g1_2 <X> T_22_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 309)  (1175 309)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 309)  (1176 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 309)  (1177 309)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.input_2_2
 (34 5)  (1178 309)  (1178 309)  routing T_22_19.lc_trk_g3_5 <X> T_22_19.input_2_2
 (36 5)  (1180 309)  (1180 309)  LC_2 Logic Functioning bit
 (37 5)  (1181 309)  (1181 309)  LC_2 Logic Functioning bit
 (38 5)  (1182 309)  (1182 309)  LC_2 Logic Functioning bit
 (42 5)  (1186 309)  (1186 309)  LC_2 Logic Functioning bit
 (51 5)  (1195 309)  (1195 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (8 6)  (1152 310)  (1152 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (9 6)  (1153 310)  (1153 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (10 6)  (1154 310)  (1154 310)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_h_l_41
 (17 6)  (1161 310)  (1161 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (1169 310)  (1169 310)  routing T_22_19.sp4_v_t_3 <X> T_22_19.lc_trk_g1_6
 (22 7)  (1166 311)  (1166 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1167 311)  (1167 311)  routing T_22_19.sp4_v_t_3 <X> T_22_19.lc_trk_g1_6
 (25 7)  (1169 311)  (1169 311)  routing T_22_19.sp4_v_t_3 <X> T_22_19.lc_trk_g1_6
 (21 8)  (1165 312)  (1165 312)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g2_3
 (22 8)  (1166 312)  (1166 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1167 312)  (1167 312)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g2_3
 (24 8)  (1168 312)  (1168 312)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g2_3
 (26 8)  (1170 312)  (1170 312)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (1173 312)  (1173 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 312)  (1176 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 312)  (1177 312)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 312)  (1180 312)  LC_4 Logic Functioning bit
 (37 8)  (1181 312)  (1181 312)  LC_4 Logic Functioning bit
 (38 8)  (1182 312)  (1182 312)  LC_4 Logic Functioning bit
 (39 8)  (1183 312)  (1183 312)  LC_4 Logic Functioning bit
 (41 8)  (1185 312)  (1185 312)  LC_4 Logic Functioning bit
 (43 8)  (1187 312)  (1187 312)  LC_4 Logic Functioning bit
 (51 8)  (1195 312)  (1195 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1165 313)  (1165 313)  routing T_22_19.sp4_h_r_43 <X> T_22_19.lc_trk_g2_3
 (27 9)  (1171 313)  (1171 313)  routing T_22_19.lc_trk_g1_5 <X> T_22_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 313)  (1173 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 313)  (1175 313)  routing T_22_19.lc_trk_g2_3 <X> T_22_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1181 313)  (1181 313)  LC_4 Logic Functioning bit
 (39 9)  (1183 313)  (1183 313)  LC_4 Logic Functioning bit
 (25 10)  (1169 314)  (1169 314)  routing T_22_19.sp12_v_b_6 <X> T_22_19.lc_trk_g2_6
 (26 10)  (1170 314)  (1170 314)  routing T_22_19.lc_trk_g0_5 <X> T_22_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (1173 314)  (1173 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 314)  (1176 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 314)  (1178 314)  routing T_22_19.lc_trk_g1_1 <X> T_22_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 314)  (1180 314)  LC_5 Logic Functioning bit
 (37 10)  (1181 314)  (1181 314)  LC_5 Logic Functioning bit
 (38 10)  (1182 314)  (1182 314)  LC_5 Logic Functioning bit
 (39 10)  (1183 314)  (1183 314)  LC_5 Logic Functioning bit
 (40 10)  (1184 314)  (1184 314)  LC_5 Logic Functioning bit
 (41 10)  (1185 314)  (1185 314)  LC_5 Logic Functioning bit
 (51 10)  (1195 314)  (1195 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (1148 315)  (1148 315)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_h_l_43
 (22 11)  (1166 315)  (1166 315)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1168 315)  (1168 315)  routing T_22_19.sp12_v_b_6 <X> T_22_19.lc_trk_g2_6
 (25 11)  (1169 315)  (1169 315)  routing T_22_19.sp12_v_b_6 <X> T_22_19.lc_trk_g2_6
 (29 11)  (1173 315)  (1173 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 315)  (1174 315)  routing T_22_19.lc_trk_g0_2 <X> T_22_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (1176 315)  (1176 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1180 315)  (1180 315)  LC_5 Logic Functioning bit
 (37 11)  (1181 315)  (1181 315)  LC_5 Logic Functioning bit
 (38 11)  (1182 315)  (1182 315)  LC_5 Logic Functioning bit
 (39 11)  (1183 315)  (1183 315)  LC_5 Logic Functioning bit
 (40 11)  (1184 315)  (1184 315)  LC_5 Logic Functioning bit
 (41 11)  (1185 315)  (1185 315)  LC_5 Logic Functioning bit
 (42 11)  (1186 315)  (1186 315)  LC_5 Logic Functioning bit
 (21 12)  (1165 316)  (1165 316)  routing T_22_19.sp4_v_t_14 <X> T_22_19.lc_trk_g3_3
 (22 12)  (1166 316)  (1166 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1167 316)  (1167 316)  routing T_22_19.sp4_v_t_14 <X> T_22_19.lc_trk_g3_3
 (27 12)  (1171 316)  (1171 316)  routing T_22_19.lc_trk_g1_0 <X> T_22_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 316)  (1173 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 316)  (1175 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 316)  (1176 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 316)  (1178 316)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 316)  (1180 316)  LC_6 Logic Functioning bit
 (37 12)  (1181 316)  (1181 316)  LC_6 Logic Functioning bit
 (43 12)  (1187 316)  (1187 316)  LC_6 Logic Functioning bit
 (50 12)  (1194 316)  (1194 316)  Cascade bit: LH_LC06_inmux02_5

 (9 13)  (1153 317)  (1153 317)  routing T_22_19.sp4_v_t_47 <X> T_22_19.sp4_v_b_10
 (22 13)  (1166 317)  (1166 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1170 317)  (1170 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 317)  (1171 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 317)  (1172 317)  routing T_22_19.lc_trk_g3_3 <X> T_22_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 317)  (1173 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 317)  (1175 317)  routing T_22_19.lc_trk_g1_6 <X> T_22_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 317)  (1180 317)  LC_6 Logic Functioning bit
 (37 13)  (1181 317)  (1181 317)  LC_6 Logic Functioning bit
 (42 13)  (1186 317)  (1186 317)  LC_6 Logic Functioning bit
 (43 13)  (1187 317)  (1187 317)  LC_6 Logic Functioning bit
 (4 14)  (1148 318)  (1148 318)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_v_t_44
 (6 14)  (1150 318)  (1150 318)  routing T_22_19.sp4_v_b_1 <X> T_22_19.sp4_v_t_44
 (15 14)  (1159 318)  (1159 318)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g3_5
 (16 14)  (1160 318)  (1160 318)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g3_5
 (17 14)  (1161 318)  (1161 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (1170 318)  (1170 318)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 318)  (1173 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 318)  (1176 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 318)  (1178 318)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 318)  (1180 318)  LC_7 Logic Functioning bit
 (37 14)  (1181 318)  (1181 318)  LC_7 Logic Functioning bit
 (43 14)  (1187 318)  (1187 318)  LC_7 Logic Functioning bit
 (50 14)  (1194 318)  (1194 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (1196 318)  (1196 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (1155 319)  (1155 319)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_h_l_46
 (13 15)  (1157 319)  (1157 319)  routing T_22_19.sp4_h_r_3 <X> T_22_19.sp4_h_l_46
 (18 15)  (1162 319)  (1162 319)  routing T_22_19.sp4_h_l_16 <X> T_22_19.lc_trk_g3_5
 (22 15)  (1166 319)  (1166 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1170 319)  (1170 319)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 319)  (1171 319)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 319)  (1172 319)  routing T_22_19.lc_trk_g3_6 <X> T_22_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 319)  (1173 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 319)  (1175 319)  routing T_22_19.lc_trk_g1_3 <X> T_22_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 319)  (1180 319)  LC_7 Logic Functioning bit
 (42 15)  (1186 319)  (1186 319)  LC_7 Logic Functioning bit
 (43 15)  (1187 319)  (1187 319)  LC_7 Logic Functioning bit


LogicTile_23_19

 (25 0)  (1223 304)  (1223 304)  routing T_23_19.sp4_v_b_2 <X> T_23_19.lc_trk_g0_2
 (28 0)  (1226 304)  (1226 304)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 304)  (1228 304)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 304)  (1232 304)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 304)  (1235 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (51 0)  (1249 304)  (1249 304)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (1220 305)  (1220 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1221 305)  (1221 305)  routing T_23_19.sp4_v_b_2 <X> T_23_19.lc_trk_g0_2
 (30 1)  (1228 305)  (1228 305)  routing T_23_19.lc_trk_g2_7 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 305)  (1229 305)  routing T_23_19.lc_trk_g1_2 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (1235 305)  (1235 305)  LC_0 Logic Functioning bit
 (39 1)  (1237 305)  (1237 305)  LC_0 Logic Functioning bit
 (0 2)  (1198 306)  (1198 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 306)  (1199 306)  routing T_23_19.glb_netwk_6 <X> T_23_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 306)  (1200 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1219 306)  (1219 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (22 2)  (1220 306)  (1220 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1221 306)  (1221 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (24 2)  (1222 306)  (1222 306)  routing T_23_19.sp4_h_l_2 <X> T_23_19.lc_trk_g0_7
 (9 3)  (1207 307)  (1207 307)  routing T_23_19.sp4_v_b_1 <X> T_23_19.sp4_v_t_36
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 307)  (1221 307)  routing T_23_19.sp4_v_b_22 <X> T_23_19.lc_trk_g0_6
 (24 3)  (1222 307)  (1222 307)  routing T_23_19.sp4_v_b_22 <X> T_23_19.lc_trk_g0_6
 (14 4)  (1212 308)  (1212 308)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (16 5)  (1214 309)  (1214 309)  routing T_23_19.sp4_v_b_0 <X> T_23_19.lc_trk_g1_0
 (17 5)  (1215 309)  (1215 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1220 309)  (1220 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1221 309)  (1221 309)  routing T_23_19.sp4_v_b_18 <X> T_23_19.lc_trk_g1_2
 (24 5)  (1222 309)  (1222 309)  routing T_23_19.sp4_v_b_18 <X> T_23_19.lc_trk_g1_2
 (2 6)  (1200 310)  (1200 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (4 6)  (1202 310)  (1202 310)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_v_t_38
 (6 6)  (1204 310)  (1204 310)  routing T_23_19.sp4_v_b_7 <X> T_23_19.sp4_v_t_38
 (25 6)  (1223 310)  (1223 310)  routing T_23_19.wire_logic_cluster/lc_6/out <X> T_23_19.lc_trk_g1_6
 (22 7)  (1220 311)  (1220 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (2 8)  (1200 312)  (1200 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (2 10)  (1200 314)  (1200 314)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (12 10)  (1210 314)  (1210 314)  routing T_23_19.sp4_v_b_8 <X> T_23_19.sp4_h_l_45
 (22 10)  (1220 314)  (1220 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1221 314)  (1221 314)  routing T_23_19.sp12_v_t_12 <X> T_23_19.lc_trk_g2_7
 (4 11)  (1202 315)  (1202 315)  routing T_23_19.sp4_v_b_1 <X> T_23_19.sp4_h_l_43
 (11 12)  (1209 316)  (1209 316)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_b_11
 (13 12)  (1211 316)  (1211 316)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_b_11
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (1225 316)  (1225 316)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 316)  (1227 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 316)  (1228 316)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 316)  (1229 316)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 316)  (1230 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 316)  (1233 316)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_6
 (36 12)  (1234 316)  (1234 316)  LC_6 Logic Functioning bit
 (41 12)  (1239 316)  (1239 316)  LC_6 Logic Functioning bit
 (43 12)  (1241 316)  (1241 316)  LC_6 Logic Functioning bit
 (45 12)  (1243 316)  (1243 316)  LC_6 Logic Functioning bit
 (51 12)  (1249 316)  (1249 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (12 13)  (1210 317)  (1210 317)  routing T_23_19.sp4_h_l_40 <X> T_23_19.sp4_v_b_11
 (26 13)  (1224 317)  (1224 317)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 317)  (1225 317)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 317)  (1226 317)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 317)  (1227 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 317)  (1228 317)  routing T_23_19.lc_trk_g1_6 <X> T_23_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 317)  (1229 317)  routing T_23_19.lc_trk_g0_7 <X> T_23_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 317)  (1230 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (1231 317)  (1231 317)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_6
 (34 13)  (1232 317)  (1232 317)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.input_2_6
 (36 13)  (1234 317)  (1234 317)  LC_6 Logic Functioning bit
 (37 13)  (1235 317)  (1235 317)  LC_6 Logic Functioning bit
 (38 13)  (1236 317)  (1236 317)  LC_6 Logic Functioning bit
 (41 13)  (1239 317)  (1239 317)  LC_6 Logic Functioning bit
 (43 13)  (1241 317)  (1241 317)  LC_6 Logic Functioning bit
 (15 14)  (1213 318)  (1213 318)  routing T_23_19.sp4_v_t_32 <X> T_23_19.lc_trk_g3_5
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp4_v_t_32 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 318)  (1229 318)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (37 14)  (1235 318)  (1235 318)  LC_7 Logic Functioning bit
 (38 14)  (1236 318)  (1236 318)  LC_7 Logic Functioning bit
 (39 14)  (1237 318)  (1237 318)  LC_7 Logic Functioning bit
 (40 14)  (1238 318)  (1238 318)  LC_7 Logic Functioning bit
 (41 14)  (1239 318)  (1239 318)  LC_7 Logic Functioning bit
 (42 14)  (1240 318)  (1240 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (27 15)  (1225 319)  (1225 319)  routing T_23_19.lc_trk_g1_0 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 319)  (1227 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 319)  (1228 319)  routing T_23_19.lc_trk_g0_2 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 319)  (1229 319)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 319)  (1234 319)  LC_7 Logic Functioning bit
 (38 15)  (1236 319)  (1236 319)  LC_7 Logic Functioning bit
 (40 15)  (1238 319)  (1238 319)  LC_7 Logic Functioning bit
 (41 15)  (1239 319)  (1239 319)  LC_7 Logic Functioning bit
 (42 15)  (1240 319)  (1240 319)  LC_7 Logic Functioning bit
 (43 15)  (1241 319)  (1241 319)  LC_7 Logic Functioning bit
 (46 15)  (1244 319)  (1244 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (1251 319)  (1251 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_19

 (12 0)  (1264 304)  (1264 304)  routing T_24_19.sp4_v_t_39 <X> T_24_19.sp4_h_r_2
 (22 0)  (1274 304)  (1274 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1275 304)  (1275 304)  routing T_24_19.sp4_v_b_19 <X> T_24_19.lc_trk_g0_3
 (24 0)  (1276 304)  (1276 304)  routing T_24_19.sp4_v_b_19 <X> T_24_19.lc_trk_g0_3
 (0 2)  (1252 306)  (1252 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 306)  (1253 306)  routing T_24_19.glb_netwk_6 <X> T_24_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 306)  (1254 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (1274 309)  (1274 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (1275 309)  (1275 309)  routing T_24_19.sp4_h_r_2 <X> T_24_19.lc_trk_g1_2
 (24 5)  (1276 309)  (1276 309)  routing T_24_19.sp4_h_r_2 <X> T_24_19.lc_trk_g1_2
 (25 5)  (1277 309)  (1277 309)  routing T_24_19.sp4_h_r_2 <X> T_24_19.lc_trk_g1_2
 (11 6)  (1263 310)  (1263 310)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_v_t_40
 (12 7)  (1264 311)  (1264 311)  routing T_24_19.sp4_v_b_2 <X> T_24_19.sp4_v_t_40
 (11 8)  (1263 312)  (1263 312)  routing T_24_19.sp4_h_l_39 <X> T_24_19.sp4_v_b_8
 (13 8)  (1265 312)  (1265 312)  routing T_24_19.sp4_h_l_39 <X> T_24_19.sp4_v_b_8
 (12 9)  (1264 313)  (1264 313)  routing T_24_19.sp4_h_l_39 <X> T_24_19.sp4_v_b_8
 (22 9)  (1274 313)  (1274 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 313)  (1275 313)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g2_2
 (24 9)  (1276 313)  (1276 313)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g2_2
 (25 9)  (1277 313)  (1277 313)  routing T_24_19.sp4_h_l_15 <X> T_24_19.lc_trk_g2_2
 (9 10)  (1261 314)  (1261 314)  routing T_24_19.sp4_v_b_7 <X> T_24_19.sp4_h_l_42
 (27 10)  (1279 314)  (1279 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 314)  (1280 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 314)  (1281 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 314)  (1282 314)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 314)  (1284 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 314)  (1285 314)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 314)  (1288 314)  LC_5 Logic Functioning bit
 (41 10)  (1293 314)  (1293 314)  LC_5 Logic Functioning bit
 (43 10)  (1295 314)  (1295 314)  LC_5 Logic Functioning bit
 (45 10)  (1297 314)  (1297 314)  LC_5 Logic Functioning bit
 (26 11)  (1278 315)  (1278 315)  routing T_24_19.lc_trk_g0_3 <X> T_24_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 315)  (1281 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 315)  (1283 315)  routing T_24_19.lc_trk_g2_2 <X> T_24_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 315)  (1284 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1286 315)  (1286 315)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.input_2_5
 (35 11)  (1287 315)  (1287 315)  routing T_24_19.lc_trk_g1_2 <X> T_24_19.input_2_5
 (36 11)  (1288 315)  (1288 315)  LC_5 Logic Functioning bit
 (37 11)  (1289 315)  (1289 315)  LC_5 Logic Functioning bit
 (38 11)  (1290 315)  (1290 315)  LC_5 Logic Functioning bit
 (41 11)  (1293 315)  (1293 315)  LC_5 Logic Functioning bit
 (43 11)  (1295 315)  (1295 315)  LC_5 Logic Functioning bit
 (53 11)  (1305 315)  (1305 315)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (1256 316)  (1256 316)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_v_b_9
 (5 13)  (1257 317)  (1257 317)  routing T_24_19.sp4_h_l_44 <X> T_24_19.sp4_v_b_9
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 318)  (1270 318)  routing T_24_19.wire_logic_cluster/lc_5/out <X> T_24_19.lc_trk_g3_5
 (11 15)  (1263 319)  (1263 319)  routing T_24_19.sp4_h_r_3 <X> T_24_19.sp4_h_l_46
 (13 15)  (1265 319)  (1265 319)  routing T_24_19.sp4_h_r_3 <X> T_24_19.sp4_h_l_46


RAM_Tile_25_19

 (4 0)  (1310 304)  (1310 304)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_b_0
 (6 0)  (1312 304)  (1312 304)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_b_0
 (11 0)  (1317 304)  (1317 304)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (13 0)  (1319 304)  (1319 304)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (5 1)  (1311 305)  (1311 305)  routing T_25_19.sp4_h_l_43 <X> T_25_19.sp4_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 305)  (1318 305)  routing T_25_19.sp4_h_l_45 <X> T_25_19.sp4_v_b_2
 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (5 2)  (1311 306)  (1311 306)  routing T_25_19.sp4_v_t_43 <X> T_25_19.sp4_h_l_37
 (6 2)  (1312 306)  (1312 306)  routing T_25_19.sp4_h_l_42 <X> T_25_19.sp4_v_t_37
 (27 2)  (1333 306)  (1333 306)  routing T_25_19.lc_trk_g1_1 <X> T_25_19.wire_bram/ram/WDATA_14
 (29 2)  (1335 306)  (1335 306)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_1 wire_bram/ram/WDATA_14
 (37 2)  (1343 306)  (1343 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_14 sp12_h_l_9
 (4 3)  (1310 307)  (1310 307)  routing T_25_19.sp4_v_t_43 <X> T_25_19.sp4_h_l_37
 (6 3)  (1312 307)  (1312 307)  routing T_25_19.sp4_v_t_43 <X> T_25_19.sp4_h_l_37
 (15 3)  (1321 307)  (1321 307)  routing T_25_19.sp4_v_b_20 <X> T_25_19.lc_trk_g0_4
 (16 3)  (1322 307)  (1322 307)  routing T_25_19.sp4_v_b_20 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_20 lc_trk_g0_4
 (15 4)  (1321 308)  (1321 308)  routing T_25_19.sp12_h_r_1 <X> T_25_19.lc_trk_g1_1
 (17 4)  (1323 308)  (1323 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1324 308)  (1324 308)  routing T_25_19.sp12_h_r_1 <X> T_25_19.lc_trk_g1_1
 (18 5)  (1324 309)  (1324 309)  routing T_25_19.sp12_h_r_1 <X> T_25_19.lc_trk_g1_1
 (17 6)  (1323 310)  (1323 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (1334 310)  (1334 310)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.wire_bram/ram/WDATA_12
 (29 6)  (1335 310)  (1335 310)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_12
 (30 6)  (1336 310)  (1336 310)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.wire_bram/ram/WDATA_12
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (30 7)  (1336 311)  (1336 311)  routing T_25_19.lc_trk_g2_6 <X> T_25_19.wire_bram/ram/WDATA_12
 (41 7)  (1347 311)  (1347 311)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_12 sp4_r_v_b_7
 (27 10)  (1333 314)  (1333 314)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.wire_bram/ram/WDATA_10
 (28 10)  (1334 314)  (1334 314)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.wire_bram/ram/WDATA_10
 (29 10)  (1335 314)  (1335 314)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_7 wire_bram/ram/WDATA_10
 (30 10)  (1336 314)  (1336 314)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.wire_bram/ram/WDATA_10
 (39 10)  (1345 314)  (1345 314)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (22 11)  (1328 315)  (1328 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 315)  (1329 315)  routing T_25_19.sp4_v_b_46 <X> T_25_19.lc_trk_g2_6
 (24 11)  (1330 315)  (1330 315)  routing T_25_19.sp4_v_b_46 <X> T_25_19.lc_trk_g2_6
 (30 11)  (1336 315)  (1336 315)  routing T_25_19.lc_trk_g3_7 <X> T_25_19.wire_bram/ram/WDATA_10
 (4 12)  (1310 316)  (1310 316)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_b_9
 (3 13)  (1309 317)  (1309 317)  routing T_25_19.sp12_h_l_22 <X> T_25_19.sp12_h_r_1
 (5 13)  (1311 317)  (1311 317)  routing T_25_19.sp4_h_l_44 <X> T_25_19.sp4_v_b_9
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (22 14)  (1328 318)  (1328 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (29 14)  (1335 318)  (1335 318)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_8
 (30 14)  (1336 318)  (1336 318)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/WDATA_8
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (8 15)  (1314 319)  (1314 319)  routing T_25_19.sp4_h_l_47 <X> T_25_19.sp4_v_t_47
 (36 15)  (1342 319)  (1342 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_bram/ram/RDATA_8 sp4_h_l_3


LogicTile_26_19

 (4 0)  (1352 304)  (1352 304)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_b_0
 (6 0)  (1354 304)  (1354 304)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_b_0
 (3 1)  (1351 305)  (1351 305)  routing T_26_19.sp12_h_l_23 <X> T_26_19.sp12_v_b_0
 (5 1)  (1353 305)  (1353 305)  routing T_26_19.sp4_h_l_43 <X> T_26_19.sp4_v_b_0
 (4 4)  (1352 308)  (1352 308)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_b_3
 (6 4)  (1354 308)  (1354 308)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_b_3
 (5 5)  (1353 309)  (1353 309)  routing T_26_19.sp4_h_l_44 <X> T_26_19.sp4_v_b_3
 (13 6)  (1361 310)  (1361 310)  routing T_26_19.sp4_v_b_5 <X> T_26_19.sp4_v_t_40
 (12 11)  (1360 315)  (1360 315)  routing T_26_19.sp4_h_l_45 <X> T_26_19.sp4_v_t_45


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g1_5 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (5 12)  (12 300)  (12 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (7 12)  (10 300)  (10 300)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 300)  (9 300)  routing T_0_18.span4_vert_b_13 <X> T_0_18.lc_trk_g1_5
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (16 14)  (1 302)  (1 302)  IOB_1 IO Functioning bit


LogicTile_3_18

 (19 0)  (145 288)  (145 288)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_7_18

 (27 4)  (369 292)  (369 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 292)  (370 292)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 292)  (375 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (41 4)  (383 292)  (383 292)  LC_2 Logic Functioning bit
 (43 4)  (385 292)  (385 292)  LC_2 Logic Functioning bit
 (46 4)  (388 292)  (388 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (393 292)  (393 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (31 5)  (373 293)  (373 293)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (383 293)  (383 293)  LC_2 Logic Functioning bit
 (43 5)  (385 293)  (385 293)  LC_2 Logic Functioning bit
 (48 5)  (390 293)  (390 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (15 13)  (357 301)  (357 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (16 13)  (358 301)  (358 301)  routing T_7_18.sp4_v_t_29 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2
 (24 13)  (366 301)  (366 301)  routing T_7_18.sp4_h_r_34 <X> T_7_18.lc_trk_g3_2


RAM_Tile_8_18

 (3 0)  (399 288)  (399 288)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_b_0
 (3 1)  (399 289)  (399 289)  routing T_8_18.sp12_h_r_0 <X> T_8_18.sp12_v_b_0


LogicTile_9_18

 (21 0)  (459 288)  (459 288)  routing T_9_18.wire_logic_cluster/lc_3/out <X> T_9_18.lc_trk_g0_3
 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g1_0 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (41 0)  (479 288)  (479 288)  LC_0 Logic Functioning bit
 (43 0)  (481 288)  (481 288)  LC_0 Logic Functioning bit
 (45 0)  (483 288)  (483 288)  LC_0 Logic Functioning bit
 (48 0)  (486 288)  (486 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (15 1)  (453 289)  (453 289)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g0_0
 (16 1)  (454 289)  (454 289)  routing T_9_18.sp4_v_t_5 <X> T_9_18.lc_trk_g0_0
 (17 1)  (455 289)  (455 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 289)  (463 289)  routing T_9_18.sp4_r_v_b_33 <X> T_9_18.lc_trk_g0_2
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 289)  (469 289)  routing T_9_18.lc_trk_g3_2 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 289)  (470 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (471 289)  (471 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (34 1)  (472 289)  (472 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (35 1)  (473 289)  (473 289)  routing T_9_18.lc_trk_g3_3 <X> T_9_18.input_2_0
 (36 1)  (474 289)  (474 289)  LC_0 Logic Functioning bit
 (37 1)  (475 289)  (475 289)  LC_0 Logic Functioning bit
 (38 1)  (476 289)  (476 289)  LC_0 Logic Functioning bit
 (41 1)  (479 289)  (479 289)  LC_0 Logic Functioning bit
 (43 1)  (481 289)  (481 289)  LC_0 Logic Functioning bit
 (0 2)  (438 290)  (438 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (1 2)  (439 290)  (439 290)  routing T_9_18.glb_netwk_6 <X> T_9_18.wire_logic_cluster/lc_7/clk
 (2 2)  (440 290)  (440 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 290)  (452 290)  routing T_9_18.wire_logic_cluster/lc_4/out <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (452 292)  (452 292)  routing T_9_18.wire_logic_cluster/lc_0/out <X> T_9_18.lc_trk_g1_0
 (25 4)  (463 292)  (463 292)  routing T_9_18.wire_logic_cluster/lc_2/out <X> T_9_18.lc_trk_g1_2
 (26 4)  (464 292)  (464 292)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 292)  (465 292)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 292)  (467 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 292)  (470 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 292)  (473 292)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_2
 (36 4)  (474 292)  (474 292)  LC_2 Logic Functioning bit
 (38 4)  (476 292)  (476 292)  LC_2 Logic Functioning bit
 (41 4)  (479 292)  (479 292)  LC_2 Logic Functioning bit
 (45 4)  (483 292)  (483 292)  LC_2 Logic Functioning bit
 (17 5)  (455 293)  (455 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (460 293)  (460 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (464 293)  (464 293)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 293)  (465 293)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 293)  (466 293)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 293)  (467 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 293)  (468 293)  routing T_9_18.lc_trk_g1_2 <X> T_9_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 293)  (469 293)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 293)  (470 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (471 293)  (471 293)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_2
 (35 5)  (473 293)  (473 293)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.input_2_2
 (36 5)  (474 293)  (474 293)  LC_2 Logic Functioning bit
 (37 5)  (475 293)  (475 293)  LC_2 Logic Functioning bit
 (38 5)  (476 293)  (476 293)  LC_2 Logic Functioning bit
 (41 5)  (479 293)  (479 293)  LC_2 Logic Functioning bit
 (43 5)  (481 293)  (481 293)  LC_2 Logic Functioning bit
 (48 5)  (486 293)  (486 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (463 294)  (463 294)  routing T_9_18.wire_logic_cluster/lc_6/out <X> T_9_18.lc_trk_g1_6
 (26 6)  (464 294)  (464 294)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 294)  (471 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (42 6)  (480 294)  (480 294)  LC_3 Logic Functioning bit
 (43 6)  (481 294)  (481 294)  LC_3 Logic Functioning bit
 (45 6)  (483 294)  (483 294)  LC_3 Logic Functioning bit
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (464 295)  (464 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 295)  (465 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 295)  (466 295)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 295)  (467 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 295)  (468 295)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 295)  (470 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 295)  (473 295)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.input_2_3
 (42 7)  (480 295)  (480 295)  LC_3 Logic Functioning bit
 (43 7)  (481 295)  (481 295)  LC_3 Logic Functioning bit
 (11 8)  (449 296)  (449 296)  routing T_9_18.sp4_h_r_3 <X> T_9_18.sp4_v_b_8
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 296)  (472 296)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_4
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (45 8)  (483 296)  (483 296)  LC_4 Logic Functioning bit
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 297)  (466 297)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 297)  (468 297)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (43 9)  (481 297)  (481 297)  LC_4 Logic Functioning bit
 (51 9)  (489 297)  (489 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (459 298)  (459 298)  routing T_9_18.wire_logic_cluster/lc_7/out <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (463 298)  (463 298)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g2_6
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g2_6
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp12_v_t_6 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (459 300)  (459 300)  routing T_9_18.sp4_h_r_35 <X> T_9_18.lc_trk_g3_3
 (22 12)  (460 300)  (460 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (461 300)  (461 300)  routing T_9_18.sp4_h_r_35 <X> T_9_18.lc_trk_g3_3
 (24 12)  (462 300)  (462 300)  routing T_9_18.sp4_h_r_35 <X> T_9_18.lc_trk_g3_3
 (25 12)  (463 300)  (463 300)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g3_2
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 300)  (465 300)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 300)  (468 300)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 300)  (473 300)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_6
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (45 12)  (483 300)  (483 300)  LC_6 Logic Functioning bit
 (12 13)  (450 301)  (450 301)  routing T_9_18.sp4_h_r_11 <X> T_9_18.sp4_v_b_11
 (22 13)  (460 301)  (460 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (461 301)  (461 301)  routing T_9_18.sp4_v_b_26 <X> T_9_18.lc_trk_g3_2
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 301)  (466 301)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 301)  (468 301)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 301)  (469 301)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 301)  (470 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (37 13)  (475 301)  (475 301)  LC_6 Logic Functioning bit
 (38 13)  (476 301)  (476 301)  LC_6 Logic Functioning bit
 (41 13)  (479 301)  (479 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (48 13)  (486 301)  (486 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (10 14)  (448 302)  (448 302)  routing T_9_18.sp4_v_b_5 <X> T_9_18.sp4_h_l_47
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (463 302)  (463 302)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g3_6
 (26 14)  (464 302)  (464 302)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (467 302)  (467 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 302)  (470 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 302)  (471 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 302)  (472 302)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 302)  (473 302)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (36 14)  (474 302)  (474 302)  LC_7 Logic Functioning bit
 (38 14)  (476 302)  (476 302)  LC_7 Logic Functioning bit
 (42 14)  (480 302)  (480 302)  LC_7 Logic Functioning bit
 (43 14)  (481 302)  (481 302)  LC_7 Logic Functioning bit
 (45 14)  (483 302)  (483 302)  LC_7 Logic Functioning bit
 (21 15)  (459 303)  (459 303)  routing T_9_18.sp4_r_v_b_47 <X> T_9_18.lc_trk_g3_7
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp4_v_b_30 <X> T_9_18.lc_trk_g3_6
 (26 15)  (464 303)  (464 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 303)  (465 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 303)  (466 303)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 303)  (467 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 303)  (470 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (471 303)  (471 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (35 15)  (473 303)  (473 303)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.input_2_7
 (42 15)  (480 303)  (480 303)  LC_7 Logic Functioning bit
 (43 15)  (481 303)  (481 303)  LC_7 Logic Functioning bit
 (48 15)  (486 303)  (486 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_10_18

 (5 0)  (497 288)  (497 288)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_r_0
 (14 0)  (506 288)  (506 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (21 0)  (513 288)  (513 288)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 288)  (515 288)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g0_3
 (24 0)  (516 288)  (516 288)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g0_3
 (26 0)  (518 288)  (518 288)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 288)  (519 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 288)  (522 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 288)  (525 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 288)  (528 288)  LC_0 Logic Functioning bit
 (38 0)  (530 288)  (530 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (45 0)  (537 288)  (537 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (513 289)  (513 289)  routing T_10_18.sp4_h_r_19 <X> T_10_18.lc_trk_g0_3
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 289)  (524 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.wire_logic_cluster/lc_5/out <X> T_10_18.lc_trk_g0_5
 (8 4)  (500 292)  (500 292)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_h_r_4
 (9 4)  (501 292)  (501 292)  routing T_10_18.sp4_v_b_4 <X> T_10_18.sp4_h_r_4
 (21 4)  (513 292)  (513 292)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g1_3
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 292)  (517 292)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g1_2
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (45 4)  (537 292)  (537 292)  LC_2 Logic Functioning bit
 (11 5)  (503 293)  (503 293)  routing T_10_18.sp4_h_l_44 <X> T_10_18.sp4_h_r_5
 (13 5)  (505 293)  (505 293)  routing T_10_18.sp4_h_l_44 <X> T_10_18.sp4_h_r_5
 (22 5)  (514 293)  (514 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 293)  (519 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g1_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (41 5)  (533 293)  (533 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (14 6)  (506 294)  (506 294)  routing T_10_18.wire_logic_cluster/lc_4/out <X> T_10_18.lc_trk_g1_4
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (45 6)  (537 294)  (537 294)  LC_3 Logic Functioning bit
 (51 6)  (543 294)  (543 294)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 295)  (510 295)  routing T_10_18.sp4_r_v_b_29 <X> T_10_18.lc_trk_g1_5
 (26 7)  (518 295)  (518 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 295)  (522 295)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (527 295)  (527 295)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.input_2_3
 (36 7)  (528 295)  (528 295)  LC_3 Logic Functioning bit
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (41 7)  (533 295)  (533 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (48 7)  (540 295)  (540 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (16 8)  (508 296)  (508 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 296)  (519 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 296)  (528 296)  LC_4 Logic Functioning bit
 (41 8)  (533 296)  (533 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (45 8)  (537 296)  (537 296)  LC_4 Logic Functioning bit
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (510 297)  (510 297)  routing T_10_18.sp4_v_b_33 <X> T_10_18.lc_trk_g2_1
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 297)  (519 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 297)  (524 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (525 297)  (525 297)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.input_2_4
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_v_t_16 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 298)  (510 298)  routing T_10_18.sp4_v_t_16 <X> T_10_18.lc_trk_g2_5
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 298)  (522 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g3_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 298)  (527 298)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.input_2_5
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (45 10)  (537 298)  (537 298)  LC_5 Logic Functioning bit
 (46 10)  (538 298)  (538 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (524 299)  (524 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (43 11)  (535 299)  (535 299)  LC_5 Logic Functioning bit
 (4 12)  (496 300)  (496 300)  routing T_10_18.sp4_h_l_44 <X> T_10_18.sp4_v_b_9
 (14 12)  (506 300)  (506 300)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g3_0
 (25 12)  (517 300)  (517 300)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g3_2
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 300)  (519 300)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 300)  (527 300)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (5 13)  (497 301)  (497 301)  routing T_10_18.sp4_h_l_44 <X> T_10_18.sp4_v_b_9
 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_v_t_21 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 301)  (516 301)  routing T_10_18.rgt_op_2 <X> T_10_18.lc_trk_g3_2
 (26 13)  (518 301)  (518 301)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 301)  (519 301)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (525 301)  (525 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (35 13)  (527 301)  (527 301)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.input_2_6
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (43 13)  (535 301)  (535 301)  LC_6 Logic Functioning bit
 (48 13)  (540 301)  (540 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (545 301)  (545 301)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (15 14)  (507 302)  (507 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (16 14)  (508 302)  (508 302)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (17 14)  (509 302)  (509 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (514 302)  (514 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 302)  (523 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (43 14)  (535 302)  (535 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (5 15)  (497 303)  (497 303)  routing T_10_18.sp4_h_l_44 <X> T_10_18.sp4_v_t_44
 (18 15)  (510 303)  (510 303)  routing T_10_18.sp4_h_l_16 <X> T_10_18.lc_trk_g3_5
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g3_7 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_7
 (34 15)  (526 303)  (526 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (41 15)  (533 303)  (533 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit
 (46 15)  (538 303)  (538 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_18

 (14 0)  (560 288)  (560 288)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g0_0
 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (571 288)  (571 288)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g0_2
 (27 0)  (573 288)  (573 288)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (45 0)  (591 288)  (591 288)  LC_0 Logic Functioning bit
 (48 0)  (594 288)  (594 288)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (599 288)  (599 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (15 1)  (561 289)  (561 289)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g0_0
 (16 1)  (562 289)  (562 289)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (568 289)  (568 289)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g1_5 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 290)  (569 290)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g0_7
 (26 2)  (572 290)  (572 290)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 290)  (580 290)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (45 2)  (591 290)  (591 290)  LC_1 Logic Functioning bit
 (48 2)  (594 290)  (594 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (21 3)  (567 291)  (567 291)  routing T_11_18.sp4_h_r_7 <X> T_11_18.lc_trk_g0_7
 (28 3)  (574 291)  (574 291)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (578 291)  (578 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 291)  (579 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (35 3)  (581 291)  (581 291)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.input_2_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (53 3)  (599 291)  (599 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_v_b_5
 (14 4)  (560 292)  (560 292)  routing T_11_18.wire_logic_cluster/lc_0/out <X> T_11_18.lc_trk_g1_0
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 292)  (564 292)  routing T_11_18.wire_logic_cluster/lc_1/out <X> T_11_18.lc_trk_g1_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (43 4)  (589 292)  (589 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (10 5)  (556 293)  (556 293)  routing T_11_18.sp4_h_r_11 <X> T_11_18.sp4_v_b_4
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g0_2 <X> T_11_18.input_2_2
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (43 5)  (589 293)  (589 293)  LC_2 Logic Functioning bit
 (15 6)  (561 294)  (561 294)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g1_5
 (17 6)  (563 294)  (563 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 294)  (564 294)  routing T_11_18.lft_op_5 <X> T_11_18.lc_trk_g1_5
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (45 6)  (591 294)  (591 294)  LC_3 Logic Functioning bit
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 295)  (581 295)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.input_2_3
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_v_b_6
 (10 8)  (556 296)  (556 296)  routing T_11_18.sp4_v_t_39 <X> T_11_18.sp4_h_r_7
 (12 8)  (558 296)  (558 296)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_h_r_8
 (14 8)  (560 296)  (560 296)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g2_0
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (564 296)  (564 296)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.tnr_op_3 <X> T_11_18.lc_trk_g2_3
 (5 9)  (551 297)  (551 297)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_v_b_6
 (10 9)  (556 297)  (556 297)  routing T_11_18.sp4_h_r_2 <X> T_11_18.sp4_v_b_7
 (15 9)  (561 297)  (561 297)  routing T_11_18.rgt_op_0 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (564 297)  (564 297)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g2_1
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (564 298)  (564 298)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g2_5
 (11 12)  (557 300)  (557 300)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_11
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (567 300)  (567 300)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.rgt_op_3 <X> T_11_18.lc_trk_g3_3
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_r_9 <X> T_11_18.sp4_v_b_9
 (10 13)  (556 301)  (556 301)  routing T_11_18.sp4_h_r_5 <X> T_11_18.sp4_v_b_10
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_11
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_r_v_b_41 <X> T_11_18.lc_trk_g3_1
 (12 14)  (558 302)  (558 302)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46
 (11 15)  (557 303)  (557 303)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46


LogicTile_12_18

 (3 0)  (603 288)  (603 288)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_b_0
 (13 0)  (613 288)  (613 288)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_v_b_2
 (14 0)  (614 288)  (614 288)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g0_0
 (21 0)  (621 288)  (621 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 288)  (625 288)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (43 0)  (643 288)  (643 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (46 0)  (646 288)  (646 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (603 289)  (603 289)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_b_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (25 1)  (625 289)  (625 289)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g0_2
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_2 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 290)  (628 290)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (45 2)  (645 290)  (645 290)  LC_1 Logic Functioning bit
 (47 2)  (647 290)  (647 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (651 290)  (651 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp4_r_v_b_30 <X> T_12_18.lc_trk_g0_6
 (27 3)  (627 291)  (627 291)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 291)  (633 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (12 4)  (612 292)  (612 292)  routing T_12_18.sp4_h_l_39 <X> T_12_18.sp4_h_r_5
 (13 4)  (613 292)  (613 292)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_v_b_5
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (25 4)  (625 292)  (625 292)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_2
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (41 4)  (641 292)  (641 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (45 4)  (645 292)  (645 292)  LC_2 Logic Functioning bit
 (52 4)  (652 292)  (652 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (13 5)  (613 293)  (613 293)  routing T_12_18.sp4_h_l_39 <X> T_12_18.sp4_h_r_5
 (15 5)  (615 293)  (615 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (16 5)  (616 293)  (616 293)  routing T_12_18.sp4_v_t_5 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (622 293)  (622 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (623 293)  (623 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (24 5)  (624 293)  (624 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (25 5)  (625 293)  (625 293)  routing T_12_18.sp4_h_l_7 <X> T_12_18.lc_trk_g1_2
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 293)  (633 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.input_2_2
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (12 6)  (612 294)  (612 294)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_l_40
 (14 6)  (614 294)  (614 294)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (16 6)  (616 294)  (616 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.sp4_v_b_5 <X> T_12_18.lc_trk_g1_5
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (45 6)  (645 294)  (645 294)  LC_3 Logic Functioning bit
 (11 7)  (611 295)  (611 295)  routing T_12_18.sp4_v_t_40 <X> T_12_18.sp4_h_l_40
 (14 7)  (614 295)  (614 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (15 7)  (615 295)  (615 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (16 7)  (616 295)  (616 295)  routing T_12_18.sp4_h_l_9 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 295)  (626 295)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (634 295)  (634 295)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (42 7)  (642 295)  (642 295)  LC_3 Logic Functioning bit
 (6 8)  (606 296)  (606 296)  routing T_12_18.sp4_v_t_38 <X> T_12_18.sp4_v_b_6
 (5 9)  (605 297)  (605 297)  routing T_12_18.sp4_v_t_38 <X> T_12_18.sp4_v_b_6
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g2_7
 (14 11)  (614 299)  (614 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (16 11)  (616 299)  (616 299)  routing T_12_18.sp4_h_l_17 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (621 299)  (621 299)  routing T_12_18.tnl_op_7 <X> T_12_18.lc_trk_g2_7
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g3_1
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (41 12)  (641 300)  (641 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (8 13)  (608 301)  (608 301)  routing T_12_18.sp4_h_r_10 <X> T_12_18.sp4_v_b_10
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (15 13)  (615 301)  (615 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_h_r_24 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_6
 (37 13)  (637 301)  (637 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (11 14)  (611 302)  (611 302)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_v_t_46
 (13 14)  (613 302)  (613 302)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_v_t_46
 (15 14)  (615 302)  (615 302)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g3_5
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (21 14)  (621 302)  (621 302)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (12 15)  (612 303)  (612 303)  routing T_12_18.sp4_h_r_5 <X> T_12_18.sp4_v_t_46
 (18 15)  (618 303)  (618 303)  routing T_12_18.sp4_h_l_16 <X> T_12_18.lc_trk_g3_5
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp4_v_t_26 <X> T_12_18.lc_trk_g3_7
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_r_v_b_46 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (3 0)  (657 288)  (657 288)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_b_0
 (14 0)  (668 288)  (668 288)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g0_0
 (17 0)  (671 288)  (671 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 288)  (672 288)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g0_1
 (21 0)  (675 288)  (675 288)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g0_3
 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (52 0)  (706 288)  (706 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (657 289)  (657 289)  routing T_13_18.sp12_h_r_0 <X> T_13_18.sp12_v_b_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (37 1)  (691 289)  (691 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 290)  (668 290)  routing T_13_18.wire_logic_cluster/lc_4/out <X> T_13_18.lc_trk_g0_4
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (47 2)  (701 290)  (701 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 291)  (686 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_2
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (45 4)  (699 292)  (699 292)  LC_2 Logic Functioning bit
 (47 4)  (701 292)  (701 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (21 6)  (675 294)  (675 294)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 294)  (679 294)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 294)  (685 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (37 6)  (691 294)  (691 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (14 7)  (668 295)  (668 295)  routing T_13_18.sp4_r_v_b_28 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (676 295)  (676 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 295)  (678 295)  routing T_13_18.lft_op_6 <X> T_13_18.lc_trk_g1_6
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (689 295)  (689 295)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.input_2_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (53 7)  (707 295)  (707 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (668 296)  (668 296)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 296)  (684 296)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_4
 (36 8)  (690 296)  (690 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (42 8)  (696 296)  (696 296)  LC_4 Logic Functioning bit
 (43 8)  (697 296)  (697 296)  LC_4 Logic Functioning bit
 (45 8)  (699 296)  (699 296)  LC_4 Logic Functioning bit
 (5 9)  (659 297)  (659 297)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_b_6
 (14 9)  (668 297)  (668 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (15 9)  (669 297)  (669 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (16 9)  (670 297)  (670 297)  routing T_13_18.sp4_h_r_40 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g1_6 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (43 9)  (697 297)  (697 297)  LC_4 Logic Functioning bit
 (5 10)  (659 298)  (659 298)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43
 (14 10)  (668 298)  (668 298)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g2_4
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 298)  (672 298)  routing T_13_18.sp4_h_l_24 <X> T_13_18.lc_trk_g2_5
 (4 11)  (658 299)  (658 299)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43
 (6 11)  (660 299)  (660 299)  routing T_13_18.sp4_v_t_37 <X> T_13_18.sp4_h_l_43
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (5 12)  (659 300)  (659 300)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_r_9
 (12 12)  (666 300)  (666 300)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_r_11
 (25 12)  (679 300)  (679 300)  routing T_13_18.wire_logic_cluster/lc_2/out <X> T_13_18.lc_trk_g3_2
 (6 13)  (660 301)  (660 301)  routing T_13_18.sp4_v_b_9 <X> T_13_18.sp4_h_r_9
 (14 13)  (668 301)  (668 301)  routing T_13_18.tnl_op_0 <X> T_13_18.lc_trk_g3_0
 (15 13)  (669 301)  (669 301)  routing T_13_18.tnl_op_0 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (12 14)  (666 302)  (666 302)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_l_46
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 302)  (684 302)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (47 14)  (701 302)  (701 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (665 303)  (665 303)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_l_46
 (21 15)  (675 303)  (675 303)  routing T_13_18.sp4_h_r_31 <X> T_13_18.lc_trk_g3_7
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_v_b_46 <X> T_13_18.lc_trk_g3_6
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 303)  (686 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (687 303)  (687 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (34 15)  (688 303)  (688 303)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.input_2_7
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (37 15)  (691 303)  (691 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit
 (43 15)  (697 303)  (697 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (14 0)  (722 288)  (722 288)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (15 1)  (723 289)  (723 289)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (16 1)  (724 289)  (724 289)  routing T_14_18.sp4_h_r_8 <X> T_14_18.lc_trk_g0_0
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (731 290)  (731 290)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.sp4_v_b_23 <X> T_14_18.lc_trk_g0_7
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_1
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (16 3)  (724 291)  (724 291)  routing T_14_18.sp4_h_r_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (48 3)  (756 291)  (756 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 292)  (723 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (16 4)  (724 292)  (724 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (729 292)  (729 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 292)  (731 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (24 4)  (732 292)  (732 292)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (25 4)  (733 292)  (733 292)  routing T_14_18.sp12_h_r_2 <X> T_14_18.lc_trk_g1_2
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (13 5)  (721 293)  (721 293)  routing T_14_18.sp4_v_t_37 <X> T_14_18.sp4_h_r_5
 (21 5)  (729 293)  (729 293)  routing T_14_18.sp4_h_r_19 <X> T_14_18.lc_trk_g1_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.sp12_h_r_2 <X> T_14_18.lc_trk_g1_2
 (25 5)  (733 293)  (733 293)  routing T_14_18.sp12_h_r_2 <X> T_14_18.lc_trk_g1_2
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 293)  (744 293)  LC_2 Logic Functioning bit
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g1_5
 (18 7)  (726 295)  (726 295)  routing T_14_18.bnr_op_5 <X> T_14_18.lc_trk_g1_5
 (22 7)  (730 295)  (730 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 295)  (731 295)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g1_6
 (24 7)  (732 295)  (732 295)  routing T_14_18.sp4_v_b_22 <X> T_14_18.lc_trk_g1_6
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (729 298)  (729 298)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g2_7
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 298)  (744 298)  LC_5 Logic Functioning bit
 (37 10)  (745 298)  (745 298)  LC_5 Logic Functioning bit
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (743 299)  (743 299)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.input_2_5
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_r_v_b_40 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g3_1
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 301)  (731 301)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.sp4_v_b_42 <X> T_14_18.lc_trk_g3_2
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 301)  (738 301)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (38 13)  (746 301)  (746 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (47 14)  (755 302)  (755 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (758 302)  (758 302)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 303)  (723 303)  routing T_14_18.tnr_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit
 (53 15)  (761 303)  (761 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_15_18

 (6 0)  (768 288)  (768 288)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_v_b_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g3_0 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (43 0)  (805 288)  (805 288)  LC_0 Logic Functioning bit
 (5 1)  (767 289)  (767 289)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_v_b_0
 (13 1)  (775 289)  (775 289)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_r_2
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 289)  (790 289)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_0
 (36 1)  (798 289)  (798 289)  LC_0 Logic Functioning bit
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g0_5
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (25 2)  (787 290)  (787 290)  routing T_15_18.sp12_h_l_5 <X> T_15_18.lc_trk_g0_6
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (50 2)  (812 290)  (812 290)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (773 291)  (773 291)  routing T_15_18.sp4_h_r_6 <X> T_15_18.sp4_h_l_39
 (13 3)  (775 291)  (775 291)  routing T_15_18.sp4_h_r_6 <X> T_15_18.sp4_h_l_39
 (18 3)  (780 291)  (780 291)  routing T_15_18.sp12_h_r_5 <X> T_15_18.lc_trk_g0_5
 (21 3)  (783 291)  (783 291)  routing T_15_18.sp4_h_r_7 <X> T_15_18.lc_trk_g0_7
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.sp12_h_l_5 <X> T_15_18.lc_trk_g0_6
 (25 3)  (787 291)  (787 291)  routing T_15_18.sp12_h_l_5 <X> T_15_18.lc_trk_g0_6
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (777 292)  (777 292)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (16 4)  (778 292)  (778 292)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (17 4)  (779 292)  (779 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 292)  (795 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (50 4)  (812 292)  (812 292)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (18 5)  (780 293)  (780 293)  routing T_15_18.sp4_h_r_1 <X> T_15_18.lc_trk_g1_1
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_1 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 293)  (793 293)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (15 6)  (777 294)  (777 294)  routing T_15_18.bot_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (6 7)  (768 295)  (768 295)  routing T_15_18.sp4_h_r_3 <X> T_15_18.sp4_h_l_38
 (19 7)  (781 295)  (781 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (6 8)  (768 296)  (768 296)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_v_b_6
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_v_t_45 <X> T_15_18.sp4_v_b_8
 (14 8)  (776 296)  (776 296)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (25 8)  (787 296)  (787 296)  routing T_15_18.wire_logic_cluster/lc_2/out <X> T_15_18.lc_trk_g2_2
 (5 9)  (767 297)  (767 297)  routing T_15_18.sp4_v_t_38 <X> T_15_18.sp4_v_b_6
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 298)  (790 298)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (795 299)  (795 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_5
 (34 11)  (796 299)  (796 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_5
 (35 11)  (797 299)  (797 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.input_2_5
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (3 12)  (765 300)  (765 300)  routing T_15_18.sp12_v_b_1 <X> T_15_18.sp12_h_r_1
 (4 12)  (766 300)  (766 300)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_v_b_9
 (6 12)  (768 300)  (768 300)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_v_b_9
 (14 12)  (776 300)  (776 300)  routing T_15_18.sp4_v_t_21 <X> T_15_18.lc_trk_g3_0
 (15 12)  (777 300)  (777 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (16 12)  (778 300)  (778 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (25 12)  (787 300)  (787 300)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 300)  (795 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 300)  (796 300)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (38 12)  (800 300)  (800 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (42 12)  (804 300)  (804 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (50 12)  (812 300)  (812 300)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (765 301)  (765 301)  routing T_15_18.sp12_v_b_1 <X> T_15_18.sp12_h_r_1
 (5 13)  (767 301)  (767 301)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_v_b_9
 (14 13)  (776 301)  (776 301)  routing T_15_18.sp4_v_t_21 <X> T_15_18.lc_trk_g3_0
 (16 13)  (778 301)  (778 301)  routing T_15_18.sp4_v_t_21 <X> T_15_18.lc_trk_g3_0
 (17 13)  (779 301)  (779 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (780 301)  (780 301)  routing T_15_18.sp4_h_r_41 <X> T_15_18.lc_trk_g3_1
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 301)  (785 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (24 13)  (786 301)  (786 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.sp4_h_r_42 <X> T_15_18.lc_trk_g3_2
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 301)  (789 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (41 13)  (803 301)  (803 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (47 13)  (809 301)  (809 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (810 301)  (810 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (767 302)  (767 302)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_l_44
 (12 14)  (774 302)  (774 302)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (14 14)  (776 302)  (776 302)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g3_4
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_v_t_32 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_v_t_32 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (6 15)  (768 303)  (768 303)  routing T_15_18.sp4_v_t_44 <X> T_15_18.sp4_h_l_44
 (11 15)  (773 303)  (773 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (13 15)  (775 303)  (775 303)  routing T_15_18.sp4_v_t_40 <X> T_15_18.sp4_h_l_46
 (15 15)  (777 303)  (777 303)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g3_4
 (16 15)  (778 303)  (778 303)  routing T_15_18.sp4_h_r_36 <X> T_15_18.lc_trk_g3_4
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 303)  (787 303)  routing T_15_18.sp4_r_v_b_46 <X> T_15_18.lc_trk_g3_6


LogicTile_16_18

 (4 0)  (820 288)  (820 288)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_0
 (15 0)  (831 288)  (831 288)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 288)  (852 288)  LC_0 Logic Functioning bit
 (37 0)  (853 288)  (853 288)  LC_0 Logic Functioning bit
 (38 0)  (854 288)  (854 288)  LC_0 Logic Functioning bit
 (42 0)  (858 288)  (858 288)  LC_0 Logic Functioning bit
 (43 0)  (859 288)  (859 288)  LC_0 Logic Functioning bit
 (45 0)  (861 288)  (861 288)  LC_0 Logic Functioning bit
 (47 0)  (863 288)  (863 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (821 289)  (821 289)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_v_b_0
 (12 1)  (828 289)  (828 289)  routing T_16_18.sp4_h_r_2 <X> T_16_18.sp4_v_b_2
 (14 1)  (830 289)  (830 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (15 1)  (831 289)  (831 289)  routing T_16_18.top_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (834 289)  (834 289)  routing T_16_18.top_op_1 <X> T_16_18.lc_trk_g0_1
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (839 289)  (839 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (24 1)  (840 289)  (840 289)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g0_2
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 289)  (847 289)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.input_2_0
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (42 1)  (858 289)  (858 289)  LC_0 Logic Functioning bit
 (43 1)  (859 289)  (859 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 290)  (820 290)  routing T_16_18.sp4_h_r_0 <X> T_16_18.sp4_v_t_37
 (8 2)  (824 290)  (824 290)  routing T_16_18.sp4_h_r_1 <X> T_16_18.sp4_h_l_36
 (14 2)  (830 290)  (830 290)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g0_4
 (25 2)  (841 290)  (841 290)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 290)  (847 290)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 290)  (850 290)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 290)  (852 290)  LC_1 Logic Functioning bit
 (37 2)  (853 290)  (853 290)  LC_1 Logic Functioning bit
 (38 2)  (854 290)  (854 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (43 2)  (859 290)  (859 290)  LC_1 Logic Functioning bit
 (45 2)  (861 290)  (861 290)  LC_1 Logic Functioning bit
 (53 2)  (869 290)  (869 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (820 291)  (820 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (5 3)  (821 291)  (821 291)  routing T_16_18.sp4_h_r_0 <X> T_16_18.sp4_v_t_37
 (6 3)  (822 291)  (822 291)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_37
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 291)  (839 291)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.sp4_h_r_14 <X> T_16_18.lc_trk_g0_6
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 291)  (848 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 291)  (849 291)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_1
 (36 3)  (852 291)  (852 291)  LC_1 Logic Functioning bit
 (42 3)  (858 291)  (858 291)  LC_1 Logic Functioning bit
 (43 3)  (859 291)  (859 291)  LC_1 Logic Functioning bit
 (4 4)  (820 292)  (820 292)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (6 4)  (822 292)  (822 292)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (12 4)  (828 292)  (828 292)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_h_r_5
 (17 4)  (833 292)  (833 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 292)  (843 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_2
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (45 4)  (861 292)  (861 292)  LC_2 Logic Functioning bit
 (48 4)  (864 292)  (864 292)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (5 5)  (821 293)  (821 293)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (11 5)  (827 293)  (827 293)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_h_r_5
 (13 5)  (829 293)  (829 293)  routing T_16_18.sp4_v_b_11 <X> T_16_18.sp4_h_r_5
 (18 5)  (834 293)  (834 293)  routing T_16_18.sp4_r_v_b_25 <X> T_16_18.lc_trk_g1_1
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.sp4_v_b_18 <X> T_16_18.lc_trk_g1_2
 (26 5)  (842 293)  (842 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 293)  (843 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 293)  (847 293)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 293)  (849 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_2
 (34 5)  (850 293)  (850 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_2
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (37 5)  (853 293)  (853 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (53 5)  (869 293)  (869 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 6)  (819 294)  (819 294)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (8 6)  (824 294)  (824 294)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_l_41
 (9 6)  (825 294)  (825 294)  routing T_16_18.sp4_v_t_41 <X> T_16_18.sp4_h_l_41
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (834 294)  (834 294)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g1_5
 (21 6)  (837 294)  (837 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_h_l_2 <X> T_16_18.lc_trk_g1_7
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (43 6)  (859 294)  (859 294)  LC_3 Logic Functioning bit
 (3 7)  (819 295)  (819 295)  routing T_16_18.sp12_h_r_0 <X> T_16_18.sp12_v_t_23
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (3 8)  (819 296)  (819 296)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_b_1
 (14 8)  (830 296)  (830 296)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g2_0
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g2_1
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (839 296)  (839 296)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g2_3
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.input_2_4
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (42 8)  (858 296)  (858 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (51 8)  (867 296)  (867 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (3 9)  (819 297)  (819 297)  routing T_16_18.sp12_h_r_1 <X> T_16_18.sp12_v_b_1
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (48 9)  (864 297)  (864 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (9 10)  (825 298)  (825 298)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_42
 (10 10)  (826 298)  (826 298)  routing T_16_18.sp4_h_r_4 <X> T_16_18.sp4_h_l_42
 (14 10)  (830 298)  (830 298)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (16 10)  (832 298)  (832 298)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.sp4_v_t_16 <X> T_16_18.lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 298)  (850 298)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 298)  (851 298)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (43 10)  (859 298)  (859 298)  LC_5 Logic Functioning bit
 (45 10)  (861 298)  (861 298)  LC_5 Logic Functioning bit
 (53 10)  (869 298)  (869 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (15 11)  (831 299)  (831 299)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (837 299)  (837 299)  routing T_16_18.bnl_op_7 <X> T_16_18.lc_trk_g2_7
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 299)  (839 299)  routing T_16_18.sp4_v_b_46 <X> T_16_18.lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.sp4_v_b_46 <X> T_16_18.lc_trk_g2_6
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 299)  (844 299)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.input_2_5
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_v_b_9
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.wire_logic_cluster/lc_2/out <X> T_16_18.lc_trk_g3_2
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 300)  (846 300)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (48 12)  (864 300)  (864 300)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (5 13)  (821 301)  (821 301)  routing T_16_18.sp4_v_t_43 <X> T_16_18.sp4_v_b_9
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp4_h_r_27 <X> T_16_18.lc_trk_g3_3
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.input_2_6
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (9 14)  (825 302)  (825 302)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_h_l_47
 (10 14)  (826 302)  (826 302)  routing T_16_18.sp4_h_r_7 <X> T_16_18.sp4_h_l_47
 (21 14)  (837 302)  (837 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.wire_logic_cluster/lc_6/out <X> T_16_18.lc_trk_g3_6
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (53 14)  (869 302)  (869 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (14 15)  (830 303)  (830 303)  routing T_16_18.sp4_r_v_b_44 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (842 303)  (842 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 303)  (848 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 303)  (849 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (35 15)  (851 303)  (851 303)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.input_2_7
 (37 15)  (853 303)  (853 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (46 15)  (862 303)  (862 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_18

 (0 0)  (874 288)  (874 288)  Negative Clock bit

 (5 0)  (879 288)  (879 288)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_h_r_0
 (6 0)  (880 288)  (880 288)  routing T_17_18.sp4_h_r_7 <X> T_17_18.sp4_v_b_0
 (8 0)  (882 288)  (882 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (9 0)  (883 288)  (883 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (10 0)  (884 288)  (884 288)  routing T_17_18.sp4_v_b_7 <X> T_17_18.sp4_h_r_1
 (12 0)  (886 288)  (886 288)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 288)  (915 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (53 0)  (927 288)  (927 288)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (4 1)  (878 289)  (878 289)  routing T_17_18.sp4_h_l_44 <X> T_17_18.sp4_h_r_0
 (13 1)  (887 289)  (887 289)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_h_r_2
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (897 289)  (897 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.sp4_v_b_18 <X> T_17_18.lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 289)  (902 289)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g1_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (48 1)  (922 289)  (922 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (925 289)  (925 289)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 290)  (888 290)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g0_4
 (22 2)  (896 290)  (896 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (898 290)  (898 290)  routing T_17_18.top_op_7 <X> T_17_18.lc_trk_g0_7
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g2_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (895 291)  (895 291)  routing T_17_18.top_op_7 <X> T_17_18.lc_trk_g0_7
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 291)  (910 291)  LC_1 Logic Functioning bit
 (38 3)  (912 291)  (912 291)  LC_1 Logic Functioning bit
 (51 3)  (925 291)  (925 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 292)  (905 292)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 292)  (910 292)  LC_2 Logic Functioning bit
 (38 4)  (912 292)  (912 292)  LC_2 Logic Functioning bit
 (14 5)  (888 293)  (888 293)  routing T_17_18.top_op_0 <X> T_17_18.lc_trk_g1_0
 (15 5)  (889 293)  (889 293)  routing T_17_18.top_op_0 <X> T_17_18.lc_trk_g1_0
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (31 5)  (905 293)  (905 293)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 293)  (910 293)  LC_2 Logic Functioning bit
 (38 5)  (912 293)  (912 293)  LC_2 Logic Functioning bit
 (21 6)  (895 294)  (895 294)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (898 294)  (898 294)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (25 6)  (899 294)  (899 294)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g1_6
 (26 6)  (900 294)  (900 294)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (50 6)  (924 294)  (924 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (888 295)  (888 295)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g1_4
 (15 7)  (889 295)  (889 295)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (895 295)  (895 295)  routing T_17_18.sp12_h_l_4 <X> T_17_18.lc_trk_g1_7
 (22 7)  (896 295)  (896 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (897 295)  (897 295)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g1_6
 (24 7)  (898 295)  (898 295)  routing T_17_18.sp4_h_r_14 <X> T_17_18.lc_trk_g1_6
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 295)  (910 295)  LC_3 Logic Functioning bit
 (37 7)  (911 295)  (911 295)  LC_3 Logic Functioning bit
 (38 7)  (912 295)  (912 295)  LC_3 Logic Functioning bit
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (12 8)  (886 296)  (886 296)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (13 8)  (887 296)  (887 296)  routing T_17_18.sp4_v_t_45 <X> T_17_18.sp4_v_b_8
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.sp4_h_r_33 <X> T_17_18.lc_trk_g2_1
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.tnl_op_3 <X> T_17_18.lc_trk_g2_3
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 296)  (907 296)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (50 8)  (924 296)  (924 296)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (878 297)  (878 297)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_h_r_6
 (6 9)  (880 297)  (880 297)  routing T_17_18.sp4_h_l_47 <X> T_17_18.sp4_h_r_6
 (11 9)  (885 297)  (885 297)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (13 9)  (887 297)  (887 297)  routing T_17_18.sp4_v_b_2 <X> T_17_18.sp4_h_r_8
 (21 9)  (895 297)  (895 297)  routing T_17_18.tnl_op_3 <X> T_17_18.lc_trk_g2_3
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 297)  (904 297)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 297)  (905 297)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 297)  (910 297)  LC_4 Logic Functioning bit
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (38 9)  (912 297)  (912 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (14 10)  (888 298)  (888 298)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 298)  (907 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 298)  (908 298)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (4 11)  (878 299)  (878 299)  routing T_17_18.sp4_v_b_1 <X> T_17_18.sp4_h_l_43
 (11 11)  (885 299)  (885 299)  routing T_17_18.sp4_h_r_8 <X> T_17_18.sp4_h_l_45
 (14 11)  (888 299)  (888 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (15 11)  (889 299)  (889 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (16 11)  (890 299)  (890 299)  routing T_17_18.sp4_h_r_44 <X> T_17_18.lc_trk_g2_4
 (17 11)  (891 299)  (891 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 299)  (904 299)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (53 11)  (927 299)  (927 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 300)  (905 300)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (52 12)  (926 300)  (926 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (882 301)  (882 301)  routing T_17_18.sp4_h_r_10 <X> T_17_18.sp4_v_b_10
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g0_7 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (3 14)  (877 302)  (877 302)  routing T_17_18.sp12_v_b_1 <X> T_17_18.sp12_v_t_22
 (4 14)  (878 302)  (878 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (6 14)  (880 302)  (880 302)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (10 14)  (884 302)  (884 302)  routing T_17_18.sp4_v_b_5 <X> T_17_18.sp4_h_l_47
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (46 14)  (920 302)  (920 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (921 302)  (921 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (879 303)  (879 303)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_t_44
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (48 15)  (922 303)  (922 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_18_18

 (6 0)  (934 288)  (934 288)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_v_b_0
 (14 0)  (942 288)  (942 288)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (17 0)  (945 288)  (945 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 288)  (946 288)  routing T_18_18.wire_logic_cluster/lc_1/out <X> T_18_18.lc_trk_g0_1
 (29 0)  (957 288)  (957 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 288)  (959 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 288)  (960 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 288)  (962 288)  routing T_18_18.lc_trk_g1_4 <X> T_18_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 288)  (964 288)  LC_0 Logic Functioning bit
 (38 0)  (966 288)  (966 288)  LC_0 Logic Functioning bit
 (41 0)  (969 288)  (969 288)  LC_0 Logic Functioning bit
 (43 0)  (971 288)  (971 288)  LC_0 Logic Functioning bit
 (52 0)  (980 288)  (980 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_l_23 <X> T_18_18.sp12_v_b_0
 (5 1)  (933 289)  (933 289)  routing T_18_18.sp4_v_t_44 <X> T_18_18.sp4_v_b_0
 (14 1)  (942 289)  (942 289)  routing T_18_18.bnr_op_0 <X> T_18_18.lc_trk_g0_0
 (17 1)  (945 289)  (945 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (28 1)  (956 289)  (956 289)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 289)  (957 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 289)  (964 289)  LC_0 Logic Functioning bit
 (38 1)  (966 289)  (966 289)  LC_0 Logic Functioning bit
 (40 1)  (968 289)  (968 289)  LC_0 Logic Functioning bit
 (42 1)  (970 289)  (970 289)  LC_0 Logic Functioning bit
 (0 2)  (928 290)  (928 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (929 290)  (929 290)  routing T_18_18.glb_netwk_6 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (930 290)  (930 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (950 290)  (950 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (954 290)  (954 290)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 290)  (955 290)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 290)  (957 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 290)  (958 290)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 290)  (959 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 290)  (960 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 290)  (961 290)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 290)  (965 290)  LC_1 Logic Functioning bit
 (39 2)  (967 290)  (967 290)  LC_1 Logic Functioning bit
 (45 2)  (973 290)  (973 290)  LC_1 Logic Functioning bit
 (50 2)  (978 290)  (978 290)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (980 290)  (980 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (21 3)  (949 291)  (949 291)  routing T_18_18.sp4_r_v_b_31 <X> T_18_18.lc_trk_g0_7
 (26 3)  (954 291)  (954 291)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 291)  (955 291)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 291)  (957 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 291)  (958 291)  routing T_18_18.lc_trk_g1_7 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 291)  (959 291)  routing T_18_18.lc_trk_g2_6 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 291)  (964 291)  LC_1 Logic Functioning bit
 (37 3)  (965 291)  (965 291)  LC_1 Logic Functioning bit
 (39 3)  (967 291)  (967 291)  LC_1 Logic Functioning bit
 (43 3)  (971 291)  (971 291)  LC_1 Logic Functioning bit
 (12 4)  (940 292)  (940 292)  routing T_18_18.sp4_v_t_40 <X> T_18_18.sp4_h_r_5
 (13 4)  (941 292)  (941 292)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (15 4)  (943 292)  (943 292)  routing T_18_18.bot_op_1 <X> T_18_18.lc_trk_g1_1
 (17 4)  (945 292)  (945 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (950 292)  (950 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (954 292)  (954 292)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 292)  (955 292)  routing T_18_18.lc_trk_g1_0 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 292)  (957 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 292)  (960 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 292)  (961 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 292)  (962 292)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (965 292)  (965 292)  LC_2 Logic Functioning bit
 (38 4)  (966 292)  (966 292)  LC_2 Logic Functioning bit
 (39 4)  (967 292)  (967 292)  LC_2 Logic Functioning bit
 (41 4)  (969 292)  (969 292)  LC_2 Logic Functioning bit
 (42 4)  (970 292)  (970 292)  LC_2 Logic Functioning bit
 (43 4)  (971 292)  (971 292)  LC_2 Logic Functioning bit
 (12 5)  (940 293)  (940 293)  routing T_18_18.sp4_h_l_40 <X> T_18_18.sp4_v_b_5
 (16 5)  (944 293)  (944 293)  routing T_18_18.sp12_h_r_8 <X> T_18_18.lc_trk_g1_0
 (17 5)  (945 293)  (945 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (19 5)  (947 293)  (947 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (950 293)  (950 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 293)  (951 293)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g1_2
 (24 5)  (952 293)  (952 293)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g1_2
 (25 5)  (953 293)  (953 293)  routing T_18_18.sp4_h_r_2 <X> T_18_18.lc_trk_g1_2
 (27 5)  (955 293)  (955 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 293)  (956 293)  routing T_18_18.lc_trk_g3_5 <X> T_18_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 293)  (957 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 293)  (959 293)  routing T_18_18.lc_trk_g3_2 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 293)  (960 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (964 293)  (964 293)  LC_2 Logic Functioning bit
 (37 5)  (965 293)  (965 293)  LC_2 Logic Functioning bit
 (39 5)  (967 293)  (967 293)  LC_2 Logic Functioning bit
 (40 5)  (968 293)  (968 293)  LC_2 Logic Functioning bit
 (41 5)  (969 293)  (969 293)  LC_2 Logic Functioning bit
 (43 5)  (971 293)  (971 293)  LC_2 Logic Functioning bit
 (5 6)  (933 294)  (933 294)  routing T_18_18.sp4_v_b_3 <X> T_18_18.sp4_h_l_38
 (8 6)  (936 294)  (936 294)  routing T_18_18.sp4_h_r_4 <X> T_18_18.sp4_h_l_41
 (14 6)  (942 294)  (942 294)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g1_4
 (17 6)  (945 294)  (945 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 294)  (946 294)  routing T_18_18.wire_logic_cluster/lc_5/out <X> T_18_18.lc_trk_g1_5
 (22 6)  (950 294)  (950 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (951 294)  (951 294)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g1_7
 (24 6)  (952 294)  (952 294)  routing T_18_18.sp4_v_b_23 <X> T_18_18.lc_trk_g1_7
 (8 7)  (936 295)  (936 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (9 7)  (937 295)  (937 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (10 7)  (938 295)  (938 295)  routing T_18_18.sp4_h_r_10 <X> T_18_18.sp4_v_t_41
 (14 7)  (942 295)  (942 295)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g1_4
 (15 7)  (943 295)  (943 295)  routing T_18_18.sp12_h_l_3 <X> T_18_18.lc_trk_g1_4
 (17 7)  (945 295)  (945 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (19 7)  (947 295)  (947 295)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (950 295)  (950 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (952 295)  (952 295)  routing T_18_18.top_op_6 <X> T_18_18.lc_trk_g1_6
 (25 7)  (953 295)  (953 295)  routing T_18_18.top_op_6 <X> T_18_18.lc_trk_g1_6
 (14 8)  (942 296)  (942 296)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (27 8)  (955 296)  (955 296)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 296)  (957 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 296)  (959 296)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 296)  (960 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 296)  (964 296)  LC_4 Logic Functioning bit
 (38 8)  (966 296)  (966 296)  LC_4 Logic Functioning bit
 (41 8)  (969 296)  (969 296)  LC_4 Logic Functioning bit
 (43 8)  (971 296)  (971 296)  LC_4 Logic Functioning bit
 (15 9)  (943 297)  (943 297)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (16 9)  (944 297)  (944 297)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (17 9)  (945 297)  (945 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (955 297)  (955 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 297)  (956 297)  routing T_18_18.lc_trk_g3_1 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 297)  (957 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 297)  (958 297)  routing T_18_18.lc_trk_g1_2 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 297)  (959 297)  routing T_18_18.lc_trk_g0_7 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (965 297)  (965 297)  LC_4 Logic Functioning bit
 (39 9)  (967 297)  (967 297)  LC_4 Logic Functioning bit
 (41 9)  (969 297)  (969 297)  LC_4 Logic Functioning bit
 (43 9)  (971 297)  (971 297)  LC_4 Logic Functioning bit
 (48 9)  (976 297)  (976 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (950 298)  (950 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 298)  (954 298)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 298)  (955 298)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 298)  (957 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 298)  (959 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 298)  (960 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 298)  (962 298)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 298)  (964 298)  LC_5 Logic Functioning bit
 (37 10)  (965 298)  (965 298)  LC_5 Logic Functioning bit
 (38 10)  (966 298)  (966 298)  LC_5 Logic Functioning bit
 (39 10)  (967 298)  (967 298)  LC_5 Logic Functioning bit
 (41 10)  (969 298)  (969 298)  LC_5 Logic Functioning bit
 (43 10)  (971 298)  (971 298)  LC_5 Logic Functioning bit
 (45 10)  (973 298)  (973 298)  LC_5 Logic Functioning bit
 (9 11)  (937 299)  (937 299)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_v_t_42
 (11 11)  (939 299)  (939 299)  routing T_18_18.sp4_h_r_8 <X> T_18_18.sp4_h_l_45
 (21 11)  (949 299)  (949 299)  routing T_18_18.sp4_r_v_b_39 <X> T_18_18.lc_trk_g2_7
 (22 11)  (950 299)  (950 299)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (951 299)  (951 299)  routing T_18_18.sp12_v_t_21 <X> T_18_18.lc_trk_g2_6
 (25 11)  (953 299)  (953 299)  routing T_18_18.sp12_v_t_21 <X> T_18_18.lc_trk_g2_6
 (27 11)  (955 299)  (955 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 299)  (956 299)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 299)  (957 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 299)  (958 299)  routing T_18_18.lc_trk_g1_3 <X> T_18_18.wire_logic_cluster/lc_5/in_1
 (37 11)  (965 299)  (965 299)  LC_5 Logic Functioning bit
 (39 11)  (967 299)  (967 299)  LC_5 Logic Functioning bit
 (48 11)  (976 299)  (976 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (945 300)  (945 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (25 12)  (953 300)  (953 300)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g3_2
 (12 13)  (940 301)  (940 301)  routing T_18_18.sp4_h_r_11 <X> T_18_18.sp4_v_b_11
 (18 13)  (946 301)  (946 301)  routing T_18_18.sp4_r_v_b_41 <X> T_18_18.lc_trk_g3_1
 (22 13)  (950 301)  (950 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (951 301)  (951 301)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g3_2
 (24 13)  (952 301)  (952 301)  routing T_18_18.sp4_h_r_34 <X> T_18_18.lc_trk_g3_2
 (5 14)  (933 302)  (933 302)  routing T_18_18.sp4_h_r_6 <X> T_18_18.sp4_h_l_44
 (15 14)  (943 302)  (943 302)  routing T_18_18.sp4_h_r_45 <X> T_18_18.lc_trk_g3_5
 (16 14)  (944 302)  (944 302)  routing T_18_18.sp4_h_r_45 <X> T_18_18.lc_trk_g3_5
 (17 14)  (945 302)  (945 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (946 302)  (946 302)  routing T_18_18.sp4_h_r_45 <X> T_18_18.lc_trk_g3_5
 (21 14)  (949 302)  (949 302)  routing T_18_18.wire_logic_cluster/lc_7/out <X> T_18_18.lc_trk_g3_7
 (22 14)  (950 302)  (950 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 302)  (954 302)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 302)  (955 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 302)  (956 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 302)  (957 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 302)  (958 302)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 302)  (960 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 302)  (962 302)  routing T_18_18.lc_trk_g1_1 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 302)  (963 302)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (38 14)  (966 302)  (966 302)  LC_7 Logic Functioning bit
 (41 14)  (969 302)  (969 302)  LC_7 Logic Functioning bit
 (43 14)  (971 302)  (971 302)  LC_7 Logic Functioning bit
 (45 14)  (973 302)  (973 302)  LC_7 Logic Functioning bit
 (4 15)  (932 303)  (932 303)  routing T_18_18.sp4_h_r_6 <X> T_18_18.sp4_h_l_44
 (14 15)  (942 303)  (942 303)  routing T_18_18.sp12_v_b_20 <X> T_18_18.lc_trk_g3_4
 (16 15)  (944 303)  (944 303)  routing T_18_18.sp12_v_b_20 <X> T_18_18.lc_trk_g3_4
 (17 15)  (945 303)  (945 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (946 303)  (946 303)  routing T_18_18.sp4_h_r_45 <X> T_18_18.lc_trk_g3_5
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (954 303)  (954 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 303)  (956 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 303)  (957 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 303)  (958 303)  routing T_18_18.lc_trk_g3_7 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 303)  (960 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 303)  (962 303)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (35 15)  (963 303)  (963 303)  routing T_18_18.lc_trk_g1_6 <X> T_18_18.input_2_7
 (39 15)  (967 303)  (967 303)  LC_7 Logic Functioning bit
 (41 15)  (969 303)  (969 303)  LC_7 Logic Functioning bit
 (43 15)  (971 303)  (971 303)  LC_7 Logic Functioning bit
 (48 15)  (976 303)  (976 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_18

 (12 0)  (994 288)  (994 288)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_h_r_2
 (17 0)  (999 288)  (999 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 288)  (1000 288)  routing T_19_18.wire_logic_cluster/lc_1/out <X> T_19_18.lc_trk_g0_1
 (21 0)  (1003 288)  (1003 288)  routing T_19_18.sp4_v_b_3 <X> T_19_18.lc_trk_g0_3
 (22 0)  (1004 288)  (1004 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1005 288)  (1005 288)  routing T_19_18.sp4_v_b_3 <X> T_19_18.lc_trk_g0_3
 (25 0)  (1007 288)  (1007 288)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (27 0)  (1009 288)  (1009 288)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 288)  (1011 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 288)  (1014 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 288)  (1015 288)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 288)  (1016 288)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 288)  (1017 288)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_0
 (37 0)  (1019 288)  (1019 288)  LC_0 Logic Functioning bit
 (38 0)  (1020 288)  (1020 288)  LC_0 Logic Functioning bit
 (39 0)  (1021 288)  (1021 288)  LC_0 Logic Functioning bit
 (41 0)  (1023 288)  (1023 288)  LC_0 Logic Functioning bit
 (42 0)  (1024 288)  (1024 288)  LC_0 Logic Functioning bit
 (43 0)  (1025 288)  (1025 288)  LC_0 Logic Functioning bit
 (13 1)  (995 289)  (995 289)  routing T_19_18.sp4_h_l_46 <X> T_19_18.sp4_h_r_2
 (15 1)  (997 289)  (997 289)  routing T_19_18.bot_op_0 <X> T_19_18.lc_trk_g0_0
 (17 1)  (999 289)  (999 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1004 289)  (1004 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1005 289)  (1005 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (24 1)  (1006 289)  (1006 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (25 1)  (1007 289)  (1007 289)  routing T_19_18.sp4_h_l_7 <X> T_19_18.lc_trk_g0_2
 (28 1)  (1010 289)  (1010 289)  routing T_19_18.lc_trk_g2_0 <X> T_19_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 289)  (1011 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 289)  (1012 289)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 289)  (1013 289)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 289)  (1014 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1015 289)  (1015 289)  routing T_19_18.lc_trk_g2_4 <X> T_19_18.input_2_0
 (36 1)  (1018 289)  (1018 289)  LC_0 Logic Functioning bit
 (37 1)  (1019 289)  (1019 289)  LC_0 Logic Functioning bit
 (38 1)  (1020 289)  (1020 289)  LC_0 Logic Functioning bit
 (40 1)  (1022 289)  (1022 289)  LC_0 Logic Functioning bit
 (41 1)  (1023 289)  (1023 289)  LC_0 Logic Functioning bit
 (42 1)  (1024 289)  (1024 289)  LC_0 Logic Functioning bit
 (46 1)  (1028 289)  (1028 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (982 290)  (982 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (1 2)  (983 290)  (983 290)  routing T_19_18.glb_netwk_6 <X> T_19_18.wire_logic_cluster/lc_7/clk
 (2 2)  (984 290)  (984 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (986 290)  (986 290)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_v_t_37
 (6 2)  (988 290)  (988 290)  routing T_19_18.sp4_v_b_4 <X> T_19_18.sp4_v_t_37
 (9 2)  (991 290)  (991 290)  routing T_19_18.sp4_h_r_10 <X> T_19_18.sp4_h_l_36
 (10 2)  (992 290)  (992 290)  routing T_19_18.sp4_h_r_10 <X> T_19_18.sp4_h_l_36
 (27 2)  (1009 290)  (1009 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 290)  (1010 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 290)  (1011 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 290)  (1012 290)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 290)  (1013 290)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 290)  (1014 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 290)  (1016 290)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 290)  (1017 290)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.input_2_1
 (36 2)  (1018 290)  (1018 290)  LC_1 Logic Functioning bit
 (41 2)  (1023 290)  (1023 290)  LC_1 Logic Functioning bit
 (43 2)  (1025 290)  (1025 290)  LC_1 Logic Functioning bit
 (45 2)  (1027 290)  (1027 290)  LC_1 Logic Functioning bit
 (48 2)  (1030 290)  (1030 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (6 3)  (988 291)  (988 291)  routing T_19_18.sp4_h_r_0 <X> T_19_18.sp4_h_l_37
 (15 3)  (997 291)  (997 291)  routing T_19_18.sp4_v_t_9 <X> T_19_18.lc_trk_g0_4
 (16 3)  (998 291)  (998 291)  routing T_19_18.sp4_v_t_9 <X> T_19_18.lc_trk_g0_4
 (17 3)  (999 291)  (999 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (1011 291)  (1011 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 291)  (1012 291)  routing T_19_18.lc_trk_g3_7 <X> T_19_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 291)  (1013 291)  routing T_19_18.lc_trk_g1_7 <X> T_19_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 291)  (1014 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1015 291)  (1015 291)  routing T_19_18.lc_trk_g2_5 <X> T_19_18.input_2_1
 (36 3)  (1018 291)  (1018 291)  LC_1 Logic Functioning bit
 (40 3)  (1022 291)  (1022 291)  LC_1 Logic Functioning bit
 (42 3)  (1024 291)  (1024 291)  LC_1 Logic Functioning bit
 (47 3)  (1029 291)  (1029 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (987 292)  (987 292)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_3
 (17 4)  (999 292)  (999 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1000 292)  (1000 292)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g1_1
 (25 4)  (1007 292)  (1007 292)  routing T_19_18.wire_logic_cluster/lc_2/out <X> T_19_18.lc_trk_g1_2
 (29 4)  (1011 292)  (1011 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 292)  (1014 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 292)  (1016 292)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 292)  (1018 292)  LC_2 Logic Functioning bit
 (37 4)  (1019 292)  (1019 292)  LC_2 Logic Functioning bit
 (38 4)  (1020 292)  (1020 292)  LC_2 Logic Functioning bit
 (39 4)  (1021 292)  (1021 292)  LC_2 Logic Functioning bit
 (41 4)  (1023 292)  (1023 292)  LC_2 Logic Functioning bit
 (43 4)  (1025 292)  (1025 292)  LC_2 Logic Functioning bit
 (45 4)  (1027 292)  (1027 292)  LC_2 Logic Functioning bit
 (47 4)  (1029 292)  (1029 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (985 293)  (985 293)  routing T_19_18.sp12_h_l_23 <X> T_19_18.sp12_h_r_0
 (4 5)  (986 293)  (986 293)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_3
 (6 5)  (988 293)  (988 293)  routing T_19_18.sp4_v_b_9 <X> T_19_18.sp4_h_r_3
 (18 5)  (1000 293)  (1000 293)  routing T_19_18.bnr_op_1 <X> T_19_18.lc_trk_g1_1
 (22 5)  (1004 293)  (1004 293)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1009 293)  (1009 293)  routing T_19_18.lc_trk_g1_1 <X> T_19_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 293)  (1011 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 293)  (1012 293)  routing T_19_18.lc_trk_g0_3 <X> T_19_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 293)  (1013 293)  routing T_19_18.lc_trk_g1_2 <X> T_19_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 293)  (1019 293)  LC_2 Logic Functioning bit
 (39 5)  (1021 293)  (1021 293)  LC_2 Logic Functioning bit
 (4 6)  (986 294)  (986 294)  routing T_19_18.sp4_h_r_9 <X> T_19_18.sp4_v_t_38
 (6 6)  (988 294)  (988 294)  routing T_19_18.sp4_h_r_9 <X> T_19_18.sp4_v_t_38
 (11 6)  (993 294)  (993 294)  routing T_19_18.sp4_h_l_37 <X> T_19_18.sp4_v_t_40
 (14 6)  (996 294)  (996 294)  routing T_19_18.wire_logic_cluster/lc_4/out <X> T_19_18.lc_trk_g1_4
 (22 6)  (1004 294)  (1004 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (35 6)  (1017 294)  (1017 294)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (38 6)  (1020 294)  (1020 294)  LC_3 Logic Functioning bit
 (41 6)  (1023 294)  (1023 294)  LC_3 Logic Functioning bit
 (47 6)  (1029 294)  (1029 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (5 7)  (987 295)  (987 295)  routing T_19_18.sp4_h_r_9 <X> T_19_18.sp4_v_t_38
 (17 7)  (999 295)  (999 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (1003 295)  (1003 295)  routing T_19_18.sp4_r_v_b_31 <X> T_19_18.lc_trk_g1_7
 (22 7)  (1004 295)  (1004 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 295)  (1005 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (24 7)  (1006 295)  (1006 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (25 7)  (1007 295)  (1007 295)  routing T_19_18.sp4_h_r_6 <X> T_19_18.lc_trk_g1_6
 (26 7)  (1008 295)  (1008 295)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 295)  (1009 295)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 295)  (1010 295)  routing T_19_18.lc_trk_g3_2 <X> T_19_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 295)  (1011 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 295)  (1014 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1015 295)  (1015 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (35 7)  (1017 295)  (1017 295)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.input_2_3
 (39 7)  (1021 295)  (1021 295)  LC_3 Logic Functioning bit
 (40 7)  (1022 295)  (1022 295)  LC_3 Logic Functioning bit
 (4 8)  (986 296)  (986 296)  routing T_19_18.sp4_v_t_47 <X> T_19_18.sp4_v_b_6
 (6 8)  (988 296)  (988 296)  routing T_19_18.sp4_v_t_47 <X> T_19_18.sp4_v_b_6
 (17 8)  (999 296)  (999 296)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (1000 296)  (1000 296)  routing T_19_18.bnl_op_1 <X> T_19_18.lc_trk_g2_1
 (26 8)  (1008 296)  (1008 296)  routing T_19_18.lc_trk_g0_4 <X> T_19_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 296)  (1010 296)  routing T_19_18.lc_trk_g2_1 <X> T_19_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 296)  (1011 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 296)  (1013 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 296)  (1014 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 296)  (1016 296)  routing T_19_18.lc_trk_g1_4 <X> T_19_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 296)  (1017 296)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_4
 (37 8)  (1019 296)  (1019 296)  LC_4 Logic Functioning bit
 (38 8)  (1020 296)  (1020 296)  LC_4 Logic Functioning bit
 (39 8)  (1021 296)  (1021 296)  LC_4 Logic Functioning bit
 (41 8)  (1023 296)  (1023 296)  LC_4 Logic Functioning bit
 (45 8)  (1027 296)  (1027 296)  LC_4 Logic Functioning bit
 (14 9)  (996 297)  (996 297)  routing T_19_18.sp4_r_v_b_32 <X> T_19_18.lc_trk_g2_0
 (17 9)  (999 297)  (999 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1000 297)  (1000 297)  routing T_19_18.bnl_op_1 <X> T_19_18.lc_trk_g2_1
 (22 9)  (1004 297)  (1004 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1005 297)  (1005 297)  routing T_19_18.sp4_v_b_42 <X> T_19_18.lc_trk_g2_2
 (24 9)  (1006 297)  (1006 297)  routing T_19_18.sp4_v_b_42 <X> T_19_18.lc_trk_g2_2
 (29 9)  (1011 297)  (1011 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 297)  (1014 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 297)  (1015 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_4
 (35 9)  (1017 297)  (1017 297)  routing T_19_18.lc_trk_g2_6 <X> T_19_18.input_2_4
 (37 9)  (1019 297)  (1019 297)  LC_4 Logic Functioning bit
 (39 9)  (1021 297)  (1021 297)  LC_4 Logic Functioning bit
 (48 9)  (1030 297)  (1030 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (6 10)  (988 298)  (988 298)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_v_t_43
 (8 10)  (990 298)  (990 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (9 10)  (991 298)  (991 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (10 10)  (992 298)  (992 298)  routing T_19_18.sp4_v_t_36 <X> T_19_18.sp4_h_l_42
 (12 10)  (994 298)  (994 298)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_l_45
 (16 10)  (998 298)  (998 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (17 10)  (999 298)  (999 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1000 298)  (1000 298)  routing T_19_18.sp4_v_t_16 <X> T_19_18.lc_trk_g2_5
 (21 10)  (1003 298)  (1003 298)  routing T_19_18.sp4_v_t_18 <X> T_19_18.lc_trk_g2_7
 (22 10)  (1004 298)  (1004 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1005 298)  (1005 298)  routing T_19_18.sp4_v_t_18 <X> T_19_18.lc_trk_g2_7
 (26 10)  (1008 298)  (1008 298)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (1011 298)  (1011 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 298)  (1014 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 298)  (1015 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 298)  (1016 298)  routing T_19_18.lc_trk_g3_1 <X> T_19_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 298)  (1017 298)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (36 10)  (1018 298)  (1018 298)  LC_5 Logic Functioning bit
 (37 10)  (1019 298)  (1019 298)  LC_5 Logic Functioning bit
 (38 10)  (1020 298)  (1020 298)  LC_5 Logic Functioning bit
 (41 10)  (1023 298)  (1023 298)  LC_5 Logic Functioning bit
 (43 10)  (1025 298)  (1025 298)  LC_5 Logic Functioning bit
 (5 11)  (987 299)  (987 299)  routing T_19_18.sp4_v_b_3 <X> T_19_18.sp4_v_t_43
 (8 11)  (990 299)  (990 299)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_v_t_42
 (9 11)  (991 299)  (991 299)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_v_t_42
 (10 11)  (992 299)  (992 299)  routing T_19_18.sp4_h_r_1 <X> T_19_18.sp4_v_t_42
 (11 11)  (993 299)  (993 299)  routing T_19_18.sp4_v_t_45 <X> T_19_18.sp4_h_l_45
 (17 11)  (999 299)  (999 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (1004 299)  (1004 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 299)  (1006 299)  routing T_19_18.tnl_op_6 <X> T_19_18.lc_trk_g2_6
 (25 11)  (1007 299)  (1007 299)  routing T_19_18.tnl_op_6 <X> T_19_18.lc_trk_g2_6
 (26 11)  (1008 299)  (1008 299)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 299)  (1010 299)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 299)  (1011 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 299)  (1012 299)  routing T_19_18.lc_trk_g0_2 <X> T_19_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 299)  (1014 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 299)  (1016 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (35 11)  (1017 299)  (1017 299)  routing T_19_18.lc_trk_g1_6 <X> T_19_18.input_2_5
 (36 11)  (1018 299)  (1018 299)  LC_5 Logic Functioning bit
 (37 11)  (1019 299)  (1019 299)  LC_5 Logic Functioning bit
 (39 11)  (1021 299)  (1021 299)  LC_5 Logic Functioning bit
 (46 11)  (1028 299)  (1028 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (998 300)  (998 300)  routing T_19_18.sp4_v_t_12 <X> T_19_18.lc_trk_g3_1
 (17 12)  (999 300)  (999 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (1000 300)  (1000 300)  routing T_19_18.sp4_v_t_12 <X> T_19_18.lc_trk_g3_1
 (25 12)  (1007 300)  (1007 300)  routing T_19_18.bnl_op_2 <X> T_19_18.lc_trk_g3_2
 (3 13)  (985 301)  (985 301)  routing T_19_18.sp12_h_l_22 <X> T_19_18.sp12_h_r_1
 (22 13)  (1004 301)  (1004 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1007 301)  (1007 301)  routing T_19_18.bnl_op_2 <X> T_19_18.lc_trk_g3_2
 (5 14)  (987 302)  (987 302)  routing T_19_18.sp4_v_t_44 <X> T_19_18.sp4_h_l_44
 (12 14)  (994 302)  (994 302)  routing T_19_18.sp4_v_b_11 <X> T_19_18.sp4_h_l_46
 (21 14)  (1003 302)  (1003 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (22 14)  (1004 302)  (1004 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1005 302)  (1005 302)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (26 14)  (1008 302)  (1008 302)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 302)  (1011 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 302)  (1014 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 302)  (1015 302)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 302)  (1018 302)  LC_7 Logic Functioning bit
 (38 14)  (1020 302)  (1020 302)  LC_7 Logic Functioning bit
 (6 15)  (988 303)  (988 303)  routing T_19_18.sp4_v_t_44 <X> T_19_18.sp4_h_l_44
 (21 15)  (1003 303)  (1003 303)  routing T_19_18.sp4_v_t_26 <X> T_19_18.lc_trk_g3_7
 (26 15)  (1008 303)  (1008 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 303)  (1010 303)  routing T_19_18.lc_trk_g2_7 <X> T_19_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 303)  (1011 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 303)  (1013 303)  routing T_19_18.lc_trk_g2_2 <X> T_19_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 303)  (1018 303)  LC_7 Logic Functioning bit
 (37 15)  (1019 303)  (1019 303)  LC_7 Logic Functioning bit
 (38 15)  (1020 303)  (1020 303)  LC_7 Logic Functioning bit
 (39 15)  (1021 303)  (1021 303)  LC_7 Logic Functioning bit
 (41 15)  (1023 303)  (1023 303)  LC_7 Logic Functioning bit
 (43 15)  (1025 303)  (1025 303)  LC_7 Logic Functioning bit
 (48 15)  (1030 303)  (1030 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_18

 (3 0)  (1039 288)  (1039 288)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (9 0)  (1045 288)  (1045 288)  routing T_20_18.sp4_v_t_36 <X> T_20_18.sp4_h_r_1
 (16 0)  (1052 288)  (1052 288)  routing T_20_18.sp4_v_b_1 <X> T_20_18.lc_trk_g0_1
 (17 0)  (1053 288)  (1053 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1054 288)  (1054 288)  routing T_20_18.sp4_v_b_1 <X> T_20_18.lc_trk_g0_1
 (26 0)  (1062 288)  (1062 288)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (1065 288)  (1065 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 288)  (1067 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 288)  (1068 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 288)  (1069 288)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 288)  (1072 288)  LC_0 Logic Functioning bit
 (37 0)  (1073 288)  (1073 288)  LC_0 Logic Functioning bit
 (38 0)  (1074 288)  (1074 288)  LC_0 Logic Functioning bit
 (39 0)  (1075 288)  (1075 288)  LC_0 Logic Functioning bit
 (41 0)  (1077 288)  (1077 288)  LC_0 Logic Functioning bit
 (43 0)  (1079 288)  (1079 288)  LC_0 Logic Functioning bit
 (45 0)  (1081 288)  (1081 288)  LC_0 Logic Functioning bit
 (52 0)  (1088 288)  (1088 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (1039 289)  (1039 289)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_v_b_0
 (12 1)  (1048 289)  (1048 289)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_v_b_2
 (27 1)  (1063 289)  (1063 289)  routing T_20_18.lc_trk_g1_5 <X> T_20_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 289)  (1065 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 289)  (1067 289)  routing T_20_18.lc_trk_g2_7 <X> T_20_18.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 289)  (1073 289)  LC_0 Logic Functioning bit
 (39 1)  (1075 289)  (1075 289)  LC_0 Logic Functioning bit
 (46 1)  (1082 289)  (1082 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (1084 289)  (1084 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 290)  (1036 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 290)  (1037 290)  routing T_20_18.glb_netwk_6 <X> T_20_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 290)  (1038 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_v_t_23 <X> T_20_18.sp12_h_l_23
 (9 2)  (1045 290)  (1045 290)  routing T_20_18.sp4_v_b_1 <X> T_20_18.sp4_h_l_36
 (14 2)  (1050 290)  (1050 290)  routing T_20_18.bnr_op_4 <X> T_20_18.lc_trk_g0_4
 (25 2)  (1061 290)  (1061 290)  routing T_20_18.sp4_h_l_11 <X> T_20_18.lc_trk_g0_6
 (27 2)  (1063 290)  (1063 290)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 290)  (1065 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 290)  (1066 290)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 290)  (1067 290)  routing T_20_18.lc_trk_g0_4 <X> T_20_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 290)  (1068 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 290)  (1072 290)  LC_1 Logic Functioning bit
 (37 2)  (1073 290)  (1073 290)  LC_1 Logic Functioning bit
 (38 2)  (1074 290)  (1074 290)  LC_1 Logic Functioning bit
 (39 2)  (1075 290)  (1075 290)  LC_1 Logic Functioning bit
 (41 2)  (1077 290)  (1077 290)  LC_1 Logic Functioning bit
 (43 2)  (1079 290)  (1079 290)  LC_1 Logic Functioning bit
 (45 2)  (1081 290)  (1081 290)  LC_1 Logic Functioning bit
 (4 3)  (1040 291)  (1040 291)  routing T_20_18.sp4_h_r_4 <X> T_20_18.sp4_h_l_37
 (6 3)  (1042 291)  (1042 291)  routing T_20_18.sp4_h_r_4 <X> T_20_18.sp4_h_l_37
 (11 3)  (1047 291)  (1047 291)  routing T_20_18.sp4_h_r_2 <X> T_20_18.sp4_h_l_39
 (14 3)  (1050 291)  (1050 291)  routing T_20_18.bnr_op_4 <X> T_20_18.lc_trk_g0_4
 (17 3)  (1053 291)  (1053 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1058 291)  (1058 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 291)  (1059 291)  routing T_20_18.sp4_h_l_11 <X> T_20_18.lc_trk_g0_6
 (24 3)  (1060 291)  (1060 291)  routing T_20_18.sp4_h_l_11 <X> T_20_18.lc_trk_g0_6
 (25 3)  (1061 291)  (1061 291)  routing T_20_18.sp4_h_l_11 <X> T_20_18.lc_trk_g0_6
 (29 3)  (1065 291)  (1065 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 291)  (1066 291)  routing T_20_18.lc_trk_g1_7 <X> T_20_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (1072 291)  (1072 291)  LC_1 Logic Functioning bit
 (38 3)  (1074 291)  (1074 291)  LC_1 Logic Functioning bit
 (47 3)  (1083 291)  (1083 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1084 291)  (1084 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (52 3)  (1088 291)  (1088 291)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (1036 292)  (1036 292)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 292)  (1037 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (13 4)  (1049 292)  (1049 292)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_b_5
 (26 4)  (1062 292)  (1062 292)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (1065 292)  (1065 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 292)  (1067 292)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 292)  (1068 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 292)  (1069 292)  routing T_20_18.lc_trk_g2_5 <X> T_20_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 292)  (1072 292)  LC_2 Logic Functioning bit
 (37 4)  (1073 292)  (1073 292)  LC_2 Logic Functioning bit
 (38 4)  (1074 292)  (1074 292)  LC_2 Logic Functioning bit
 (39 4)  (1075 292)  (1075 292)  LC_2 Logic Functioning bit
 (41 4)  (1077 292)  (1077 292)  LC_2 Logic Functioning bit
 (43 4)  (1079 292)  (1079 292)  LC_2 Logic Functioning bit
 (45 4)  (1081 292)  (1081 292)  LC_2 Logic Functioning bit
 (51 4)  (1087 292)  (1087 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (52 4)  (1088 292)  (1088 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (1036 293)  (1036 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 293)  (1037 293)  routing T_20_18.lc_trk_g3_3 <X> T_20_18.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 293)  (1048 293)  routing T_20_18.sp4_h_l_40 <X> T_20_18.sp4_v_b_5
 (26 5)  (1062 293)  (1062 293)  routing T_20_18.lc_trk_g0_6 <X> T_20_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 293)  (1065 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1073 293)  (1073 293)  LC_2 Logic Functioning bit
 (39 5)  (1075 293)  (1075 293)  LC_2 Logic Functioning bit
 (48 5)  (1084 293)  (1084 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (9 6)  (1045 294)  (1045 294)  routing T_20_18.sp4_h_r_1 <X> T_20_18.sp4_h_l_41
 (10 6)  (1046 294)  (1046 294)  routing T_20_18.sp4_h_r_1 <X> T_20_18.sp4_h_l_41
 (17 6)  (1053 294)  (1053 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1057 294)  (1057 294)  routing T_20_18.sp4_v_b_15 <X> T_20_18.lc_trk_g1_7
 (22 6)  (1058 294)  (1058 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 294)  (1059 294)  routing T_20_18.sp4_v_b_15 <X> T_20_18.lc_trk_g1_7
 (28 6)  (1064 294)  (1064 294)  routing T_20_18.lc_trk_g2_0 <X> T_20_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 294)  (1065 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 294)  (1067 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 294)  (1068 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 294)  (1069 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 294)  (1070 294)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 294)  (1072 294)  LC_3 Logic Functioning bit
 (37 6)  (1073 294)  (1073 294)  LC_3 Logic Functioning bit
 (38 6)  (1074 294)  (1074 294)  LC_3 Logic Functioning bit
 (39 6)  (1075 294)  (1075 294)  LC_3 Logic Functioning bit
 (41 6)  (1077 294)  (1077 294)  LC_3 Logic Functioning bit
 (43 6)  (1079 294)  (1079 294)  LC_3 Logic Functioning bit
 (45 6)  (1081 294)  (1081 294)  LC_3 Logic Functioning bit
 (4 7)  (1040 295)  (1040 295)  routing T_20_18.sp4_v_b_10 <X> T_20_18.sp4_h_l_38
 (18 7)  (1054 295)  (1054 295)  routing T_20_18.sp4_r_v_b_29 <X> T_20_18.lc_trk_g1_5
 (21 7)  (1057 295)  (1057 295)  routing T_20_18.sp4_v_b_15 <X> T_20_18.lc_trk_g1_7
 (29 7)  (1065 295)  (1065 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 295)  (1067 295)  routing T_20_18.lc_trk_g3_7 <X> T_20_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 295)  (1072 295)  LC_3 Logic Functioning bit
 (38 7)  (1074 295)  (1074 295)  LC_3 Logic Functioning bit
 (48 7)  (1084 295)  (1084 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (1088 295)  (1088 295)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (1089 295)  (1089 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (1046 296)  (1046 296)  routing T_20_18.sp4_v_t_39 <X> T_20_18.sp4_h_r_7
 (3 9)  (1039 297)  (1039 297)  routing T_20_18.sp12_h_l_22 <X> T_20_18.sp12_v_b_1
 (5 9)  (1041 297)  (1041 297)  routing T_20_18.sp4_h_r_6 <X> T_20_18.sp4_v_b_6
 (14 9)  (1050 297)  (1050 297)  routing T_20_18.sp4_h_r_24 <X> T_20_18.lc_trk_g2_0
 (15 9)  (1051 297)  (1051 297)  routing T_20_18.sp4_h_r_24 <X> T_20_18.lc_trk_g2_0
 (16 9)  (1052 297)  (1052 297)  routing T_20_18.sp4_h_r_24 <X> T_20_18.lc_trk_g2_0
 (17 9)  (1053 297)  (1053 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (8 10)  (1044 298)  (1044 298)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_h_l_42
 (10 10)  (1046 298)  (1046 298)  routing T_20_18.sp4_h_r_11 <X> T_20_18.sp4_h_l_42
 (14 10)  (1050 298)  (1050 298)  routing T_20_18.sp4_h_r_36 <X> T_20_18.lc_trk_g2_4
 (16 10)  (1052 298)  (1052 298)  routing T_20_18.sp12_v_b_21 <X> T_20_18.lc_trk_g2_5
 (17 10)  (1053 298)  (1053 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (21 10)  (1057 298)  (1057 298)  routing T_20_18.bnl_op_7 <X> T_20_18.lc_trk_g2_7
 (22 10)  (1058 298)  (1058 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (11 11)  (1047 299)  (1047 299)  routing T_20_18.sp4_h_r_0 <X> T_20_18.sp4_h_l_45
 (13 11)  (1049 299)  (1049 299)  routing T_20_18.sp4_h_r_0 <X> T_20_18.sp4_h_l_45
 (15 11)  (1051 299)  (1051 299)  routing T_20_18.sp4_h_r_36 <X> T_20_18.lc_trk_g2_4
 (16 11)  (1052 299)  (1052 299)  routing T_20_18.sp4_h_r_36 <X> T_20_18.lc_trk_g2_4
 (17 11)  (1053 299)  (1053 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (1054 299)  (1054 299)  routing T_20_18.sp12_v_b_21 <X> T_20_18.lc_trk_g2_5
 (21 11)  (1057 299)  (1057 299)  routing T_20_18.bnl_op_7 <X> T_20_18.lc_trk_g2_7
 (21 12)  (1057 300)  (1057 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (22 12)  (1058 300)  (1058 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 300)  (1059 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (24 12)  (1060 300)  (1060 300)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (21 13)  (1057 301)  (1057 301)  routing T_20_18.sp4_h_r_43 <X> T_20_18.lc_trk_g3_3
 (0 14)  (1036 302)  (1036 302)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 302)  (1037 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (1040 302)  (1040 302)  routing T_20_18.sp4_h_r_9 <X> T_20_18.sp4_v_t_44
 (8 14)  (1044 302)  (1044 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (9 14)  (1045 302)  (1045 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (10 14)  (1046 302)  (1046 302)  routing T_20_18.sp4_v_t_41 <X> T_20_18.sp4_h_l_47
 (13 14)  (1049 302)  (1049 302)  routing T_20_18.sp4_v_b_11 <X> T_20_18.sp4_v_t_46
 (21 14)  (1057 302)  (1057 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (22 14)  (1058 302)  (1058 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (1060 302)  (1060 302)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7
 (1 15)  (1037 303)  (1037 303)  routing T_20_18.lc_trk_g2_4 <X> T_20_18.wire_logic_cluster/lc_7/s_r
 (5 15)  (1041 303)  (1041 303)  routing T_20_18.sp4_h_r_9 <X> T_20_18.sp4_v_t_44
 (21 15)  (1057 303)  (1057 303)  routing T_20_18.sp12_v_b_7 <X> T_20_18.lc_trk_g3_7


LogicTile_21_18

 (16 0)  (1106 288)  (1106 288)  routing T_21_18.sp4_v_b_1 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (1108 288)  (1108 288)  routing T_21_18.sp4_v_b_1 <X> T_21_18.lc_trk_g0_1
 (25 0)  (1115 288)  (1115 288)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (28 0)  (1118 288)  (1118 288)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 288)  (1119 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 288)  (1120 288)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_0/in_1
 (36 0)  (1126 288)  (1126 288)  LC_0 Logic Functioning bit
 (39 0)  (1129 288)  (1129 288)  LC_0 Logic Functioning bit
 (41 0)  (1131 288)  (1131 288)  LC_0 Logic Functioning bit
 (42 0)  (1132 288)  (1132 288)  LC_0 Logic Functioning bit
 (44 0)  (1134 288)  (1134 288)  LC_0 Logic Functioning bit
 (15 1)  (1105 289)  (1105 289)  routing T_21_18.bot_op_0 <X> T_21_18.lc_trk_g0_0
 (17 1)  (1107 289)  (1107 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (25 1)  (1115 289)  (1115 289)  routing T_21_18.sp4_h_l_7 <X> T_21_18.lc_trk_g0_2
 (32 1)  (1122 289)  (1122 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1126 289)  (1126 289)  LC_0 Logic Functioning bit
 (39 1)  (1129 289)  (1129 289)  LC_0 Logic Functioning bit
 (41 1)  (1131 289)  (1131 289)  LC_0 Logic Functioning bit
 (42 1)  (1132 289)  (1132 289)  LC_0 Logic Functioning bit
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 290)  (1104 290)  routing T_21_18.sp4_h_l_9 <X> T_21_18.lc_trk_g0_4
 (27 2)  (1117 290)  (1117 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 290)  (1118 290)  routing T_21_18.lc_trk_g3_1 <X> T_21_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 290)  (1119 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 290)  (1122 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 290)  (1125 290)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_1
 (36 2)  (1126 290)  (1126 290)  LC_1 Logic Functioning bit
 (39 2)  (1129 290)  (1129 290)  LC_1 Logic Functioning bit
 (41 2)  (1131 290)  (1131 290)  LC_1 Logic Functioning bit
 (43 2)  (1133 290)  (1133 290)  LC_1 Logic Functioning bit
 (44 2)  (1134 290)  (1134 290)  LC_1 Logic Functioning bit
 (45 2)  (1135 290)  (1135 290)  LC_1 Logic Functioning bit
 (52 2)  (1142 290)  (1142 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (1098 291)  (1098 291)  routing T_21_18.sp4_h_l_36 <X> T_21_18.sp4_v_t_36
 (14 3)  (1104 291)  (1104 291)  routing T_21_18.sp4_h_l_9 <X> T_21_18.lc_trk_g0_4
 (15 3)  (1105 291)  (1105 291)  routing T_21_18.sp4_h_l_9 <X> T_21_18.lc_trk_g0_4
 (16 3)  (1106 291)  (1106 291)  routing T_21_18.sp4_h_l_9 <X> T_21_18.lc_trk_g0_4
 (17 3)  (1107 291)  (1107 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 3)  (1119 291)  (1119 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (1122 291)  (1122 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 291)  (1123 291)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_1
 (34 3)  (1124 291)  (1124 291)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_1
 (35 3)  (1125 291)  (1125 291)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_1
 (37 3)  (1127 291)  (1127 291)  LC_1 Logic Functioning bit
 (39 3)  (1129 291)  (1129 291)  LC_1 Logic Functioning bit
 (41 3)  (1131 291)  (1131 291)  LC_1 Logic Functioning bit
 (42 3)  (1132 291)  (1132 291)  LC_1 Logic Functioning bit
 (1 4)  (1091 292)  (1091 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 292)  (1095 292)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_h_r_3
 (22 4)  (1112 292)  (1112 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 292)  (1113 292)  routing T_21_18.sp4_v_b_19 <X> T_21_18.lc_trk_g1_3
 (24 4)  (1114 292)  (1114 292)  routing T_21_18.sp4_v_b_19 <X> T_21_18.lc_trk_g1_3
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 292)  (1118 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 292)  (1120 292)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (1125 292)  (1125 292)  routing T_21_18.lc_trk_g0_4 <X> T_21_18.input_2_2
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (39 4)  (1129 292)  (1129 292)  LC_2 Logic Functioning bit
 (41 4)  (1131 292)  (1131 292)  LC_2 Logic Functioning bit
 (42 4)  (1132 292)  (1132 292)  LC_2 Logic Functioning bit
 (43 4)  (1133 292)  (1133 292)  LC_2 Logic Functioning bit
 (44 4)  (1134 292)  (1134 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (46 4)  (1136 292)  (1136 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (1091 293)  (1091 293)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_7/cen
 (4 5)  (1094 293)  (1094 293)  routing T_21_18.sp4_h_l_37 <X> T_21_18.sp4_h_r_3
 (16 5)  (1106 293)  (1106 293)  routing T_21_18.sp12_h_r_8 <X> T_21_18.lc_trk_g1_0
 (17 5)  (1107 293)  (1107 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (26 5)  (1116 293)  (1116 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 293)  (1117 293)  routing T_21_18.lc_trk_g1_3 <X> T_21_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 293)  (1119 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (1122 293)  (1122 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (1129 293)  (1129 293)  LC_2 Logic Functioning bit
 (42 5)  (1132 293)  (1132 293)  LC_2 Logic Functioning bit
 (17 6)  (1107 294)  (1107 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1108 294)  (1108 294)  routing T_21_18.wire_logic_cluster/lc_5/out <X> T_21_18.lc_trk_g1_5
 (21 6)  (1111 294)  (1111 294)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (22 6)  (1112 294)  (1112 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1113 294)  (1113 294)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (27 6)  (1117 294)  (1117 294)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 294)  (1118 294)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 294)  (1119 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 294)  (1122 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 294)  (1125 294)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_3
 (36 6)  (1126 294)  (1126 294)  LC_3 Logic Functioning bit
 (39 6)  (1129 294)  (1129 294)  LC_3 Logic Functioning bit
 (41 6)  (1131 294)  (1131 294)  LC_3 Logic Functioning bit
 (43 6)  (1133 294)  (1133 294)  LC_3 Logic Functioning bit
 (44 6)  (1134 294)  (1134 294)  LC_3 Logic Functioning bit
 (45 6)  (1135 294)  (1135 294)  LC_3 Logic Functioning bit
 (8 7)  (1098 295)  (1098 295)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_41
 (10 7)  (1100 295)  (1100 295)  routing T_21_18.sp4_v_b_1 <X> T_21_18.sp4_v_t_41
 (21 7)  (1111 295)  (1111 295)  routing T_21_18.sp4_v_b_15 <X> T_21_18.lc_trk_g1_7
 (27 7)  (1117 295)  (1117 295)  routing T_21_18.lc_trk_g1_0 <X> T_21_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 295)  (1119 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 295)  (1120 295)  routing T_21_18.lc_trk_g3_3 <X> T_21_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1122 295)  (1122 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1123 295)  (1123 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_3
 (34 7)  (1124 295)  (1124 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_3
 (35 7)  (1125 295)  (1125 295)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_3
 (37 7)  (1127 295)  (1127 295)  LC_3 Logic Functioning bit
 (39 7)  (1129 295)  (1129 295)  LC_3 Logic Functioning bit
 (41 7)  (1131 295)  (1131 295)  LC_3 Logic Functioning bit
 (42 7)  (1132 295)  (1132 295)  LC_3 Logic Functioning bit
 (47 7)  (1137 295)  (1137 295)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (8 8)  (1098 296)  (1098 296)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_h_r_7
 (9 8)  (1099 296)  (1099 296)  routing T_21_18.sp4_v_b_7 <X> T_21_18.sp4_h_r_7
 (22 8)  (1112 296)  (1112 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1113 296)  (1113 296)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g2_3
 (24 8)  (1114 296)  (1114 296)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g2_3
 (25 8)  (1115 296)  (1115 296)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g2_2
 (27 8)  (1117 296)  (1117 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 296)  (1118 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 296)  (1119 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 296)  (1120 296)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 296)  (1122 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 296)  (1125 296)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.input_2_4
 (36 8)  (1126 296)  (1126 296)  LC_4 Logic Functioning bit
 (38 8)  (1128 296)  (1128 296)  LC_4 Logic Functioning bit
 (39 8)  (1129 296)  (1129 296)  LC_4 Logic Functioning bit
 (41 8)  (1131 296)  (1131 296)  LC_4 Logic Functioning bit
 (42 8)  (1132 296)  (1132 296)  LC_4 Logic Functioning bit
 (43 8)  (1133 296)  (1133 296)  LC_4 Logic Functioning bit
 (44 8)  (1134 296)  (1134 296)  LC_4 Logic Functioning bit
 (45 8)  (1135 296)  (1135 296)  LC_4 Logic Functioning bit
 (21 9)  (1111 297)  (1111 297)  routing T_21_18.sp4_h_r_27 <X> T_21_18.lc_trk_g2_3
 (22 9)  (1112 297)  (1112 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1113 297)  (1113 297)  routing T_21_18.sp4_v_b_26 <X> T_21_18.lc_trk_g2_2
 (26 9)  (1116 297)  (1116 297)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 297)  (1118 297)  routing T_21_18.lc_trk_g2_2 <X> T_21_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 297)  (1119 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 297)  (1120 297)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (1122 297)  (1122 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1123 297)  (1123 297)  routing T_21_18.lc_trk_g2_4 <X> T_21_18.input_2_4
 (39 9)  (1129 297)  (1129 297)  LC_4 Logic Functioning bit
 (42 9)  (1132 297)  (1132 297)  LC_4 Logic Functioning bit
 (53 9)  (1143 297)  (1143 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (9 10)  (1099 298)  (1099 298)  routing T_21_18.sp4_h_r_4 <X> T_21_18.sp4_h_l_42
 (10 10)  (1100 298)  (1100 298)  routing T_21_18.sp4_h_r_4 <X> T_21_18.sp4_h_l_42
 (14 10)  (1104 298)  (1104 298)  routing T_21_18.wire_logic_cluster/lc_4/out <X> T_21_18.lc_trk_g2_4
 (15 10)  (1105 298)  (1105 298)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g2_5
 (16 10)  (1106 298)  (1106 298)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g2_5
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1115 298)  (1115 298)  routing T_21_18.wire_logic_cluster/lc_6/out <X> T_21_18.lc_trk_g2_6
 (27 10)  (1117 298)  (1117 298)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 298)  (1119 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 298)  (1120 298)  routing T_21_18.lc_trk_g1_5 <X> T_21_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 298)  (1122 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 298)  (1125 298)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_5
 (36 10)  (1126 298)  (1126 298)  LC_5 Logic Functioning bit
 (39 10)  (1129 298)  (1129 298)  LC_5 Logic Functioning bit
 (41 10)  (1131 298)  (1131 298)  LC_5 Logic Functioning bit
 (43 10)  (1133 298)  (1133 298)  LC_5 Logic Functioning bit
 (44 10)  (1134 298)  (1134 298)  LC_5 Logic Functioning bit
 (45 10)  (1135 298)  (1135 298)  LC_5 Logic Functioning bit
 (51 10)  (1141 298)  (1141 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (1095 299)  (1095 299)  routing T_21_18.sp4_h_l_43 <X> T_21_18.sp4_v_t_43
 (17 11)  (1107 299)  (1107 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1108 299)  (1108 299)  routing T_21_18.sp4_h_l_16 <X> T_21_18.lc_trk_g2_5
 (22 11)  (1112 299)  (1112 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1116 299)  (1116 299)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 299)  (1118 299)  routing T_21_18.lc_trk_g2_3 <X> T_21_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 299)  (1119 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 299)  (1122 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (1123 299)  (1123 299)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_5
 (34 11)  (1124 299)  (1124 299)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_5
 (35 11)  (1125 299)  (1125 299)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_5
 (37 11)  (1127 299)  (1127 299)  LC_5 Logic Functioning bit
 (39 11)  (1129 299)  (1129 299)  LC_5 Logic Functioning bit
 (41 11)  (1131 299)  (1131 299)  LC_5 Logic Functioning bit
 (42 11)  (1132 299)  (1132 299)  LC_5 Logic Functioning bit
 (8 12)  (1098 300)  (1098 300)  routing T_21_18.sp4_h_l_39 <X> T_21_18.sp4_h_r_10
 (10 12)  (1100 300)  (1100 300)  routing T_21_18.sp4_h_l_39 <X> T_21_18.sp4_h_r_10
 (17 12)  (1107 300)  (1107 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1108 300)  (1108 300)  routing T_21_18.wire_logic_cluster/lc_1/out <X> T_21_18.lc_trk_g3_1
 (21 12)  (1111 300)  (1111 300)  routing T_21_18.wire_logic_cluster/lc_3/out <X> T_21_18.lc_trk_g3_3
 (22 12)  (1112 300)  (1112 300)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (1116 300)  (1116 300)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 300)  (1117 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1118 300)  (1118 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 300)  (1120 300)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (1125 300)  (1125 300)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_6
 (36 12)  (1126 300)  (1126 300)  LC_6 Logic Functioning bit
 (38 12)  (1128 300)  (1128 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (44 12)  (1134 300)  (1134 300)  LC_6 Logic Functioning bit
 (45 12)  (1135 300)  (1135 300)  LC_6 Logic Functioning bit
 (51 12)  (1141 300)  (1141 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g3_2
 (24 13)  (1114 301)  (1114 301)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g3_2
 (25 13)  (1115 301)  (1115 301)  routing T_21_18.sp4_h_l_15 <X> T_21_18.lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 301)  (1117 301)  routing T_21_18.lc_trk_g1_7 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 301)  (1120 301)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 301)  (1122 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1123 301)  (1123 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_6
 (35 13)  (1125 301)  (1125 301)  routing T_21_18.lc_trk_g2_6 <X> T_21_18.input_2_6
 (39 13)  (1129 301)  (1129 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (11 14)  (1101 302)  (1101 302)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_v_t_46
 (13 14)  (1103 302)  (1103 302)  routing T_21_18.sp4_v_b_3 <X> T_21_18.sp4_v_t_46
 (21 14)  (1111 302)  (1111 302)  routing T_21_18.wire_logic_cluster/lc_7/out <X> T_21_18.lc_trk_g3_7
 (22 14)  (1112 302)  (1112 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1115 302)  (1115 302)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6
 (27 14)  (1117 302)  (1117 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 302)  (1118 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 302)  (1119 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 302)  (1120 302)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 302)  (1122 302)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (1125 302)  (1125 302)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_7
 (36 14)  (1126 302)  (1126 302)  LC_7 Logic Functioning bit
 (39 14)  (1129 302)  (1129 302)  LC_7 Logic Functioning bit
 (41 14)  (1131 302)  (1131 302)  LC_7 Logic Functioning bit
 (43 14)  (1133 302)  (1133 302)  LC_7 Logic Functioning bit
 (44 14)  (1134 302)  (1134 302)  LC_7 Logic Functioning bit
 (45 14)  (1135 302)  (1135 302)  LC_7 Logic Functioning bit
 (8 15)  (1098 303)  (1098 303)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_v_t_47
 (9 15)  (1099 303)  (1099 303)  routing T_21_18.sp4_h_r_10 <X> T_21_18.sp4_v_t_47
 (22 15)  (1112 303)  (1112 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1113 303)  (1113 303)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6
 (25 15)  (1115 303)  (1115 303)  routing T_21_18.sp4_v_b_38 <X> T_21_18.lc_trk_g3_6
 (26 15)  (1116 303)  (1116 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 303)  (1117 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 303)  (1118 303)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 303)  (1119 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 303)  (1120 303)  routing T_21_18.lc_trk_g3_7 <X> T_21_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1122 303)  (1122 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1123 303)  (1123 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_7
 (34 15)  (1124 303)  (1124 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_7
 (35 15)  (1125 303)  (1125 303)  routing T_21_18.lc_trk_g3_6 <X> T_21_18.input_2_7
 (37 15)  (1127 303)  (1127 303)  LC_7 Logic Functioning bit
 (39 15)  (1129 303)  (1129 303)  LC_7 Logic Functioning bit
 (41 15)  (1131 303)  (1131 303)  LC_7 Logic Functioning bit
 (42 15)  (1132 303)  (1132 303)  LC_7 Logic Functioning bit
 (51 15)  (1141 303)  (1141 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_22_18

 (15 0)  (1159 288)  (1159 288)  routing T_22_18.bot_op_1 <X> T_22_18.lc_trk_g0_1
 (17 0)  (1161 288)  (1161 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (1166 288)  (1166 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (1169 288)  (1169 288)  routing T_22_18.sp4_h_l_7 <X> T_22_18.lc_trk_g0_2
 (15 1)  (1159 289)  (1159 289)  routing T_22_18.bot_op_0 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (1165 289)  (1165 289)  routing T_22_18.sp4_r_v_b_32 <X> T_22_18.lc_trk_g0_3
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1167 289)  (1167 289)  routing T_22_18.sp4_h_l_7 <X> T_22_18.lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.sp4_h_l_7 <X> T_22_18.lc_trk_g0_2
 (25 1)  (1169 289)  (1169 289)  routing T_22_18.sp4_h_l_7 <X> T_22_18.lc_trk_g0_2
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 290)  (1149 290)  routing T_22_18.sp4_v_b_0 <X> T_22_18.sp4_h_l_37
 (12 2)  (1156 290)  (1156 290)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_h_l_39
 (13 2)  (1157 290)  (1157 290)  routing T_22_18.sp4_v_b_2 <X> T_22_18.sp4_v_t_39
 (29 2)  (1173 290)  (1173 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 290)  (1176 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 290)  (1178 290)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 290)  (1180 290)  LC_1 Logic Functioning bit
 (37 2)  (1181 290)  (1181 290)  LC_1 Logic Functioning bit
 (38 2)  (1182 290)  (1182 290)  LC_1 Logic Functioning bit
 (39 2)  (1183 290)  (1183 290)  LC_1 Logic Functioning bit
 (40 2)  (1184 290)  (1184 290)  LC_1 Logic Functioning bit
 (42 2)  (1186 290)  (1186 290)  LC_1 Logic Functioning bit
 (48 2)  (1192 290)  (1192 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (11 3)  (1155 291)  (1155 291)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_h_l_39
 (13 3)  (1157 291)  (1157 291)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_h_l_39
 (22 3)  (1166 291)  (1166 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1168 291)  (1168 291)  routing T_22_18.bot_op_6 <X> T_22_18.lc_trk_g0_6
 (31 3)  (1175 291)  (1175 291)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 291)  (1180 291)  LC_1 Logic Functioning bit
 (37 3)  (1181 291)  (1181 291)  LC_1 Logic Functioning bit
 (38 3)  (1182 291)  (1182 291)  LC_1 Logic Functioning bit
 (39 3)  (1183 291)  (1183 291)  LC_1 Logic Functioning bit
 (40 3)  (1184 291)  (1184 291)  LC_1 Logic Functioning bit
 (42 3)  (1186 291)  (1186 291)  LC_1 Logic Functioning bit
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1168 292)  (1168 292)  routing T_22_18.bot_op_3 <X> T_22_18.lc_trk_g1_3
 (28 4)  (1172 292)  (1172 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 292)  (1173 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 292)  (1174 292)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 292)  (1176 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 292)  (1178 292)  routing T_22_18.lc_trk_g1_0 <X> T_22_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 292)  (1180 292)  LC_2 Logic Functioning bit
 (37 4)  (1181 292)  (1181 292)  LC_2 Logic Functioning bit
 (38 4)  (1182 292)  (1182 292)  LC_2 Logic Functioning bit
 (39 4)  (1183 292)  (1183 292)  LC_2 Logic Functioning bit
 (40 4)  (1184 292)  (1184 292)  LC_2 Logic Functioning bit
 (41 4)  (1185 292)  (1185 292)  LC_2 Logic Functioning bit
 (42 4)  (1186 292)  (1186 292)  LC_2 Logic Functioning bit
 (43 4)  (1187 292)  (1187 292)  LC_2 Logic Functioning bit
 (47 4)  (1191 292)  (1191 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (1194 292)  (1194 292)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1159 293)  (1159 293)  routing T_22_18.sp4_v_t_5 <X> T_22_18.lc_trk_g1_0
 (16 5)  (1160 293)  (1160 293)  routing T_22_18.sp4_v_t_5 <X> T_22_18.lc_trk_g1_0
 (17 5)  (1161 293)  (1161 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (1170 293)  (1170 293)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 293)  (1172 293)  routing T_22_18.lc_trk_g2_2 <X> T_22_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 293)  (1173 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (1180 293)  (1180 293)  LC_2 Logic Functioning bit
 (37 5)  (1181 293)  (1181 293)  LC_2 Logic Functioning bit
 (38 5)  (1182 293)  (1182 293)  LC_2 Logic Functioning bit
 (39 5)  (1183 293)  (1183 293)  LC_2 Logic Functioning bit
 (40 5)  (1184 293)  (1184 293)  LC_2 Logic Functioning bit
 (42 5)  (1186 293)  (1186 293)  LC_2 Logic Functioning bit
 (43 5)  (1187 293)  (1187 293)  LC_2 Logic Functioning bit
 (47 5)  (1191 293)  (1191 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (10 6)  (1154 294)  (1154 294)  routing T_22_18.sp4_v_b_11 <X> T_22_18.sp4_h_l_41
 (21 6)  (1165 294)  (1165 294)  routing T_22_18.bnr_op_7 <X> T_22_18.lc_trk_g1_7
 (22 6)  (1166 294)  (1166 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1170 294)  (1170 294)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 294)  (1172 294)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 294)  (1174 294)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 294)  (1175 294)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 294)  (1176 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 294)  (1178 294)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (37 6)  (1181 294)  (1181 294)  LC_3 Logic Functioning bit
 (38 6)  (1182 294)  (1182 294)  LC_3 Logic Functioning bit
 (39 6)  (1183 294)  (1183 294)  LC_3 Logic Functioning bit
 (40 6)  (1184 294)  (1184 294)  LC_3 Logic Functioning bit
 (41 6)  (1185 294)  (1185 294)  LC_3 Logic Functioning bit
 (42 6)  (1186 294)  (1186 294)  LC_3 Logic Functioning bit
 (43 6)  (1187 294)  (1187 294)  LC_3 Logic Functioning bit
 (48 6)  (1192 294)  (1192 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (1149 295)  (1149 295)  routing T_22_18.sp4_h_l_38 <X> T_22_18.sp4_v_t_38
 (9 7)  (1153 295)  (1153 295)  routing T_22_18.sp4_v_b_4 <X> T_22_18.sp4_v_t_41
 (21 7)  (1165 295)  (1165 295)  routing T_22_18.bnr_op_7 <X> T_22_18.lc_trk_g1_7
 (28 7)  (1172 295)  (1172 295)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 295)  (1173 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 295)  (1174 295)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 295)  (1175 295)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (37 7)  (1181 295)  (1181 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (39 7)  (1183 295)  (1183 295)  LC_3 Logic Functioning bit
 (51 7)  (1195 295)  (1195 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (1161 296)  (1161 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1162 296)  (1162 296)  routing T_22_18.wire_logic_cluster/lc_1/out <X> T_22_18.lc_trk_g2_1
 (29 8)  (1173 296)  (1173 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 296)  (1175 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 296)  (1176 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 296)  (1177 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 296)  (1178 296)  routing T_22_18.lc_trk_g3_4 <X> T_22_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 296)  (1180 296)  LC_4 Logic Functioning bit
 (37 8)  (1181 296)  (1181 296)  LC_4 Logic Functioning bit
 (38 8)  (1182 296)  (1182 296)  LC_4 Logic Functioning bit
 (39 8)  (1183 296)  (1183 296)  LC_4 Logic Functioning bit
 (41 8)  (1185 296)  (1185 296)  LC_4 Logic Functioning bit
 (43 8)  (1187 296)  (1187 296)  LC_4 Logic Functioning bit
 (45 8)  (1189 296)  (1189 296)  LC_4 Logic Functioning bit
 (48 8)  (1192 296)  (1192 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (3 9)  (1147 297)  (1147 297)  routing T_22_18.sp12_h_l_22 <X> T_22_18.sp12_v_b_1
 (9 9)  (1153 297)  (1153 297)  routing T_22_18.sp4_v_t_42 <X> T_22_18.sp4_v_b_7
 (12 9)  (1156 297)  (1156 297)  routing T_22_18.sp4_h_r_8 <X> T_22_18.sp4_v_b_8
 (17 9)  (1161 297)  (1161 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (1166 297)  (1166 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (1167 297)  (1167 297)  routing T_22_18.sp12_v_t_9 <X> T_22_18.lc_trk_g2_2
 (28 9)  (1172 297)  (1172 297)  routing T_22_18.lc_trk_g2_0 <X> T_22_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 297)  (1173 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 297)  (1174 297)  routing T_22_18.lc_trk_g0_3 <X> T_22_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 297)  (1180 297)  LC_4 Logic Functioning bit
 (38 9)  (1182 297)  (1182 297)  LC_4 Logic Functioning bit
 (5 10)  (1149 298)  (1149 298)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_h_l_43
 (8 10)  (1152 298)  (1152 298)  routing T_22_18.sp4_v_t_36 <X> T_22_18.sp4_h_l_42
 (9 10)  (1153 298)  (1153 298)  routing T_22_18.sp4_v_t_36 <X> T_22_18.sp4_h_l_42
 (10 10)  (1154 298)  (1154 298)  routing T_22_18.sp4_v_t_36 <X> T_22_18.sp4_h_l_42
 (17 10)  (1161 298)  (1161 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1165 298)  (1165 298)  routing T_22_18.wire_logic_cluster/lc_7/out <X> T_22_18.lc_trk_g2_7
 (22 10)  (1166 298)  (1166 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1169 298)  (1169 298)  routing T_22_18.sp4_v_b_30 <X> T_22_18.lc_trk_g2_6
 (27 10)  (1171 298)  (1171 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 298)  (1172 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 298)  (1173 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 298)  (1174 298)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 298)  (1175 298)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 298)  (1176 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (46 10)  (1190 298)  (1190 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (1192 298)  (1192 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (51 10)  (1195 298)  (1195 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (4 11)  (1148 299)  (1148 299)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_h_l_43
 (6 11)  (1150 299)  (1150 299)  routing T_22_18.sp4_v_t_37 <X> T_22_18.sp4_h_l_43
 (13 11)  (1157 299)  (1157 299)  routing T_22_18.sp4_v_b_3 <X> T_22_18.sp4_h_l_45
 (14 11)  (1158 299)  (1158 299)  routing T_22_18.sp4_r_v_b_36 <X> T_22_18.lc_trk_g2_4
 (17 11)  (1161 299)  (1161 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1166 299)  (1166 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1167 299)  (1167 299)  routing T_22_18.sp4_v_b_30 <X> T_22_18.lc_trk_g2_6
 (29 11)  (1173 299)  (1173 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 299)  (1174 299)  routing T_22_18.lc_trk_g3_7 <X> T_22_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 299)  (1175 299)  routing T_22_18.lc_trk_g0_6 <X> T_22_18.wire_logic_cluster/lc_5/in_3
 (41 11)  (1185 299)  (1185 299)  LC_5 Logic Functioning bit
 (43 11)  (1187 299)  (1187 299)  LC_5 Logic Functioning bit
 (48 11)  (1192 299)  (1192 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (2 12)  (1146 300)  (1146 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (26 12)  (1170 300)  (1170 300)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 300)  (1172 300)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 300)  (1174 300)  routing T_22_18.lc_trk_g2_5 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 300)  (1177 300)  routing T_22_18.lc_trk_g2_1 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 300)  (1179 300)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_6
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (37 12)  (1181 300)  (1181 300)  LC_6 Logic Functioning bit
 (38 12)  (1182 300)  (1182 300)  LC_6 Logic Functioning bit
 (39 12)  (1183 300)  (1183 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (42 12)  (1186 300)  (1186 300)  LC_6 Logic Functioning bit
 (43 12)  (1187 300)  (1187 300)  LC_6 Logic Functioning bit
 (46 12)  (1190 300)  (1190 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (1191 300)  (1191 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (1166 301)  (1166 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (1170 301)  (1170 301)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 301)  (1172 301)  routing T_22_18.lc_trk_g2_6 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 301)  (1176 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1178 301)  (1178 301)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_6
 (35 13)  (1179 301)  (1179 301)  routing T_22_18.lc_trk_g1_7 <X> T_22_18.input_2_6
 (36 13)  (1180 301)  (1180 301)  LC_6 Logic Functioning bit
 (37 13)  (1181 301)  (1181 301)  LC_6 Logic Functioning bit
 (38 13)  (1182 301)  (1182 301)  LC_6 Logic Functioning bit
 (39 13)  (1183 301)  (1183 301)  LC_6 Logic Functioning bit
 (40 13)  (1184 301)  (1184 301)  LC_6 Logic Functioning bit
 (41 13)  (1185 301)  (1185 301)  LC_6 Logic Functioning bit
 (42 13)  (1186 301)  (1186 301)  LC_6 Logic Functioning bit
 (43 13)  (1187 301)  (1187 301)  LC_6 Logic Functioning bit
 (47 13)  (1191 301)  (1191 301)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (14 14)  (1158 302)  (1158 302)  routing T_22_18.wire_logic_cluster/lc_4/out <X> T_22_18.lc_trk_g3_4
 (19 14)  (1163 302)  (1163 302)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (1166 302)  (1166 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (1172 302)  (1172 302)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 302)  (1173 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 302)  (1174 302)  routing T_22_18.lc_trk_g2_4 <X> T_22_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 302)  (1176 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 302)  (1179 302)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (36 14)  (1180 302)  (1180 302)  LC_7 Logic Functioning bit
 (37 14)  (1181 302)  (1181 302)  LC_7 Logic Functioning bit
 (38 14)  (1182 302)  (1182 302)  LC_7 Logic Functioning bit
 (42 14)  (1186 302)  (1186 302)  LC_7 Logic Functioning bit
 (45 14)  (1189 302)  (1189 302)  LC_7 Logic Functioning bit
 (46 14)  (1190 302)  (1190 302)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (52 14)  (1196 302)  (1196 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (1154 303)  (1154 303)  routing T_22_18.sp4_h_l_40 <X> T_22_18.sp4_v_t_47
 (11 15)  (1155 303)  (1155 303)  routing T_22_18.sp4_h_r_3 <X> T_22_18.sp4_h_l_46
 (13 15)  (1157 303)  (1157 303)  routing T_22_18.sp4_h_r_3 <X> T_22_18.sp4_h_l_46
 (17 15)  (1161 303)  (1161 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1170 303)  (1170 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 303)  (1171 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 303)  (1172 303)  routing T_22_18.lc_trk_g3_2 <X> T_22_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 303)  (1173 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 303)  (1175 303)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 303)  (1176 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 303)  (1177 303)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (35 15)  (1179 303)  (1179 303)  routing T_22_18.lc_trk_g2_7 <X> T_22_18.input_2_7
 (36 15)  (1180 303)  (1180 303)  LC_7 Logic Functioning bit
 (43 15)  (1187 303)  (1187 303)  LC_7 Logic Functioning bit


LogicTile_23_18

 (17 0)  (1215 288)  (1215 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1216 288)  (1216 288)  routing T_23_18.wire_logic_cluster/lc_1/out <X> T_23_18.lc_trk_g0_1
 (21 0)  (1219 288)  (1219 288)  routing T_23_18.wire_logic_cluster/lc_3/out <X> T_23_18.lc_trk_g0_3
 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (1226 288)  (1226 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 288)  (1227 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 288)  (1228 288)  routing T_23_18.lc_trk_g2_5 <X> T_23_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 288)  (1230 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 288)  (1231 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 288)  (1232 288)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 288)  (1234 288)  LC_0 Logic Functioning bit
 (38 0)  (1236 288)  (1236 288)  LC_0 Logic Functioning bit
 (42 0)  (1240 288)  (1240 288)  LC_0 Logic Functioning bit
 (43 0)  (1241 288)  (1241 288)  LC_0 Logic Functioning bit
 (45 0)  (1243 288)  (1243 288)  LC_0 Logic Functioning bit
 (26 1)  (1224 289)  (1224 289)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 289)  (1226 289)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 289)  (1227 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 289)  (1229 289)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 289)  (1230 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1231 289)  (1231 289)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.input_2_0
 (42 1)  (1240 289)  (1240 289)  LC_0 Logic Functioning bit
 (43 1)  (1241 289)  (1241 289)  LC_0 Logic Functioning bit
 (0 2)  (1198 290)  (1198 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 290)  (1199 290)  routing T_23_18.glb_netwk_6 <X> T_23_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 290)  (1200 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 290)  (1212 290)  routing T_23_18.wire_logic_cluster/lc_4/out <X> T_23_18.lc_trk_g0_4
 (17 2)  (1215 290)  (1215 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1216 290)  (1216 290)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g0_5
 (26 2)  (1224 290)  (1224 290)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (1226 290)  (1226 290)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 290)  (1227 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 290)  (1230 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 290)  (1231 290)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 290)  (1234 290)  LC_1 Logic Functioning bit
 (37 2)  (1235 290)  (1235 290)  LC_1 Logic Functioning bit
 (38 2)  (1236 290)  (1236 290)  LC_1 Logic Functioning bit
 (42 2)  (1240 290)  (1240 290)  LC_1 Logic Functioning bit
 (45 2)  (1243 290)  (1243 290)  LC_1 Logic Functioning bit
 (17 3)  (1215 291)  (1215 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1224 291)  (1224 291)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 291)  (1225 291)  routing T_23_18.lc_trk_g1_6 <X> T_23_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 291)  (1227 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 291)  (1228 291)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 291)  (1230 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1234 291)  (1234 291)  LC_1 Logic Functioning bit
 (37 3)  (1235 291)  (1235 291)  LC_1 Logic Functioning bit
 (42 3)  (1240 291)  (1240 291)  LC_1 Logic Functioning bit
 (43 3)  (1241 291)  (1241 291)  LC_1 Logic Functioning bit
 (53 3)  (1251 291)  (1251 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (16 4)  (1214 292)  (1214 292)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g1_1
 (17 4)  (1215 292)  (1215 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (1216 292)  (1216 292)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g1_1
 (19 4)  (1217 292)  (1217 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (27 4)  (1225 292)  (1225 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 292)  (1226 292)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 292)  (1227 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 292)  (1229 292)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 292)  (1230 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 292)  (1231 292)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 292)  (1232 292)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (47 4)  (1245 292)  (1245 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (18 5)  (1216 293)  (1216 293)  routing T_23_18.sp4_v_b_9 <X> T_23_18.lc_trk_g1_1
 (27 5)  (1225 293)  (1225 293)  routing T_23_18.lc_trk_g1_1 <X> T_23_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 293)  (1227 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 293)  (1229 293)  routing T_23_18.lc_trk_g3_6 <X> T_23_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 293)  (1238 293)  LC_2 Logic Functioning bit
 (42 5)  (1240 293)  (1240 293)  LC_2 Logic Functioning bit
 (48 5)  (1246 293)  (1246 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (1210 294)  (1210 294)  routing T_23_18.sp4_v_b_5 <X> T_23_18.sp4_h_l_40
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.wire_logic_cluster/lc_5/out <X> T_23_18.lc_trk_g1_5
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g2_0 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (37 6)  (1235 294)  (1235 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (42 6)  (1240 294)  (1240 294)  LC_3 Logic Functioning bit
 (45 6)  (1243 294)  (1243 294)  LC_3 Logic Functioning bit
 (53 6)  (1251 294)  (1251 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (9 7)  (1207 295)  (1207 295)  routing T_23_18.sp4_v_b_4 <X> T_23_18.sp4_v_t_41
 (22 7)  (1220 295)  (1220 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1223 295)  (1223 295)  routing T_23_18.sp4_r_v_b_30 <X> T_23_18.lc_trk_g1_6
 (26 7)  (1224 295)  (1224 295)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 295)  (1228 295)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (1230 295)  (1230 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 295)  (1233 295)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.input_2_3
 (36 7)  (1234 295)  (1234 295)  LC_3 Logic Functioning bit
 (43 7)  (1241 295)  (1241 295)  LC_3 Logic Functioning bit
 (14 8)  (1212 296)  (1212 296)  routing T_23_18.wire_logic_cluster/lc_0/out <X> T_23_18.lc_trk_g2_0
 (25 8)  (1223 296)  (1223 296)  routing T_23_18.sp4_h_r_34 <X> T_23_18.lc_trk_g2_2
 (29 8)  (1227 296)  (1227 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 296)  (1230 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 296)  (1231 296)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 296)  (1232 296)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 296)  (1233 296)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.input_2_4
 (36 8)  (1234 296)  (1234 296)  LC_4 Logic Functioning bit
 (38 8)  (1236 296)  (1236 296)  LC_4 Logic Functioning bit
 (42 8)  (1240 296)  (1240 296)  LC_4 Logic Functioning bit
 (43 8)  (1241 296)  (1241 296)  LC_4 Logic Functioning bit
 (45 8)  (1243 296)  (1243 296)  LC_4 Logic Functioning bit
 (3 9)  (1201 297)  (1201 297)  routing T_23_18.sp12_h_l_22 <X> T_23_18.sp12_v_b_1
 (9 9)  (1207 297)  (1207 297)  routing T_23_18.sp4_v_t_42 <X> T_23_18.sp4_v_b_7
 (17 9)  (1215 297)  (1215 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (1220 297)  (1220 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1221 297)  (1221 297)  routing T_23_18.sp4_h_r_34 <X> T_23_18.lc_trk_g2_2
 (24 9)  (1222 297)  (1222 297)  routing T_23_18.sp4_h_r_34 <X> T_23_18.lc_trk_g2_2
 (26 9)  (1224 297)  (1224 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 297)  (1226 297)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 297)  (1227 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 297)  (1228 297)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 297)  (1229 297)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 297)  (1230 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (1240 297)  (1240 297)  LC_4 Logic Functioning bit
 (43 9)  (1241 297)  (1241 297)  LC_4 Logic Functioning bit
 (52 9)  (1250 297)  (1250 297)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (2 10)  (1200 298)  (1200 298)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (1213 298)  (1213 298)  routing T_23_18.sp12_v_t_2 <X> T_23_18.lc_trk_g2_5
 (17 10)  (1215 298)  (1215 298)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (1216 298)  (1216 298)  routing T_23_18.sp12_v_t_2 <X> T_23_18.lc_trk_g2_5
 (21 10)  (1219 298)  (1219 298)  routing T_23_18.wire_logic_cluster/lc_7/out <X> T_23_18.lc_trk_g2_7
 (22 10)  (1220 298)  (1220 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g0_4 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 298)  (1231 298)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 298)  (1233 298)  routing T_23_18.lc_trk_g0_5 <X> T_23_18.input_2_5
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (37 10)  (1235 298)  (1235 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (42 10)  (1240 298)  (1240 298)  LC_5 Logic Functioning bit
 (45 10)  (1243 298)  (1243 298)  LC_5 Logic Functioning bit
 (4 11)  (1202 299)  (1202 299)  routing T_23_18.sp4_h_r_10 <X> T_23_18.sp4_h_l_43
 (6 11)  (1204 299)  (1204 299)  routing T_23_18.sp4_h_r_10 <X> T_23_18.sp4_h_l_43
 (18 11)  (1216 299)  (1216 299)  routing T_23_18.sp12_v_t_2 <X> T_23_18.lc_trk_g2_5
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 299)  (1225 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 299)  (1226 299)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 299)  (1230 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (43 11)  (1241 299)  (1241 299)  LC_5 Logic Functioning bit
 (52 11)  (1250 299)  (1250 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (6 12)  (1204 300)  (1204 300)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_v_b_9
 (25 12)  (1223 300)  (1223 300)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (5 13)  (1203 301)  (1203 301)  routing T_23_18.sp4_v_t_43 <X> T_23_18.sp4_v_b_9
 (14 13)  (1212 301)  (1212 301)  routing T_23_18.sp12_v_b_16 <X> T_23_18.lc_trk_g3_0
 (16 13)  (1214 301)  (1214 301)  routing T_23_18.sp12_v_b_16 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (1220 301)  (1220 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1221 301)  (1221 301)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (25 13)  (1223 301)  (1223 301)  routing T_23_18.sp4_v_t_23 <X> T_23_18.lc_trk_g3_2
 (12 14)  (1210 302)  (1210 302)  routing T_23_18.sp4_v_b_11 <X> T_23_18.sp4_h_l_46
 (28 14)  (1226 302)  (1226 302)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 302)  (1227 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 302)  (1229 302)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 302)  (1230 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 302)  (1232 302)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 302)  (1233 302)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (36 14)  (1234 302)  (1234 302)  LC_7 Logic Functioning bit
 (37 14)  (1235 302)  (1235 302)  LC_7 Logic Functioning bit
 (38 14)  (1236 302)  (1236 302)  LC_7 Logic Functioning bit
 (42 14)  (1240 302)  (1240 302)  LC_7 Logic Functioning bit
 (45 14)  (1243 302)  (1243 302)  LC_7 Logic Functioning bit
 (22 15)  (1220 303)  (1220 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (1221 303)  (1221 303)  routing T_23_18.sp12_v_b_14 <X> T_23_18.lc_trk_g3_6
 (26 15)  (1224 303)  (1224 303)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1225 303)  (1225 303)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 303)  (1226 303)  routing T_23_18.lc_trk_g3_2 <X> T_23_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 303)  (1227 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 303)  (1228 303)  routing T_23_18.lc_trk_g2_2 <X> T_23_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 303)  (1230 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1231 303)  (1231 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (35 15)  (1233 303)  (1233 303)  routing T_23_18.lc_trk_g2_7 <X> T_23_18.input_2_7
 (36 15)  (1234 303)  (1234 303)  LC_7 Logic Functioning bit
 (43 15)  (1241 303)  (1241 303)  LC_7 Logic Functioning bit
 (47 15)  (1245 303)  (1245 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_24_18

 (4 8)  (1256 296)  (1256 296)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_v_b_6
 (6 8)  (1258 296)  (1258 296)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_v_b_6


RAM_Tile_25_18

 (0 0)  (1306 288)  (1306 288)  Negative Clock bit

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (1334 290)  (1334 290)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.wire_bram/ram/WDATA_6
 (29 2)  (1335 290)  (1335 290)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (1336 290)  (1336 290)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.wire_bram/ram/WDATA_6
 (36 2)  (1342 290)  (1342 290)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (1318 291)  (1318 291)  routing T_25_18.sp4_h_l_39 <X> T_25_18.sp4_v_t_39
 (16 3)  (1322 291)  (1322 291)  routing T_25_18.sp12_h_r_12 <X> T_25_18.lc_trk_g0_4
 (17 3)  (1323 291)  (1323 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (1336 291)  (1336 291)  routing T_25_18.lc_trk_g2_6 <X> T_25_18.wire_bram/ram/WDATA_6
 (4 4)  (1310 292)  (1310 292)  routing T_25_18.sp4_h_l_38 <X> T_25_18.sp4_v_b_3
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (5 5)  (1311 293)  (1311 293)  routing T_25_18.sp4_h_l_38 <X> T_25_18.sp4_v_b_3
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (8 5)  (1314 293)  (1314 293)  routing T_25_18.sp4_h_l_47 <X> T_25_18.sp4_v_b_4
 (9 5)  (1315 293)  (1315 293)  routing T_25_18.sp4_h_l_47 <X> T_25_18.sp4_v_b_4
 (10 5)  (1316 293)  (1316 293)  routing T_25_18.sp4_h_l_47 <X> T_25_18.sp4_v_b_4
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (8 6)  (1314 294)  (1314 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (9 6)  (1315 294)  (1315 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (10 6)  (1316 294)  (1316 294)  routing T_25_18.sp4_v_t_47 <X> T_25_18.sp4_h_l_41
 (16 6)  (1322 294)  (1322 294)  routing T_25_18.sp12_h_l_18 <X> T_25_18.lc_trk_g1_5
 (17 6)  (1323 294)  (1323 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (1327 294)  (1327 294)  routing T_25_18.sp4_v_t_2 <X> T_25_18.lc_trk_g1_7
 (22 6)  (1328 294)  (1328 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_t_2 lc_trk_g1_7
 (23 6)  (1329 294)  (1329 294)  routing T_25_18.sp4_v_t_2 <X> T_25_18.lc_trk_g1_7
 (27 6)  (1333 294)  (1333 294)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.wire_bram/ram/WDATA_4
 (29 6)  (1335 294)  (1335 294)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_7 wire_bram/ram/WDATA_4
 (30 6)  (1336 294)  (1336 294)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.wire_bram/ram/WDATA_4
 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (18 7)  (1324 295)  (1324 295)  routing T_25_18.sp12_h_l_18 <X> T_25_18.lc_trk_g1_5
 (21 7)  (1327 295)  (1327 295)  routing T_25_18.sp4_v_t_2 <X> T_25_18.lc_trk_g1_7
 (30 7)  (1336 295)  (1336 295)  routing T_25_18.lc_trk_g1_7 <X> T_25_18.wire_bram/ram/WDATA_4
 (39 7)  (1345 295)  (1345 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (25 10)  (1331 298)  (1331 298)  routing T_25_18.sp4_v_b_30 <X> T_25_18.lc_trk_g2_6
 (27 10)  (1333 298)  (1333 298)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WDATA_2
 (29 10)  (1335 298)  (1335 298)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_5 wire_bram/ram/WDATA_2
 (30 10)  (1336 298)  (1336 298)  routing T_25_18.lc_trk_g1_5 <X> T_25_18.wire_bram/ram/WDATA_2
 (22 11)  (1328 299)  (1328 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1329 299)  (1329 299)  routing T_25_18.sp4_v_b_30 <X> T_25_18.lc_trk_g2_6
 (38 11)  (1344 299)  (1344 299)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (8 13)  (1314 301)  (1314 301)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_v_b_10
 (10 13)  (1316 301)  (1316 301)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_v_b_10
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (15 14)  (1321 302)  (1321 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (16 14)  (1322 302)  (1322 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 302)  (1324 302)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (29 14)  (1335 302)  (1335 302)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_4 wire_bram/ram/WDATA_0
 (30 14)  (1336 302)  (1336 302)  routing T_25_18.lc_trk_g0_4 <X> T_25_18.wire_bram/ram/WDATA_0
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (12 15)  (1318 303)  (1318 303)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_t_46
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_h_r_45 <X> T_25_18.lc_trk_g3_5
 (39 15)  (1345 303)  (1345 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_26_18

 (8 4)  (1356 292)  (1356 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4
 (10 4)  (1358 292)  (1358 292)  routing T_26_18.sp4_h_l_45 <X> T_26_18.sp4_h_r_4
 (9 5)  (1357 293)  (1357 293)  routing T_26_18.sp4_v_t_41 <X> T_26_18.sp4_v_b_4
 (5 6)  (1353 294)  (1353 294)  routing T_26_18.sp4_v_t_38 <X> T_26_18.sp4_h_l_38
 (6 7)  (1354 295)  (1354 295)  routing T_26_18.sp4_v_t_38 <X> T_26_18.sp4_h_l_38
 (8 7)  (1356 295)  (1356 295)  routing T_26_18.sp4_h_r_4 <X> T_26_18.sp4_v_t_41
 (9 7)  (1357 295)  (1357 295)  routing T_26_18.sp4_h_r_4 <X> T_26_18.sp4_v_t_41


LogicTile_3_17

 (3 6)  (129 278)  (129 278)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23
 (3 7)  (129 279)  (129 279)  routing T_3_17.sp12_h_r_0 <X> T_3_17.sp12_v_t_23


LogicTile_7_17

 (13 13)  (355 285)  (355 285)  routing T_7_17.sp4_v_t_43 <X> T_7_17.sp4_h_r_11


RAM_Tile_8_17

 (9 4)  (405 276)  (405 276)  routing T_8_17.sp4_v_t_41 <X> T_8_17.sp4_h_r_4
 (11 4)  (407 276)  (407 276)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_b_5


LogicTile_9_17

 (17 0)  (455 272)  (455 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 274)  (453 274)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g0_5
 (16 2)  (454 274)  (454 274)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g0_5
 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (456 275)  (456 275)  routing T_9_17.sp4_h_r_5 <X> T_9_17.lc_trk_g0_5
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 276)  (462 276)  routing T_9_17.bot_op_3 <X> T_9_17.lc_trk_g1_3
 (19 5)  (457 277)  (457 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 6)  (459 278)  (459 278)  routing T_9_17.wire_logic_cluster/lc_7/out <X> T_9_17.lc_trk_g1_7
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (21 8)  (459 280)  (459 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (22 8)  (460 280)  (460 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 280)  (461 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (24 8)  (462 280)  (462 280)  routing T_9_17.sp4_h_r_35 <X> T_9_17.lc_trk_g2_3
 (22 9)  (460 281)  (460 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 281)  (461 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (24 9)  (462 281)  (462 281)  routing T_9_17.sp4_v_b_42 <X> T_9_17.lc_trk_g2_2
 (25 10)  (463 282)  (463 282)  routing T_9_17.wire_logic_cluster/lc_6/out <X> T_9_17.lc_trk_g2_6
 (22 11)  (460 283)  (460 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (11 12)  (449 284)  (449 284)  routing T_9_17.sp4_h_r_6 <X> T_9_17.sp4_v_b_11
 (19 12)  (457 284)  (457 284)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (473 284)  (473 284)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (37 12)  (475 284)  (475 284)  LC_6 Logic Functioning bit
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (42 12)  (480 284)  (480 284)  LC_6 Logic Functioning bit
 (45 12)  (483 284)  (483 284)  LC_6 Logic Functioning bit
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g2_3 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (471 285)  (471 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (35 13)  (473 285)  (473 285)  routing T_9_17.lc_trk_g2_6 <X> T_9_17.input_2_6
 (37 13)  (475 285)  (475 285)  LC_6 Logic Functioning bit
 (42 13)  (480 285)  (480 285)  LC_6 Logic Functioning bit
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 286)  (465 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 286)  (467 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 286)  (468 286)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 286)  (474 286)  LC_7 Logic Functioning bit
 (41 14)  (479 286)  (479 286)  LC_7 Logic Functioning bit
 (43 14)  (481 286)  (481 286)  LC_7 Logic Functioning bit
 (45 14)  (483 286)  (483 286)  LC_7 Logic Functioning bit
 (14 15)  (452 287)  (452 287)  routing T_9_17.sp4_r_v_b_44 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (465 287)  (465 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 287)  (468 287)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 287)  (469 287)  routing T_9_17.lc_trk_g2_2 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 287)  (470 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (474 287)  (474 287)  LC_7 Logic Functioning bit
 (37 15)  (475 287)  (475 287)  LC_7 Logic Functioning bit
 (38 15)  (476 287)  (476 287)  LC_7 Logic Functioning bit
 (41 15)  (479 287)  (479 287)  LC_7 Logic Functioning bit
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit
 (51 15)  (489 287)  (489 287)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_10_17

 (9 1)  (501 273)  (501 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (10 1)  (502 273)  (502 273)  routing T_10_17.sp4_v_t_40 <X> T_10_17.sp4_v_b_1
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (519 274)  (519 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 274)  (520 274)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 274)  (521 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (43 2)  (535 274)  (535 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (27 3)  (519 275)  (519 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 275)  (520 275)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 275)  (521 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 275)  (522 275)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 275)  (524 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (525 275)  (525 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_1
 (35 3)  (527 275)  (527 275)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_1
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (48 3)  (540 275)  (540 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (513 276)  (513 276)  routing T_10_17.wire_logic_cluster/lc_3/out <X> T_10_17.lc_trk_g1_3
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 276)  (517 276)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g1_2
 (12 5)  (504 277)  (504 277)  routing T_10_17.sp4_h_r_5 <X> T_10_17.sp4_v_b_5
 (22 5)  (514 277)  (514 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (516 277)  (516 277)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g1_2
 (25 5)  (517 277)  (517 277)  routing T_10_17.sp12_h_r_2 <X> T_10_17.lc_trk_g1_2
 (21 6)  (513 278)  (513 278)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 278)  (519 278)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 278)  (528 278)  LC_3 Logic Functioning bit
 (41 6)  (533 278)  (533 278)  LC_3 Logic Functioning bit
 (43 6)  (535 278)  (535 278)  LC_3 Logic Functioning bit
 (45 6)  (537 278)  (537 278)  LC_3 Logic Functioning bit
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (35 7)  (527 279)  (527 279)  routing T_10_17.lc_trk_g2_3 <X> T_10_17.input_2_3
 (37 7)  (529 279)  (529 279)  LC_3 Logic Functioning bit
 (41 7)  (533 279)  (533 279)  LC_3 Logic Functioning bit
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (22 8)  (514 280)  (514 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (516 280)  (516 280)  routing T_10_17.tnr_op_3 <X> T_10_17.lc_trk_g2_3
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 280)  (520 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (51 8)  (543 280)  (543 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 281)  (514 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (517 281)  (517 281)  routing T_10_17.sp4_r_v_b_34 <X> T_10_17.lc_trk_g2_2
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_4
 (35 9)  (527 281)  (527 281)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_4
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (41 9)  (533 281)  (533 281)  LC_4 Logic Functioning bit
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (16 10)  (508 282)  (508 282)  routing T_10_17.sp12_v_b_21 <X> T_10_17.lc_trk_g2_5
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 282)  (520 282)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 282)  (526 282)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (42 10)  (534 282)  (534 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (47 10)  (539 282)  (539 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (540 282)  (540 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (18 11)  (510 283)  (510 283)  routing T_10_17.sp12_v_b_21 <X> T_10_17.lc_trk_g2_5
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 283)  (515 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (24 11)  (516 283)  (516 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (25 11)  (517 283)  (517 283)  routing T_10_17.sp4_h_r_30 <X> T_10_17.lc_trk_g2_6
 (27 11)  (519 283)  (519 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 283)  (523 283)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (526 283)  (526 283)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_5
 (35 11)  (527 283)  (527 283)  routing T_10_17.lc_trk_g1_2 <X> T_10_17.input_2_5
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (42 11)  (534 283)  (534 283)  LC_5 Logic Functioning bit
 (43 11)  (535 283)  (535 283)  LC_5 Logic Functioning bit
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 284)  (510 284)  routing T_10_17.wire_logic_cluster/lc_1/out <X> T_10_17.lc_trk_g3_1
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (52 12)  (544 284)  (544 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_r_v_b_40 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_2 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 285)  (525 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.input_2_6
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (14 14)  (506 286)  (506 286)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g3_4
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (517 286)  (517 286)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g3_6
 (27 14)  (519 286)  (519 286)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 286)  (520 286)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 286)  (521 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 286)  (523 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 286)  (527 286)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_7
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 287)  (519 287)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 287)  (522 287)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 287)  (524 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (525 287)  (525 287)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_7
 (34 15)  (526 287)  (526 287)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_7
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit
 (48 15)  (540 287)  (540 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_17

 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (21 0)  (567 272)  (567 272)  routing T_11_17.wire_logic_cluster/lc_3/out <X> T_11_17.lc_trk_g0_3
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (558 273)  (558 273)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 3)  (562 275)  (562 275)  routing T_11_17.sp12_h_r_12 <X> T_11_17.lc_trk_g0_4
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (14 4)  (560 276)  (560 276)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (21 4)  (567 276)  (567 276)  routing T_11_17.sp4_h_r_11 <X> T_11_17.lc_trk_g1_3
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 276)  (569 276)  routing T_11_17.sp4_h_r_11 <X> T_11_17.lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.sp4_h_r_11 <X> T_11_17.lc_trk_g1_3
 (14 5)  (560 277)  (560 277)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (16 5)  (562 277)  (562 277)  routing T_11_17.sp4_v_b_8 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 6)  (567 278)  (567 278)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 278)  (573 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 278)  (574 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 278)  (575 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 278)  (576 278)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 278)  (578 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 278)  (580 278)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 278)  (582 278)  LC_3 Logic Functioning bit
 (38 6)  (584 278)  (584 278)  LC_3 Logic Functioning bit
 (42 6)  (588 278)  (588 278)  LC_3 Logic Functioning bit
 (43 6)  (589 278)  (589 278)  LC_3 Logic Functioning bit
 (45 6)  (591 278)  (591 278)  LC_3 Logic Functioning bit
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (569 279)  (569 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp4_v_b_22 <X> T_11_17.lc_trk_g1_6
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 279)  (576 279)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 279)  (577 279)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 279)  (578 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 279)  (581 279)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.input_2_3
 (42 7)  (588 279)  (588 279)  LC_3 Logic Functioning bit
 (43 7)  (589 279)  (589 279)  LC_3 Logic Functioning bit
 (51 7)  (597 279)  (597 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (3 8)  (549 280)  (549 280)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (4 8)  (550 280)  (550 280)  routing T_11_17.sp4_v_t_43 <X> T_11_17.sp4_v_b_6
 (22 8)  (568 280)  (568 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 280)  (570 280)  routing T_11_17.tnr_op_3 <X> T_11_17.lc_trk_g2_3
 (28 8)  (574 280)  (574 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 280)  (581 280)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_4
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (43 8)  (589 280)  (589 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (48 8)  (594 280)  (594 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (3 9)  (549 281)  (549 281)  routing T_11_17.sp12_h_r_1 <X> T_11_17.sp12_v_b_1
 (15 9)  (561 281)  (561 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (16 9)  (562 281)  (562 281)  routing T_11_17.sp4_v_t_29 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 281)  (574 281)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (578 281)  (578 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 281)  (579 281)  routing T_11_17.lc_trk_g2_4 <X> T_11_17.input_2_4
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (14 10)  (560 282)  (560 282)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g2_4
 (15 10)  (561 282)  (561 282)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g2_5
 (16 10)  (562 282)  (562 282)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (17 11)  (563 283)  (563 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (564 283)  (564 283)  routing T_11_17.sp4_h_l_16 <X> T_11_17.lc_trk_g2_5
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 284)  (579 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 284)  (580 284)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 284)  (581 284)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.input_2_6
 (36 12)  (582 284)  (582 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (45 12)  (591 284)  (591 284)  LC_6 Logic Functioning bit
 (53 12)  (599 284)  (599 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (557 285)  (557 285)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_h_r_11
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 285)  (564 285)  routing T_11_17.sp4_h_r_41 <X> T_11_17.lc_trk_g3_1
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 285)  (576 285)  routing T_11_17.lc_trk_g3_6 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 285)  (578 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (571 286)  (571 286)  routing T_11_17.wire_logic_cluster/lc_6/out <X> T_11_17.lc_trk_g3_6
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (41 14)  (587 286)  (587 286)  LC_7 Logic Functioning bit
 (43 14)  (589 286)  (589 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (22 15)  (568 287)  (568 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (572 287)  (572 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 287)  (578 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 287)  (579 287)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.input_2_7
 (35 15)  (581 287)  (581 287)  routing T_11_17.lc_trk_g2_3 <X> T_11_17.input_2_7
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (41 15)  (587 287)  (587 287)  LC_7 Logic Functioning bit
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit
 (46 15)  (592 287)  (592 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_17

 (5 0)  (605 272)  (605 272)  routing T_12_17.sp4_v_t_37 <X> T_12_17.sp4_h_r_0
 (6 0)  (606 272)  (606 272)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_b_0
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_h_r_3 <X> T_12_17.lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp4_h_r_3 <X> T_12_17.lc_trk_g0_3
 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (37 0)  (637 272)  (637 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (40 0)  (640 272)  (640 272)  LC_0 Logic Functioning bit
 (46 0)  (646 272)  (646 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (8 1)  (608 273)  (608 273)  routing T_12_17.sp4_h_r_1 <X> T_12_17.sp4_v_b_1
 (16 1)  (616 273)  (616 273)  routing T_12_17.sp12_h_r_8 <X> T_12_17.lc_trk_g0_0
 (17 1)  (617 273)  (617 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (621 273)  (621 273)  routing T_12_17.sp4_h_r_3 <X> T_12_17.lc_trk_g0_3
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 273)  (627 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g3_7 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 273)  (631 273)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (42 1)  (642 273)  (642 273)  LC_0 Logic Functioning bit
 (47 1)  (647 273)  (647 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (608 275)  (608 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (9 3)  (609 275)  (609 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (10 3)  (610 275)  (610 275)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_36
 (14 3)  (614 275)  (614 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (16 3)  (616 275)  (616 275)  routing T_12_17.sp4_h_l_9 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 3)  (631 275)  (631 275)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (0 4)  (600 276)  (600 276)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 4)  (601 276)  (601 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (615 276)  (615 276)  routing T_12_17.sp12_h_r_1 <X> T_12_17.lc_trk_g1_1
 (17 4)  (617 276)  (617 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (618 276)  (618 276)  routing T_12_17.sp12_h_r_1 <X> T_12_17.lc_trk_g1_1
 (21 4)  (621 276)  (621 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (22 4)  (622 276)  (622 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (624 276)  (624 276)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 276)  (651 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (600 277)  (600 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (1 5)  (601 277)  (601 277)  routing T_12_17.lc_trk_g3_3 <X> T_12_17.wire_logic_cluster/lc_7/cen
 (18 5)  (618 277)  (618 277)  routing T_12_17.sp12_h_r_1 <X> T_12_17.lc_trk_g1_1
 (21 5)  (621 277)  (621 277)  routing T_12_17.sp12_h_r_3 <X> T_12_17.lc_trk_g1_3
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (623 277)  (623 277)  routing T_12_17.sp12_h_l_17 <X> T_12_17.lc_trk_g1_2
 (25 5)  (625 277)  (625 277)  routing T_12_17.sp12_h_l_17 <X> T_12_17.lc_trk_g1_2
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 277)  (628 277)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (46 5)  (646 277)  (646 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (653 277)  (653 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g1_1 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 278)  (636 278)  LC_3 Logic Functioning bit
 (41 6)  (641 278)  (641 278)  LC_3 Logic Functioning bit
 (43 6)  (643 278)  (643 278)  LC_3 Logic Functioning bit
 (16 7)  (616 279)  (616 279)  routing T_12_17.sp12_h_r_12 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (623 279)  (623 279)  routing T_12_17.sp12_h_r_14 <X> T_12_17.lc_trk_g1_6
 (27 7)  (627 279)  (627 279)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 279)  (628 279)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 279)  (629 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 279)  (630 279)  routing T_12_17.lc_trk_g1_3 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 279)  (632 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 279)  (635 279)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.input_2_3
 (37 7)  (637 279)  (637 279)  LC_3 Logic Functioning bit
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (2 8)  (602 280)  (602 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (614 280)  (614 280)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g2_0
 (25 8)  (625 280)  (625 280)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g2_2
 (26 8)  (626 280)  (626 280)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 280)  (630 280)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 280)  (631 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (37 8)  (637 280)  (637 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (42 8)  (642 280)  (642 280)  LC_4 Logic Functioning bit
 (45 8)  (645 280)  (645 280)  LC_4 Logic Functioning bit
 (48 8)  (648 280)  (648 280)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (650 280)  (650 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 280)  (651 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (19 9)  (619 281)  (619 281)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 281)  (628 281)  routing T_12_17.lc_trk_g2_6 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g2_7 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 281)  (636 281)  LC_4 Logic Functioning bit
 (37 9)  (637 281)  (637 281)  LC_4 Logic Functioning bit
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (43 9)  (643 281)  (643 281)  LC_4 Logic Functioning bit
 (14 10)  (614 282)  (614 282)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g2_5
 (22 10)  (622 282)  (622 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (625 282)  (625 282)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 282)  (633 282)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 282)  (636 282)  LC_5 Logic Functioning bit
 (38 10)  (638 282)  (638 282)  LC_5 Logic Functioning bit
 (4 11)  (604 283)  (604 283)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_h_l_43
 (6 11)  (606 283)  (606 283)  routing T_12_17.sp4_h_r_10 <X> T_12_17.sp4_h_l_43
 (15 11)  (615 283)  (615 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (16 11)  (616 283)  (616 283)  routing T_12_17.sp4_h_r_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (621 283)  (621 283)  routing T_12_17.sp4_r_v_b_39 <X> T_12_17.lc_trk_g2_7
 (22 11)  (622 283)  (622 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (623 283)  (623 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (24 11)  (624 283)  (624 283)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g2_6
 (36 11)  (636 283)  (636 283)  LC_5 Logic Functioning bit
 (38 11)  (638 283)  (638 283)  LC_5 Logic Functioning bit
 (4 12)  (604 284)  (604 284)  routing T_12_17.sp4_v_t_44 <X> T_12_17.sp4_v_b_9
 (22 12)  (622 284)  (622 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (12 13)  (612 285)  (612 285)  routing T_12_17.sp4_h_r_11 <X> T_12_17.sp4_v_b_11
 (14 13)  (614 285)  (614 285)  routing T_12_17.sp4_h_r_24 <X> T_12_17.lc_trk_g3_0
 (15 13)  (615 285)  (615 285)  routing T_12_17.sp4_h_r_24 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp4_h_r_24 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (622 286)  (622 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 286)  (623 286)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g3_7
 (24 14)  (624 286)  (624 286)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g3_7
 (25 14)  (625 286)  (625 286)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 287)  (618 287)  routing T_12_17.sp4_r_v_b_45 <X> T_12_17.lc_trk_g3_5
 (21 15)  (621 287)  (621 287)  routing T_12_17.sp4_h_r_31 <X> T_12_17.lc_trk_g3_7
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 287)  (623 287)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6
 (24 15)  (624 287)  (624 287)  routing T_12_17.sp4_h_r_38 <X> T_12_17.lc_trk_g3_6


LogicTile_13_17

 (15 0)  (669 272)  (669 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g0_1
 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (672 272)  (672 272)  routing T_13_17.sp4_h_r_9 <X> T_13_17.lc_trk_g0_1
 (22 0)  (676 272)  (676 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp12_h_r_2 <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (21 1)  (675 273)  (675 273)  routing T_13_17.sp4_r_v_b_32 <X> T_13_17.lc_trk_g0_3
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp12_h_r_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp12_h_r_2 <X> T_13_17.lc_trk_g0_2
 (30 1)  (684 273)  (684 273)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_36
 (10 2)  (664 274)  (664 274)  routing T_13_17.sp4_h_r_5 <X> T_13_17.sp4_h_l_36
 (16 2)  (670 274)  (670 274)  routing T_13_17.sp12_h_r_13 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 275)  (679 275)  routing T_13_17.sp4_r_v_b_30 <X> T_13_17.lc_trk_g0_6
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (15 4)  (669 276)  (669 276)  routing T_13_17.sp12_h_r_1 <X> T_13_17.lc_trk_g1_1
 (17 4)  (671 276)  (671 276)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 276)  (672 276)  routing T_13_17.sp12_h_r_1 <X> T_13_17.lc_trk_g1_1
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 276)  (677 276)  routing T_13_17.sp12_h_r_11 <X> T_13_17.lc_trk_g1_3
 (25 4)  (679 276)  (679 276)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g1_2
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 277)  (672 277)  routing T_13_17.sp12_h_r_1 <X> T_13_17.lc_trk_g1_1
 (22 5)  (676 277)  (676 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 277)  (677 277)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g1_2
 (24 5)  (678 277)  (678 277)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g1_2
 (25 5)  (679 277)  (679 277)  routing T_13_17.sp4_h_l_7 <X> T_13_17.lc_trk_g1_2
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (687 277)  (687 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (34 5)  (688 277)  (688 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (5 6)  (659 278)  (659 278)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_l_38
 (12 6)  (666 278)  (666 278)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_5 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (681 278)  (681 278)  routing T_13_17.lc_trk_g1_1 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 278)  (690 278)  LC_3 Logic Functioning bit
 (37 6)  (691 278)  (691 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (665 279)  (665 279)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (13 7)  (667 279)  (667 279)  routing T_13_17.sp4_v_t_46 <X> T_13_17.sp4_h_l_40
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp12_h_r_12 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_h_r_5 <X> T_13_17.lc_trk_g1_5
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (679 279)  (679 279)  routing T_13_17.sp4_r_v_b_30 <X> T_13_17.lc_trk_g1_6
 (26 7)  (680 279)  (680 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 279)  (690 279)  LC_3 Logic Functioning bit
 (37 7)  (691 279)  (691 279)  LC_3 Logic Functioning bit
 (38 7)  (692 279)  (692 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (6 8)  (660 280)  (660 280)  routing T_13_17.sp4_h_r_1 <X> T_13_17.sp4_v_b_6
 (16 8)  (670 280)  (670 280)  routing T_13_17.sp4_v_t_12 <X> T_13_17.lc_trk_g2_1
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.sp4_v_t_12 <X> T_13_17.lc_trk_g2_1
 (21 8)  (675 280)  (675 280)  routing T_13_17.sp12_v_t_0 <X> T_13_17.lc_trk_g2_3
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.sp12_v_t_0 <X> T_13_17.lc_trk_g2_3
 (25 8)  (679 280)  (679 280)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 280)  (690 280)  LC_4 Logic Functioning bit
 (37 8)  (691 280)  (691 280)  LC_4 Logic Functioning bit
 (38 8)  (692 280)  (692 280)  LC_4 Logic Functioning bit
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (657 281)  (657 281)  routing T_13_17.sp12_h_l_22 <X> T_13_17.sp12_v_b_1
 (21 9)  (675 281)  (675 281)  routing T_13_17.sp12_v_t_0 <X> T_13_17.lc_trk_g2_3
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_r_42 <X> T_13_17.lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g0_3 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 281)  (690 281)  LC_4 Logic Functioning bit
 (43 9)  (697 281)  (697 281)  LC_4 Logic Functioning bit
 (25 10)  (679 282)  (679 282)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (660 283)  (660 283)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_h_l_43
 (14 11)  (668 283)  (668 283)  routing T_13_17.sp4_r_v_b_36 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 283)  (677 283)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.sp4_v_b_38 <X> T_13_17.lc_trk_g2_6
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 284)  (680 284)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (42 12)  (696 284)  (696 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 285)  (675 285)  routing T_13_17.sp4_r_v_b_43 <X> T_13_17.lc_trk_g3_3
 (26 13)  (680 285)  (680 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (46 13)  (700 285)  (700 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 286)  (669 286)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g3_5
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_h_l_24 <X> T_13_17.lc_trk_g3_5
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (14 0)  (722 272)  (722 272)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g0_0
 (16 0)  (724 272)  (724 272)  routing T_14_17.sp12_h_r_9 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 272)  (731 272)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (24 0)  (732 272)  (732 272)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 272)  (741 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_0
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (53 0)  (761 272)  (761 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (717 273)  (717 273)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_v_b_1
 (10 1)  (718 273)  (718 273)  routing T_14_17.sp4_v_t_40 <X> T_14_17.sp4_v_b_1
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (729 273)  (729 273)  routing T_14_17.sp4_h_r_3 <X> T_14_17.lc_trk_g0_3
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 273)  (735 273)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.input_2_0
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (40 1)  (748 273)  (748 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (47 1)  (755 273)  (755 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 274)  (731 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (4 3)  (712 275)  (712 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_37
 (6 3)  (714 275)  (714 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_h_l_37
 (14 3)  (722 275)  (722 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (16 3)  (724 275)  (724 275)  routing T_14_17.sp4_h_r_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (729 275)  (729 275)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (0 4)  (708 276)  (708 276)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 4)  (709 276)  (709 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 276)  (723 276)  routing T_14_17.sp4_h_l_4 <X> T_14_17.lc_trk_g1_1
 (16 4)  (724 276)  (724 276)  routing T_14_17.sp4_h_l_4 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.sp4_h_l_4 <X> T_14_17.lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (0 5)  (708 277)  (708 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (1 5)  (709 277)  (709 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_7/cen
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_b_4
 (18 5)  (726 277)  (726 277)  routing T_14_17.sp4_h_l_4 <X> T_14_17.lc_trk_g1_1
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (742 277)  (742 277)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.input_2_2
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (15 6)  (723 278)  (723 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (16 6)  (724 278)  (724 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 278)  (726 278)  routing T_14_17.sp4_h_r_13 <X> T_14_17.lc_trk_g1_5
 (25 6)  (733 278)  (733 278)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (11 7)  (719 279)  (719 279)  routing T_14_17.sp4_h_r_5 <X> T_14_17.sp4_h_l_40
 (16 7)  (724 279)  (724 279)  routing T_14_17.sp12_h_r_12 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (731 279)  (731 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (25 7)  (733 279)  (733 279)  routing T_14_17.sp4_h_l_11 <X> T_14_17.lc_trk_g1_6
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (14 8)  (722 280)  (722 280)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (25 8)  (733 280)  (733 280)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g2_2
 (11 9)  (719 281)  (719 281)  routing T_14_17.sp4_h_l_45 <X> T_14_17.sp4_h_r_8
 (14 9)  (722 281)  (722 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_h_r_40 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (8 10)  (716 282)  (716 282)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_h_l_42
 (16 10)  (724 282)  (724 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (21 10)  (729 282)  (729 282)  routing T_14_17.wire_logic_cluster/lc_7/out <X> T_14_17.lc_trk_g2_7
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (8 11)  (716 283)  (716 283)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_v_t_42
 (9 11)  (717 283)  (717 283)  routing T_14_17.sp4_h_r_7 <X> T_14_17.sp4_v_t_42
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp12_v_b_12 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (726 283)  (726 283)  routing T_14_17.sp4_v_b_37 <X> T_14_17.lc_trk_g2_5
 (28 11)  (736 283)  (736 283)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (6 12)  (714 284)  (714 284)  routing T_14_17.sp4_h_r_4 <X> T_14_17.sp4_v_b_9
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g3_3
 (24 12)  (732 284)  (732 284)  routing T_14_17.sp4_v_t_30 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (719 285)  (719 285)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_11
 (13 13)  (721 285)  (721 285)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_h_r_11
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 286)  (723 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.rgt_op_5 <X> T_14_17.lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 286)  (731 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 287)  (708 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (21 15)  (729 287)  (729 287)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g3_7
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (5 0)  (767 272)  (767 272)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_h_r_0
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (785 272)  (785 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.sp4_v_b_19 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 272)  (790 272)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 272)  (797 272)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_0
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (47 0)  (809 272)  (809 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (766 273)  (766 273)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_h_r_0
 (12 1)  (774 273)  (774 273)  routing T_15_17.sp4_h_r_2 <X> T_15_17.sp4_v_b_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 273)  (795 273)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g0_4
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 274)  (795 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (45 2)  (807 274)  (807 274)  LC_1 Logic Functioning bit
 (51 2)  (813 274)  (813 274)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (776 275)  (776 275)  routing T_15_17.bnr_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp4_r_v_b_31 <X> T_15_17.lc_trk_g0_7
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (795 275)  (795 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (53 3)  (815 275)  (815 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (783 276)  (783 276)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g1_3
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (787 276)  (787 276)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 276)  (796 276)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (37 4)  (799 276)  (799 276)  LC_2 Logic Functioning bit
 (39 4)  (801 276)  (801 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (45 4)  (807 276)  (807 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (11 5)  (773 277)  (773 277)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_h_r_5
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 277)  (785 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (38 5)  (800 277)  (800 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (46 5)  (808 277)  (808 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (14 6)  (776 278)  (776 278)  routing T_15_17.wire_logic_cluster/lc_4/out <X> T_15_17.lc_trk_g1_4
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_h_l_2 <X> T_15_17.lc_trk_g1_7
 (25 6)  (787 278)  (787 278)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g1_6
 (27 6)  (789 278)  (789 278)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 278)  (797 278)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_l_40 <X> T_15_17.sp4_v_t_40
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (784 279)  (784 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (789 279)  (789 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 279)  (790 279)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 279)  (794 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (795 279)  (795 279)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.input_2_3
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 280)  (786 280)  routing T_15_17.tnr_op_3 <X> T_15_17.lc_trk_g2_3
 (25 8)  (787 280)  (787 280)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 280)  (797 280)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_4
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (45 8)  (807 280)  (807 280)  LC_4 Logic Functioning bit
 (51 8)  (813 280)  (813 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (766 281)  (766 281)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_h_r_6
 (6 9)  (768 281)  (768 281)  routing T_15_17.sp4_h_l_47 <X> T_15_17.sp4_h_r_6
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 281)  (785 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (24 9)  (786 281)  (786 281)  routing T_15_17.sp4_h_r_34 <X> T_15_17.lc_trk_g2_2
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_4
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (53 9)  (815 281)  (815 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (765 282)  (765 282)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_h_l_22
 (13 10)  (775 282)  (775 282)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_45
 (15 10)  (777 282)  (777 282)  routing T_15_17.sp4_h_l_24 <X> T_15_17.lc_trk_g2_5
 (16 10)  (778 282)  (778 282)  routing T_15_17.sp4_h_l_24 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.sp4_h_l_24 <X> T_15_17.lc_trk_g2_5
 (21 10)  (783 282)  (783 282)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 282)  (790 282)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (38 10)  (800 282)  (800 282)  LC_5 Logic Functioning bit
 (46 10)  (808 282)  (808 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (765 283)  (765 283)  routing T_15_17.sp12_h_r_1 <X> T_15_17.sp12_h_l_22
 (12 11)  (774 283)  (774 283)  routing T_15_17.sp4_h_r_8 <X> T_15_17.sp4_v_t_45
 (15 11)  (777 283)  (777 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (16 11)  (778 283)  (778 283)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (787 283)  (787 283)  routing T_15_17.sp4_r_v_b_38 <X> T_15_17.lc_trk_g2_6
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (9 12)  (771 284)  (771 284)  routing T_15_17.sp4_v_t_47 <X> T_15_17.sp4_h_r_10
 (14 12)  (776 284)  (776 284)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (25 12)  (787 284)  (787 284)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g3_2
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 284)  (792 284)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 284)  (797 284)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (48 12)  (810 284)  (810 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (6 13)  (768 285)  (768 285)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_h_r_9
 (15 13)  (777 285)  (777 285)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (16 13)  (778 285)  (778 285)  routing T_15_17.sp4_h_l_21 <X> T_15_17.lc_trk_g3_0
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (783 285)  (783 285)  routing T_15_17.sp4_h_r_43 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 285)  (794 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 285)  (795 285)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.input_2_6
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (8 14)  (770 286)  (770 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (9 14)  (771 286)  (771 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (10 14)  (772 286)  (772 286)  routing T_15_17.sp4_v_t_41 <X> T_15_17.sp4_h_l_47
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (21 14)  (783 286)  (783 286)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g3_7
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 286)  (789 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 286)  (790 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 286)  (792 286)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 286)  (797 286)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (38 14)  (800 286)  (800 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (45 14)  (807 286)  (807 286)  LC_7 Logic Functioning bit
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_h_r_44 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (783 287)  (783 287)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g3_7
 (26 15)  (788 287)  (788 287)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 287)  (794 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 287)  (795 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (35 15)  (797 287)  (797 287)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_7
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (48 15)  (810 287)  (810 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_17

 (16 0)  (832 272)  (832 272)  routing T_16_17.sp12_h_r_9 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.sp4_h_r_11 <X> T_16_17.lc_trk_g0_3
 (27 0)  (843 272)  (843 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 272)  (851 272)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_0
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (47 0)  (863 272)  (863 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (820 273)  (820 273)  routing T_16_17.sp4_h_l_41 <X> T_16_17.sp4_h_r_0
 (6 1)  (822 273)  (822 273)  routing T_16_17.sp4_h_l_41 <X> T_16_17.sp4_h_r_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g0_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_0
 (34 1)  (850 273)  (850 273)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.input_2_0
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.bnr_op_4 <X> T_16_17.lc_trk_g0_4
 (22 2)  (838 274)  (838 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (839 274)  (839 274)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (24 2)  (840 274)  (840 274)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (25 2)  (841 274)  (841 274)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g1_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 274)  (851 274)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_1
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (10 3)  (826 275)  (826 275)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_v_t_36
 (14 3)  (830 275)  (830 275)  routing T_16_17.bnr_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (21 3)  (837 275)  (837 275)  routing T_16_17.sp4_h_r_7 <X> T_16_17.lc_trk_g0_7
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (839 275)  (839 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.sp4_h_r_14 <X> T_16_17.lc_trk_g0_6
 (26 3)  (842 275)  (842 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 275)  (843 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 275)  (849 275)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (0 4)  (816 276)  (816 276)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (817 276)  (817 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (833 276)  (833 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 276)  (834 276)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g1_1
 (21 4)  (837 276)  (837 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (0 5)  (816 277)  (816 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 5)  (817 277)  (817 277)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (4 5)  (820 277)  (820 277)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_r_3
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp12_h_r_16 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp12_h_r_16 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (5 6)  (821 278)  (821 278)  routing T_16_17.sp4_v_b_3 <X> T_16_17.sp4_h_l_38
 (21 6)  (837 278)  (837 278)  routing T_16_17.sp4_v_b_15 <X> T_16_17.lc_trk_g1_7
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (839 278)  (839 278)  routing T_16_17.sp4_v_b_15 <X> T_16_17.lc_trk_g1_7
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 278)  (844 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (8 7)  (824 279)  (824 279)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_t_41
 (9 7)  (825 279)  (825 279)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_t_41
 (10 7)  (826 279)  (826 279)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_v_t_41
 (21 7)  (837 279)  (837 279)  routing T_16_17.sp4_v_b_15 <X> T_16_17.lc_trk_g1_7
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (48 7)  (864 279)  (864 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (3 8)  (819 280)  (819 280)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (6 8)  (822 280)  (822 280)  routing T_16_17.sp4_h_r_1 <X> T_16_17.sp4_v_b_6
 (25 8)  (841 280)  (841 280)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g2_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 280)  (851 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.input_2_4
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (3 9)  (819 281)  (819 281)  routing T_16_17.sp12_h_r_1 <X> T_16_17.sp12_v_b_1
 (11 9)  (827 281)  (827 281)  routing T_16_17.sp4_h_l_45 <X> T_16_17.sp4_h_r_8
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g2_2
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (5 10)  (821 282)  (821 282)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_h_l_43
 (8 10)  (824 282)  (824 282)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_h_l_42
 (10 10)  (826 282)  (826 282)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_h_l_42
 (15 10)  (831 282)  (831 282)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g2_5
 (16 10)  (832 282)  (832 282)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g2_5
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g2_7
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (43 10)  (859 282)  (859 282)  LC_5 Logic Functioning bit
 (50 10)  (866 282)  (866 282)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (822 283)  (822 283)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_h_l_43
 (15 11)  (831 283)  (831 283)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_v_t_33 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_h_r_31 <X> T_16_17.lc_trk_g2_7
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (24 11)  (840 283)  (840 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (25 11)  (841 283)  (841 283)  routing T_16_17.sp4_h_r_30 <X> T_16_17.lc_trk_g2_6
 (26 11)  (842 283)  (842 283)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (15 12)  (831 284)  (831 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (16 12)  (832 284)  (832 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.sp4_h_r_33 <X> T_16_17.lc_trk_g3_1
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (841 284)  (841 284)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g3_2
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (37 12)  (853 284)  (853 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (42 12)  (858 284)  (858 284)  LC_6 Logic Functioning bit
 (50 12)  (866 284)  (866 284)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (820 285)  (820 285)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_h_r_9
 (6 13)  (822 285)  (822 285)  routing T_16_17.sp4_h_l_36 <X> T_16_17.sp4_h_r_9
 (12 13)  (828 285)  (828 285)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_b_11
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (42 13)  (858 285)  (858 285)  LC_6 Logic Functioning bit
 (0 14)  (816 286)  (816 286)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 286)  (821 286)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47
 (12 14)  (828 286)  (828 286)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_46
 (13 14)  (829 286)  (829 286)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_t_46
 (15 14)  (831 286)  (831 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (16 14)  (832 286)  (832 286)  routing T_16_17.sp4_v_t_32 <X> T_16_17.lc_trk_g3_5
 (17 14)  (833 286)  (833 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (48 14)  (864 286)  (864 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (866 286)  (866 286)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (817 287)  (817 287)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (6 15)  (822 287)  (822 287)  routing T_16_17.sp4_v_t_38 <X> T_16_17.sp4_h_l_44
 (11 15)  (827 287)  (827 287)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_46
 (12 15)  (828 287)  (828 287)  routing T_16_17.sp4_h_r_11 <X> T_16_17.sp4_v_t_46
 (13 15)  (829 287)  (829 287)  routing T_16_17.sp4_v_t_40 <X> T_16_17.sp4_h_l_46
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (5 0)  (879 272)  (879 272)  routing T_17_17.sp4_v_t_37 <X> T_17_17.sp4_h_r_0
 (10 0)  (884 272)  (884 272)  routing T_17_17.sp4_v_t_45 <X> T_17_17.sp4_h_r_1
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (897 272)  (897 272)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (28 0)  (902 272)  (902 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 272)  (904 272)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 272)  (905 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (43 0)  (917 272)  (917 272)  LC_0 Logic Functioning bit
 (11 1)  (885 273)  (885 273)  routing T_17_17.sp4_h_l_39 <X> T_17_17.sp4_h_r_2
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_h_r_3 <X> T_17_17.lc_trk_g0_3
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (41 1)  (915 273)  (915 273)  LC_0 Logic Functioning bit
 (43 1)  (917 273)  (917 273)  LC_0 Logic Functioning bit
 (47 1)  (921 273)  (921 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 274)  (879 274)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_h_l_37
 (8 2)  (882 274)  (882 274)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_h_l_36
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (26 2)  (900 274)  (900 274)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (4 3)  (878 275)  (878 275)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_h_l_37
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.sp4_h_l_11 <X> T_17_17.lc_trk_g0_6
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 275)  (902 275)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 275)  (904 275)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 275)  (905 275)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (9 4)  (883 276)  (883 276)  routing T_17_17.sp4_v_t_41 <X> T_17_17.sp4_h_r_4
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 276)  (897 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 276)  (908 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (4 5)  (878 277)  (878 277)  routing T_17_17.sp4_v_t_47 <X> T_17_17.sp4_h_r_3
 (12 5)  (886 277)  (886 277)  routing T_17_17.sp4_h_r_5 <X> T_17_17.sp4_v_b_5
 (18 5)  (892 277)  (892 277)  routing T_17_17.sp4_h_l_4 <X> T_17_17.lc_trk_g1_1
 (21 5)  (895 277)  (895 277)  routing T_17_17.sp4_h_r_19 <X> T_17_17.lc_trk_g1_3
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (8 6)  (882 278)  (882 278)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_h_l_41
 (10 6)  (884 278)  (884 278)  routing T_17_17.sp4_h_r_8 <X> T_17_17.sp4_h_l_41
 (12 6)  (886 278)  (886 278)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_h_l_40
 (14 6)  (888 278)  (888 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (21 6)  (895 278)  (895 278)  routing T_17_17.wire_logic_cluster/lc_7/out <X> T_17_17.lc_trk_g1_7
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 278)  (905 278)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (41 6)  (915 278)  (915 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (13 7)  (887 279)  (887 279)  routing T_17_17.sp4_h_r_2 <X> T_17_17.sp4_h_l_40
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 279)  (896 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (899 279)  (899 279)  routing T_17_17.sp4_r_v_b_30 <X> T_17_17.lc_trk_g1_6
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 279)  (901 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (47 7)  (921 279)  (921 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (21 8)  (895 280)  (895 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (897 280)  (897 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (24 8)  (898 280)  (898 280)  routing T_17_17.sp4_h_r_35 <X> T_17_17.lc_trk_g2_3
 (28 8)  (902 280)  (902 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 280)  (909 280)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_4
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (4 9)  (878 281)  (878 281)  routing T_17_17.sp4_v_t_36 <X> T_17_17.sp4_h_r_6
 (22 9)  (896 281)  (896 281)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (897 281)  (897 281)  routing T_17_17.sp12_v_b_18 <X> T_17_17.lc_trk_g2_2
 (25 9)  (899 281)  (899 281)  routing T_17_17.sp12_v_b_18 <X> T_17_17.lc_trk_g2_2
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (907 281)  (907 281)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.input_2_4
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (38 9)  (912 281)  (912 281)  LC_4 Logic Functioning bit
 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_l_43
 (12 10)  (886 282)  (886 282)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_h_l_45
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 282)  (892 282)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g2_5
 (21 10)  (895 282)  (895 282)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g2_7
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 282)  (901 282)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 282)  (908 282)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (41 10)  (915 282)  (915 282)  LC_5 Logic Functioning bit
 (43 10)  (917 282)  (917 282)  LC_5 Logic Functioning bit
 (45 10)  (919 282)  (919 282)  LC_5 Logic Functioning bit
 (52 10)  (926 282)  (926 282)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (6 11)  (880 283)  (880 283)  routing T_17_17.sp4_v_t_43 <X> T_17_17.sp4_h_l_43
 (11 11)  (885 283)  (885 283)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_h_l_45
 (13 11)  (887 283)  (887 283)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_h_l_45
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_r_v_b_36 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (895 283)  (895 283)  routing T_17_17.sp4_v_t_26 <X> T_17_17.lc_trk_g2_7
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 283)  (904 283)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (40 11)  (914 283)  (914 283)  LC_5 Logic Functioning bit
 (42 11)  (916 283)  (916 283)  LC_5 Logic Functioning bit
 (15 12)  (889 284)  (889 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g3_1
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (899 284)  (899 284)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g3_2
 (5 13)  (879 285)  (879 285)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_b_9
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 285)  (897 285)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g3_2
 (24 13)  (898 285)  (898 285)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g3_2
 (25 13)  (899 285)  (899 285)  routing T_17_17.sp4_h_r_42 <X> T_17_17.lc_trk_g3_2
 (5 14)  (879 286)  (879 286)  routing T_17_17.sp4_v_b_9 <X> T_17_17.sp4_h_l_44
 (9 14)  (883 286)  (883 286)  routing T_17_17.sp4_v_b_10 <X> T_17_17.sp4_h_l_47
 (12 14)  (886 286)  (886 286)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_46
 (28 14)  (902 286)  (902 286)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 286)  (903 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 286)  (905 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 286)  (906 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 286)  (908 286)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 286)  (910 286)  LC_7 Logic Functioning bit
 (37 14)  (911 286)  (911 286)  LC_7 Logic Functioning bit
 (38 14)  (912 286)  (912 286)  LC_7 Logic Functioning bit
 (39 14)  (913 286)  (913 286)  LC_7 Logic Functioning bit
 (41 14)  (915 286)  (915 286)  LC_7 Logic Functioning bit
 (43 14)  (917 286)  (917 286)  LC_7 Logic Functioning bit
 (45 14)  (919 286)  (919 286)  LC_7 Logic Functioning bit
 (52 14)  (926 286)  (926 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (885 287)  (885 287)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_46
 (13 15)  (887 287)  (887 287)  routing T_17_17.sp4_v_t_40 <X> T_17_17.sp4_h_l_46
 (14 15)  (888 287)  (888 287)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g3_4
 (15 15)  (889 287)  (889 287)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g3_4
 (16 15)  (890 287)  (890 287)  routing T_17_17.sp4_h_l_17 <X> T_17_17.lc_trk_g3_4
 (17 15)  (891 287)  (891 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (897 287)  (897 287)  routing T_17_17.sp12_v_t_21 <X> T_17_17.lc_trk_g3_6
 (25 15)  (899 287)  (899 287)  routing T_17_17.sp12_v_t_21 <X> T_17_17.lc_trk_g3_6
 (26 15)  (900 287)  (900 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 287)  (902 287)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 287)  (903 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 287)  (904 287)  routing T_17_17.lc_trk_g2_2 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 287)  (905 287)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 287)  (911 287)  LC_7 Logic Functioning bit
 (39 15)  (913 287)  (913 287)  LC_7 Logic Functioning bit
 (53 15)  (927 287)  (927 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_17

 (3 0)  (931 272)  (931 272)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_b_0
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (951 272)  (951 272)  routing T_18_17.sp4_v_b_19 <X> T_18_17.lc_trk_g0_3
 (24 0)  (952 272)  (952 272)  routing T_18_17.sp4_v_b_19 <X> T_18_17.lc_trk_g0_3
 (27 0)  (955 272)  (955 272)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 272)  (963 272)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_0
 (37 0)  (965 272)  (965 272)  LC_0 Logic Functioning bit
 (41 0)  (969 272)  (969 272)  LC_0 Logic Functioning bit
 (43 0)  (971 272)  (971 272)  LC_0 Logic Functioning bit
 (45 0)  (973 272)  (973 272)  LC_0 Logic Functioning bit
 (52 0)  (980 272)  (980 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (931 273)  (931 273)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_b_0
 (9 1)  (937 273)  (937 273)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_v_b_1
 (10 1)  (938 273)  (938 273)  routing T_18_17.sp4_v_t_40 <X> T_18_17.sp4_v_b_1
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 273)  (961 273)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g3_7 <X> T_18_17.input_2_0
 (37 1)  (965 273)  (965 273)  LC_0 Logic Functioning bit
 (40 1)  (968 273)  (968 273)  LC_0 Logic Functioning bit
 (42 1)  (970 273)  (970 273)  LC_0 Logic Functioning bit
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (931 274)  (931 274)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_h_l_23
 (11 2)  (939 274)  (939 274)  routing T_18_17.sp4_v_b_6 <X> T_18_17.sp4_v_t_39
 (13 2)  (941 274)  (941 274)  routing T_18_17.sp4_v_b_6 <X> T_18_17.sp4_v_t_39
 (28 2)  (956 274)  (956 274)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 274)  (963 274)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (3 3)  (931 275)  (931 275)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_h_l_23
 (11 3)  (939 275)  (939 275)  routing T_18_17.sp4_h_r_2 <X> T_18_17.sp4_h_l_39
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_2 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 275)  (958 275)  routing T_18_17.lc_trk_g2_2 <X> T_18_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (961 275)  (961 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (34 3)  (962 275)  (962 275)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (41 3)  (969 275)  (969 275)  LC_1 Logic Functioning bit
 (43 3)  (971 275)  (971 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 275)  (976 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (943 276)  (943 276)  routing T_18_17.sp4_v_b_17 <X> T_18_17.lc_trk_g1_1
 (16 4)  (944 276)  (944 276)  routing T_18_17.sp4_v_b_17 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (25 4)  (953 276)  (953 276)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 276)  (962 276)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 276)  (964 276)  LC_2 Logic Functioning bit
 (37 4)  (965 276)  (965 276)  LC_2 Logic Functioning bit
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (41 4)  (969 276)  (969 276)  LC_2 Logic Functioning bit
 (43 4)  (971 276)  (971 276)  LC_2 Logic Functioning bit
 (45 4)  (973 276)  (973 276)  LC_2 Logic Functioning bit
 (15 5)  (943 277)  (943 277)  routing T_18_17.sp4_v_t_5 <X> T_18_17.lc_trk_g1_0
 (16 5)  (944 277)  (944 277)  routing T_18_17.sp4_v_t_5 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (950 277)  (950 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 277)  (951 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (24 5)  (952 277)  (952 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (25 5)  (953 277)  (953 277)  routing T_18_17.sp4_h_l_7 <X> T_18_17.lc_trk_g1_2
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g3_1 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 277)  (958 277)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (964 277)  (964 277)  LC_2 Logic Functioning bit
 (38 5)  (966 277)  (966 277)  LC_2 Logic Functioning bit
 (3 6)  (931 278)  (931 278)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_t_23
 (9 6)  (937 278)  (937 278)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_h_l_41
 (10 6)  (938 278)  (938 278)  routing T_18_17.sp4_h_r_1 <X> T_18_17.sp4_h_l_41
 (12 6)  (940 278)  (940 278)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_l_40
 (16 6)  (944 278)  (944 278)  routing T_18_17.sp12_h_r_13 <X> T_18_17.lc_trk_g1_5
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 278)  (955 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_0 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (3 7)  (931 279)  (931 279)  routing T_18_17.sp12_h_r_0 <X> T_18_17.sp12_v_t_23
 (11 7)  (939 279)  (939 279)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_l_40
 (13 7)  (941 279)  (941 279)  routing T_18_17.sp4_v_t_46 <X> T_18_17.sp4_h_l_40
 (27 7)  (955 279)  (955 279)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (13 8)  (941 280)  (941 280)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (14 8)  (942 280)  (942 280)  routing T_18_17.wire_logic_cluster/lc_0/out <X> T_18_17.lc_trk_g2_0
 (22 8)  (950 280)  (950 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 280)  (951 280)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g2_3
 (24 8)  (952 280)  (952 280)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g2_3
 (25 8)  (953 280)  (953 280)  routing T_18_17.sp4_v_t_23 <X> T_18_17.lc_trk_g2_2
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 280)  (961 280)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (979 280)  (979 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (940 281)  (940 281)  routing T_18_17.sp4_h_l_45 <X> T_18_17.sp4_v_b_8
 (17 9)  (945 281)  (945 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (949 281)  (949 281)  routing T_18_17.sp4_h_r_27 <X> T_18_17.lc_trk_g2_3
 (22 9)  (950 281)  (950 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (951 281)  (951 281)  routing T_18_17.sp4_v_t_23 <X> T_18_17.lc_trk_g2_2
 (25 9)  (953 281)  (953 281)  routing T_18_17.sp4_v_t_23 <X> T_18_17.lc_trk_g2_2
 (27 9)  (955 281)  (955 281)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 281)  (964 281)  LC_4 Logic Functioning bit
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (39 9)  (967 281)  (967 281)  LC_4 Logic Functioning bit
 (43 9)  (971 281)  (971 281)  LC_4 Logic Functioning bit
 (8 10)  (936 282)  (936 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (10 10)  (938 282)  (938 282)  routing T_18_17.sp4_h_r_11 <X> T_18_17.sp4_h_l_42
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (953 282)  (953 282)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g2_6
 (26 10)  (954 282)  (954 282)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 282)  (956 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 282)  (957 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 282)  (958 282)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_5/in_1
 (46 10)  (974 282)  (974 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (6 11)  (934 283)  (934 283)  routing T_18_17.sp4_h_r_6 <X> T_18_17.sp4_h_l_43
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (946 283)  (946 283)  routing T_18_17.sp4_r_v_b_37 <X> T_18_17.lc_trk_g2_5
 (21 11)  (949 283)  (949 283)  routing T_18_17.sp4_r_v_b_39 <X> T_18_17.lc_trk_g2_7
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (954 283)  (954 283)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 283)  (955 283)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 283)  (956 283)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 283)  (957 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 283)  (964 283)  LC_5 Logic Functioning bit
 (38 11)  (966 283)  (966 283)  LC_5 Logic Functioning bit
 (41 11)  (969 283)  (969 283)  LC_5 Logic Functioning bit
 (43 11)  (971 283)  (971 283)  LC_5 Logic Functioning bit
 (11 12)  (939 284)  (939 284)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_v_b_11
 (17 12)  (945 284)  (945 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 284)  (949 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 284)  (951 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g3_2
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 284)  (963 284)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.input_2_6
 (36 12)  (964 284)  (964 284)  LC_6 Logic Functioning bit
 (38 12)  (966 284)  (966 284)  LC_6 Logic Functioning bit
 (42 12)  (970 284)  (970 284)  LC_6 Logic Functioning bit
 (43 12)  (971 284)  (971 284)  LC_6 Logic Functioning bit
 (45 12)  (973 284)  (973 284)  LC_6 Logic Functioning bit
 (53 12)  (981 284)  (981 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (933 285)  (933 285)  routing T_18_17.sp4_h_r_9 <X> T_18_17.sp4_v_b_9
 (12 13)  (940 285)  (940 285)  routing T_18_17.sp4_v_t_45 <X> T_18_17.sp4_v_b_11
 (17 13)  (945 285)  (945 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (949 285)  (949 285)  routing T_18_17.sp4_h_r_43 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 285)  (959 285)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 285)  (960 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (961 285)  (961 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.input_2_6
 (35 13)  (963 285)  (963 285)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.input_2_6
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit
 (14 14)  (942 286)  (942 286)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (21 14)  (949 286)  (949 286)  routing T_18_17.sp4_h_l_34 <X> T_18_17.lc_trk_g3_7
 (22 14)  (950 286)  (950 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (951 286)  (951 286)  routing T_18_17.sp4_h_l_34 <X> T_18_17.lc_trk_g3_7
 (24 14)  (952 286)  (952 286)  routing T_18_17.sp4_h_l_34 <X> T_18_17.lc_trk_g3_7
 (25 14)  (953 286)  (953 286)  routing T_18_17.sp4_v_b_30 <X> T_18_17.lc_trk_g3_6
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 286)  (958 286)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 286)  (961 286)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 286)  (964 286)  LC_7 Logic Functioning bit
 (45 14)  (973 286)  (973 286)  LC_7 Logic Functioning bit
 (4 15)  (932 287)  (932 287)  routing T_18_17.sp4_v_b_4 <X> T_18_17.sp4_h_l_44
 (14 15)  (942 287)  (942 287)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (16 15)  (944 287)  (944 287)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g3_4
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (949 287)  (949 287)  routing T_18_17.sp4_h_l_34 <X> T_18_17.lc_trk_g3_7
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 287)  (951 287)  routing T_18_17.sp4_v_b_30 <X> T_18_17.lc_trk_g3_6
 (26 15)  (954 287)  (954 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_3 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 287)  (959 287)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 287)  (962 287)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.input_2_7
 (36 15)  (964 287)  (964 287)  LC_7 Logic Functioning bit
 (37 15)  (965 287)  (965 287)  LC_7 Logic Functioning bit
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit
 (41 15)  (969 287)  (969 287)  LC_7 Logic Functioning bit
 (43 15)  (971 287)  (971 287)  LC_7 Logic Functioning bit
 (48 15)  (976 287)  (976 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_17

 (4 0)  (986 272)  (986 272)  routing T_19_17.sp4_h_l_37 <X> T_19_17.sp4_v_b_0
 (11 0)  (993 272)  (993 272)  routing T_19_17.sp4_h_r_9 <X> T_19_17.sp4_v_b_2
 (12 0)  (994 272)  (994 272)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_2
 (15 0)  (997 272)  (997 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (16 0)  (998 272)  (998 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (17 0)  (999 272)  (999 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1000 272)  (1000 272)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (21 0)  (1003 272)  (1003 272)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g0_3
 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 272)  (1008 272)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 272)  (1010 272)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 272)  (1014 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 272)  (1016 272)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 272)  (1018 272)  LC_0 Logic Functioning bit
 (37 0)  (1019 272)  (1019 272)  LC_0 Logic Functioning bit
 (38 0)  (1020 272)  (1020 272)  LC_0 Logic Functioning bit
 (39 0)  (1021 272)  (1021 272)  LC_0 Logic Functioning bit
 (41 0)  (1023 272)  (1023 272)  LC_0 Logic Functioning bit
 (43 0)  (1025 272)  (1025 272)  LC_0 Logic Functioning bit
 (45 0)  (1027 272)  (1027 272)  LC_0 Logic Functioning bit
 (5 1)  (987 273)  (987 273)  routing T_19_17.sp4_h_l_37 <X> T_19_17.sp4_v_b_0
 (11 1)  (993 273)  (993 273)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_2
 (13 1)  (995 273)  (995 273)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_2
 (18 1)  (1000 273)  (1000 273)  routing T_19_17.sp4_h_l_4 <X> T_19_17.lc_trk_g0_1
 (26 1)  (1008 273)  (1008 273)  routing T_19_17.lc_trk_g0_6 <X> T_19_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 273)  (1011 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (1019 273)  (1019 273)  LC_0 Logic Functioning bit
 (39 1)  (1021 273)  (1021 273)  LC_0 Logic Functioning bit
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (985 274)  (985 274)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23
 (11 2)  (993 274)  (993 274)  routing T_19_17.sp4_h_l_44 <X> T_19_17.sp4_v_t_39
 (15 2)  (997 274)  (997 274)  routing T_19_17.bot_op_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g2_0 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 274)  (1016 274)  routing T_19_17.lc_trk_g1_1 <X> T_19_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (52 2)  (1034 274)  (1034 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (3 3)  (985 275)  (985 275)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23
 (11 3)  (993 275)  (993 275)  routing T_19_17.sp4_h_r_6 <X> T_19_17.sp4_h_l_39
 (13 3)  (995 275)  (995 275)  routing T_19_17.sp4_h_r_6 <X> T_19_17.sp4_h_l_39
 (22 3)  (1004 275)  (1004 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1005 275)  (1005 275)  routing T_19_17.sp4_v_b_22 <X> T_19_17.lc_trk_g0_6
 (24 3)  (1006 275)  (1006 275)  routing T_19_17.sp4_v_b_22 <X> T_19_17.lc_trk_g0_6
 (26 3)  (1008 275)  (1008 275)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 275)  (1009 275)  routing T_19_17.lc_trk_g1_2 <X> T_19_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 275)  (1011 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 275)  (1014 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 275)  (1015 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (34 3)  (1016 275)  (1016 275)  routing T_19_17.lc_trk_g3_0 <X> T_19_17.input_2_1
 (36 3)  (1018 275)  (1018 275)  LC_1 Logic Functioning bit
 (37 3)  (1019 275)  (1019 275)  LC_1 Logic Functioning bit
 (38 3)  (1020 275)  (1020 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (14 4)  (996 276)  (996 276)  routing T_19_17.wire_logic_cluster/lc_0/out <X> T_19_17.lc_trk_g1_0
 (17 4)  (999 276)  (999 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1000 276)  (1000 276)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g1_1
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 276)  (1005 276)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (24 4)  (1006 276)  (1006 276)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (25 4)  (1007 276)  (1007 276)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (27 4)  (1009 276)  (1009 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 276)  (1010 276)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1003 277)  (1003 277)  routing T_19_17.sp4_h_r_3 <X> T_19_17.lc_trk_g1_3
 (22 5)  (1004 277)  (1004 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 277)  (1005 277)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (24 5)  (1006 277)  (1006 277)  routing T_19_17.sp4_h_r_10 <X> T_19_17.lc_trk_g1_2
 (30 5)  (1012 277)  (1012 277)  routing T_19_17.lc_trk_g3_2 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 277)  (1013 277)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 277)  (1019 277)  LC_2 Logic Functioning bit
 (39 5)  (1021 277)  (1021 277)  LC_2 Logic Functioning bit
 (47 5)  (1029 277)  (1029 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (987 278)  (987 278)  routing T_19_17.sp4_v_t_38 <X> T_19_17.sp4_h_l_38
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 278)  (1006 278)  routing T_19_17.bot_op_7 <X> T_19_17.lc_trk_g1_7
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 278)  (1015 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 278)  (1016 278)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (41 6)  (1023 278)  (1023 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (6 7)  (988 279)  (988 279)  routing T_19_17.sp4_v_t_38 <X> T_19_17.sp4_h_l_38
 (12 7)  (994 279)  (994 279)  routing T_19_17.sp4_h_l_40 <X> T_19_17.sp4_v_t_40
 (22 7)  (1004 279)  (1004 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1007 279)  (1007 279)  routing T_19_17.sp4_r_v_b_30 <X> T_19_17.lc_trk_g1_6
 (26 7)  (1008 279)  (1008 279)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 279)  (1011 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 279)  (1014 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1015 279)  (1015 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.input_2_3
 (35 7)  (1017 279)  (1017 279)  routing T_19_17.lc_trk_g2_3 <X> T_19_17.input_2_3
 (36 7)  (1018 279)  (1018 279)  LC_3 Logic Functioning bit
 (37 7)  (1019 279)  (1019 279)  LC_3 Logic Functioning bit
 (39 7)  (1021 279)  (1021 279)  LC_3 Logic Functioning bit
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (53 7)  (1035 279)  (1035 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (12 8)  (994 280)  (994 280)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_8
 (14 8)  (996 280)  (996 280)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (15 8)  (997 280)  (997 280)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g2_1
 (16 8)  (998 280)  (998 280)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g2_1
 (17 8)  (999 280)  (999 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1000 280)  (1000 280)  routing T_19_17.sp4_h_r_33 <X> T_19_17.lc_trk_g2_1
 (22 8)  (1004 280)  (1004 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (26 8)  (1008 280)  (1008 280)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 280)  (1013 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 280)  (1015 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 280)  (1016 280)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 280)  (1017 280)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (41 8)  (1023 280)  (1023 280)  LC_4 Logic Functioning bit
 (43 8)  (1025 280)  (1025 280)  LC_4 Logic Functioning bit
 (47 8)  (1029 280)  (1029 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (11 9)  (993 281)  (993 281)  routing T_19_17.sp4_v_b_8 <X> T_19_17.sp4_h_r_8
 (14 9)  (996 281)  (996 281)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (16 9)  (998 281)  (998 281)  routing T_19_17.sp4_v_t_21 <X> T_19_17.lc_trk_g2_0
 (17 9)  (999 281)  (999 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (28 9)  (1010 281)  (1010 281)  routing T_19_17.lc_trk_g2_4 <X> T_19_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 281)  (1011 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 281)  (1013 281)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 281)  (1014 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 281)  (1015 281)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (35 9)  (1017 281)  (1017 281)  routing T_19_17.lc_trk_g2_6 <X> T_19_17.input_2_4
 (37 9)  (1019 281)  (1019 281)  LC_4 Logic Functioning bit
 (3 10)  (985 282)  (985 282)  routing T_19_17.sp12_v_t_22 <X> T_19_17.sp12_h_l_22
 (25 10)  (1007 282)  (1007 282)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g2_6
 (26 10)  (1008 282)  (1008 282)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1010 282)  (1010 282)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 282)  (1013 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 282)  (1015 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 282)  (1016 282)  routing T_19_17.lc_trk_g3_5 <X> T_19_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 282)  (1017 282)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_5
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (42 10)  (1024 282)  (1024 282)  LC_5 Logic Functioning bit
 (14 11)  (996 283)  (996 283)  routing T_19_17.sp4_r_v_b_36 <X> T_19_17.lc_trk_g2_4
 (17 11)  (999 283)  (999 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1004 283)  (1004 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1005 283)  (1005 283)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g2_6
 (25 11)  (1007 283)  (1007 283)  routing T_19_17.sp4_v_b_38 <X> T_19_17.lc_trk_g2_6
 (26 11)  (1008 283)  (1008 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 283)  (1009 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 283)  (1010 283)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 283)  (1011 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 283)  (1012 283)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (1014 283)  (1014 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (1016 283)  (1016 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_5
 (35 11)  (1017 283)  (1017 283)  routing T_19_17.lc_trk_g1_6 <X> T_19_17.input_2_5
 (37 11)  (1019 283)  (1019 283)  LC_5 Logic Functioning bit
 (39 11)  (1021 283)  (1021 283)  LC_5 Logic Functioning bit
 (12 12)  (994 284)  (994 284)  routing T_19_17.sp4_v_t_46 <X> T_19_17.sp4_h_r_11
 (15 12)  (997 284)  (997 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (16 12)  (998 284)  (998 284)  routing T_19_17.sp4_v_t_28 <X> T_19_17.lc_trk_g3_1
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (1003 284)  (1003 284)  routing T_19_17.sp4_h_r_35 <X> T_19_17.lc_trk_g3_3
 (22 12)  (1004 284)  (1004 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 284)  (1005 284)  routing T_19_17.sp4_h_r_35 <X> T_19_17.lc_trk_g3_3
 (24 12)  (1006 284)  (1006 284)  routing T_19_17.sp4_h_r_35 <X> T_19_17.lc_trk_g3_3
 (26 12)  (1008 284)  (1008 284)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 284)  (1015 284)  routing T_19_17.lc_trk_g2_1 <X> T_19_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 284)  (1018 284)  LC_6 Logic Functioning bit
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (38 12)  (1020 284)  (1020 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (40 12)  (1022 284)  (1022 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (51 12)  (1033 284)  (1033 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (990 285)  (990 285)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_10
 (9 13)  (991 285)  (991 285)  routing T_19_17.sp4_h_l_47 <X> T_19_17.sp4_v_b_10
 (15 13)  (997 285)  (997 285)  routing T_19_17.tnr_op_0 <X> T_19_17.lc_trk_g3_0
 (17 13)  (999 285)  (999 285)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (1004 285)  (1004 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 285)  (1005 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (24 13)  (1006 285)  (1006 285)  routing T_19_17.sp4_v_b_42 <X> T_19_17.lc_trk_g3_2
 (26 13)  (1008 285)  (1008 285)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 285)  (1009 285)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 285)  (1010 285)  routing T_19_17.lc_trk_g3_7 <X> T_19_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 285)  (1011 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (1014 285)  (1014 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1016 285)  (1016 285)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_6
 (35 13)  (1017 285)  (1017 285)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.input_2_6
 (36 13)  (1018 285)  (1018 285)  LC_6 Logic Functioning bit
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (38 13)  (1020 285)  (1020 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (40 13)  (1022 285)  (1022 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (42 13)  (1024 285)  (1024 285)  LC_6 Logic Functioning bit
 (4 14)  (986 286)  (986 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (6 14)  (988 286)  (988 286)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (15 14)  (997 286)  (997 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (16 14)  (998 286)  (998 286)  routing T_19_17.sp4_v_t_32 <X> T_19_17.lc_trk_g3_5
 (17 14)  (999 286)  (999 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (1004 286)  (1004 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.sp4_h_r_46 <X> T_19_17.lc_trk_g3_6
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 286)  (1010 286)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 286)  (1017 286)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.input_2_7
 (36 14)  (1018 286)  (1018 286)  LC_7 Logic Functioning bit
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (38 14)  (1020 286)  (1020 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (5 15)  (987 287)  (987 287)  routing T_19_17.sp4_h_r_3 <X> T_19_17.sp4_v_t_44
 (13 15)  (995 287)  (995 287)  routing T_19_17.sp4_v_b_6 <X> T_19_17.sp4_h_l_46
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1005 287)  (1005 287)  routing T_19_17.sp4_h_r_46 <X> T_19_17.lc_trk_g3_6
 (24 15)  (1006 287)  (1006 287)  routing T_19_17.sp4_h_r_46 <X> T_19_17.lc_trk_g3_6
 (25 15)  (1007 287)  (1007 287)  routing T_19_17.sp4_h_r_46 <X> T_19_17.lc_trk_g3_6
 (26 15)  (1008 287)  (1008 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 287)  (1009 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 287)  (1010 287)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g3_3 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 287)  (1014 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (1019 287)  (1019 287)  LC_7 Logic Functioning bit
 (39 15)  (1021 287)  (1021 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (5 0)  (1041 272)  (1041 272)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_0
 (11 0)  (1047 272)  (1047 272)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_b_2
 (13 0)  (1049 272)  (1049 272)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_b_2
 (14 0)  (1050 272)  (1050 272)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (15 0)  (1051 272)  (1051 272)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (17 0)  (1053 272)  (1053 272)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (1054 272)  (1054 272)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (22 0)  (1058 272)  (1058 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (4 1)  (1040 273)  (1040 273)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_0
 (12 1)  (1048 273)  (1048 273)  routing T_20_17.sp4_h_l_45 <X> T_20_17.sp4_v_b_2
 (15 1)  (1051 273)  (1051 273)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (16 1)  (1052 273)  (1052 273)  routing T_20_17.sp4_h_r_8 <X> T_20_17.lc_trk_g0_0
 (17 1)  (1053 273)  (1053 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (1054 273)  (1054 273)  routing T_20_17.sp12_h_r_1 <X> T_20_17.lc_trk_g0_1
 (21 1)  (1057 273)  (1057 273)  routing T_20_17.sp4_r_v_b_32 <X> T_20_17.lc_trk_g0_3
 (22 1)  (1058 273)  (1058 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1059 273)  (1059 273)  routing T_20_17.sp12_h_r_10 <X> T_20_17.lc_trk_g0_2
 (0 2)  (1036 274)  (1036 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 274)  (1037 274)  routing T_20_17.glb_netwk_6 <X> T_20_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 274)  (1038 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 274)  (1039 274)  routing T_20_17.sp12_v_t_23 <X> T_20_17.sp12_h_l_23
 (4 2)  (1040 274)  (1040 274)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_37
 (13 2)  (1049 274)  (1049 274)  routing T_20_17.sp4_v_b_2 <X> T_20_17.sp4_v_t_39
 (27 2)  (1063 274)  (1063 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 274)  (1065 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 274)  (1066 274)  routing T_20_17.lc_trk_g1_5 <X> T_20_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 274)  (1068 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 274)  (1070 274)  routing T_20_17.lc_trk_g1_1 <X> T_20_17.wire_logic_cluster/lc_1/in_3
 (5 3)  (1041 275)  (1041 275)  routing T_20_17.sp4_h_r_0 <X> T_20_17.sp4_v_t_37
 (28 3)  (1064 275)  (1064 275)  routing T_20_17.lc_trk_g2_1 <X> T_20_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 275)  (1065 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (1077 275)  (1077 275)  LC_1 Logic Functioning bit
 (43 3)  (1079 275)  (1079 275)  LC_1 Logic Functioning bit
 (51 3)  (1087 275)  (1087 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (1041 276)  (1041 276)  routing T_20_17.sp4_v_t_38 <X> T_20_17.sp4_h_r_3
 (15 4)  (1051 276)  (1051 276)  routing T_20_17.sp4_v_b_17 <X> T_20_17.lc_trk_g1_1
 (16 4)  (1052 276)  (1052 276)  routing T_20_17.sp4_v_b_17 <X> T_20_17.lc_trk_g1_1
 (17 4)  (1053 276)  (1053 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1057 276)  (1057 276)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g1_3
 (22 4)  (1058 276)  (1058 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1059 276)  (1059 276)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g1_3
 (25 4)  (1061 276)  (1061 276)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (26 4)  (1062 276)  (1062 276)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 276)  (1063 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 276)  (1064 276)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 276)  (1065 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 276)  (1068 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 276)  (1070 276)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 276)  (1072 276)  LC_2 Logic Functioning bit
 (37 4)  (1073 276)  (1073 276)  LC_2 Logic Functioning bit
 (39 4)  (1075 276)  (1075 276)  LC_2 Logic Functioning bit
 (41 4)  (1077 276)  (1077 276)  LC_2 Logic Functioning bit
 (43 4)  (1079 276)  (1079 276)  LC_2 Logic Functioning bit
 (45 4)  (1081 276)  (1081 276)  LC_2 Logic Functioning bit
 (46 4)  (1082 276)  (1082 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (1086 276)  (1086 276)  Cascade bit: LH_LC02_inmux02_5

 (10 5)  (1046 277)  (1046 277)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_v_b_4
 (11 5)  (1047 277)  (1047 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_h_l_44 <X> T_20_17.sp4_h_r_5
 (21 5)  (1057 277)  (1057 277)  routing T_20_17.sp4_v_b_11 <X> T_20_17.lc_trk_g1_3
 (22 5)  (1058 277)  (1058 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1059 277)  (1059 277)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (25 5)  (1061 277)  (1061 277)  routing T_20_17.sp4_v_b_10 <X> T_20_17.lc_trk_g1_2
 (26 5)  (1062 277)  (1062 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 277)  (1063 277)  routing T_20_17.lc_trk_g1_7 <X> T_20_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 277)  (1065 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 277)  (1066 277)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 277)  (1067 277)  routing T_20_17.lc_trk_g1_2 <X> T_20_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 277)  (1072 277)  LC_2 Logic Functioning bit
 (37 5)  (1073 277)  (1073 277)  LC_2 Logic Functioning bit
 (38 5)  (1074 277)  (1074 277)  LC_2 Logic Functioning bit
 (41 5)  (1077 277)  (1077 277)  LC_2 Logic Functioning bit
 (43 5)  (1079 277)  (1079 277)  LC_2 Logic Functioning bit
 (8 6)  (1044 278)  (1044 278)  routing T_20_17.sp4_v_t_41 <X> T_20_17.sp4_h_l_41
 (9 6)  (1045 278)  (1045 278)  routing T_20_17.sp4_v_t_41 <X> T_20_17.sp4_h_l_41
 (14 6)  (1050 278)  (1050 278)  routing T_20_17.wire_logic_cluster/lc_4/out <X> T_20_17.lc_trk_g1_4
 (15 6)  (1051 278)  (1051 278)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (16 6)  (1052 278)  (1052 278)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (17 6)  (1053 278)  (1053 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (1058 278)  (1058 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (32 6)  (1068 278)  (1068 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 278)  (1069 278)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 278)  (1072 278)  LC_3 Logic Functioning bit
 (38 6)  (1074 278)  (1074 278)  LC_3 Logic Functioning bit
 (47 6)  (1083 278)  (1083 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (1053 279)  (1053 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (1054 279)  (1054 279)  routing T_20_17.sp4_h_r_5 <X> T_20_17.lc_trk_g1_5
 (26 7)  (1062 279)  (1062 279)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1063 279)  (1063 279)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 279)  (1064 279)  routing T_20_17.lc_trk_g3_2 <X> T_20_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 279)  (1065 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 279)  (1067 279)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 279)  (1073 279)  LC_3 Logic Functioning bit
 (39 7)  (1075 279)  (1075 279)  LC_3 Logic Functioning bit
 (4 8)  (1040 280)  (1040 280)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_v_b_6
 (5 8)  (1041 280)  (1041 280)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_6
 (6 8)  (1042 280)  (1042 280)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_v_b_6
 (17 8)  (1053 280)  (1053 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (1058 280)  (1058 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (1064 280)  (1064 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 280)  (1065 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 280)  (1066 280)  routing T_20_17.lc_trk_g2_5 <X> T_20_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 280)  (1067 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 280)  (1068 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 280)  (1070 280)  routing T_20_17.lc_trk_g1_4 <X> T_20_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 280)  (1072 280)  LC_4 Logic Functioning bit
 (37 8)  (1073 280)  (1073 280)  LC_4 Logic Functioning bit
 (38 8)  (1074 280)  (1074 280)  LC_4 Logic Functioning bit
 (39 8)  (1075 280)  (1075 280)  LC_4 Logic Functioning bit
 (41 8)  (1077 280)  (1077 280)  LC_4 Logic Functioning bit
 (43 8)  (1079 280)  (1079 280)  LC_4 Logic Functioning bit
 (45 8)  (1081 280)  (1081 280)  LC_4 Logic Functioning bit
 (51 8)  (1087 280)  (1087 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (1040 281)  (1040 281)  routing T_20_17.sp4_h_l_38 <X> T_20_17.sp4_h_r_6
 (5 9)  (1041 281)  (1041 281)  routing T_20_17.sp4_h_l_37 <X> T_20_17.sp4_v_b_6
 (12 9)  (1048 281)  (1048 281)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_b_8
 (22 9)  (1058 281)  (1058 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 281)  (1059 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (24 9)  (1060 281)  (1060 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (25 9)  (1061 281)  (1061 281)  routing T_20_17.sp4_h_l_15 <X> T_20_17.lc_trk_g2_2
 (26 9)  (1062 281)  (1062 281)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 281)  (1063 281)  routing T_20_17.lc_trk_g1_3 <X> T_20_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 281)  (1065 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (1072 281)  (1072 281)  LC_4 Logic Functioning bit
 (38 9)  (1074 281)  (1074 281)  LC_4 Logic Functioning bit
 (3 10)  (1039 282)  (1039 282)  routing T_20_17.sp12_v_t_22 <X> T_20_17.sp12_h_l_22
 (5 10)  (1041 282)  (1041 282)  routing T_20_17.sp4_v_t_43 <X> T_20_17.sp4_h_l_43
 (8 10)  (1044 282)  (1044 282)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_h_l_42
 (10 10)  (1046 282)  (1046 282)  routing T_20_17.sp4_h_r_11 <X> T_20_17.sp4_h_l_42
 (13 10)  (1049 282)  (1049 282)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_t_45
 (17 10)  (1053 282)  (1053 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (29 10)  (1065 282)  (1065 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 282)  (1068 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 282)  (1072 282)  LC_5 Logic Functioning bit
 (37 10)  (1073 282)  (1073 282)  LC_5 Logic Functioning bit
 (38 10)  (1074 282)  (1074 282)  LC_5 Logic Functioning bit
 (39 10)  (1075 282)  (1075 282)  LC_5 Logic Functioning bit
 (41 10)  (1077 282)  (1077 282)  LC_5 Logic Functioning bit
 (43 10)  (1079 282)  (1079 282)  LC_5 Logic Functioning bit
 (6 11)  (1042 283)  (1042 283)  routing T_20_17.sp4_v_t_43 <X> T_20_17.sp4_h_l_43
 (12 11)  (1048 283)  (1048 283)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_v_t_45
 (18 11)  (1054 283)  (1054 283)  routing T_20_17.sp4_r_v_b_37 <X> T_20_17.lc_trk_g2_5
 (19 11)  (1055 283)  (1055 283)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (26 11)  (1062 283)  (1062 283)  routing T_20_17.lc_trk_g0_3 <X> T_20_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 283)  (1065 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 283)  (1067 283)  routing T_20_17.lc_trk_g0_2 <X> T_20_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 283)  (1072 283)  LC_5 Logic Functioning bit
 (37 11)  (1073 283)  (1073 283)  LC_5 Logic Functioning bit
 (38 11)  (1074 283)  (1074 283)  LC_5 Logic Functioning bit
 (39 11)  (1075 283)  (1075 283)  LC_5 Logic Functioning bit
 (40 11)  (1076 283)  (1076 283)  LC_5 Logic Functioning bit
 (41 11)  (1077 283)  (1077 283)  LC_5 Logic Functioning bit
 (42 11)  (1078 283)  (1078 283)  LC_5 Logic Functioning bit
 (43 11)  (1079 283)  (1079 283)  LC_5 Logic Functioning bit
 (47 11)  (1083 283)  (1083 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (15 12)  (1051 284)  (1051 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (16 12)  (1052 284)  (1052 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (17 12)  (1053 284)  (1053 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 284)  (1054 284)  routing T_20_17.sp4_h_r_33 <X> T_20_17.lc_trk_g3_1
 (22 12)  (1058 284)  (1058 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 284)  (1059 284)  routing T_20_17.sp12_v_b_11 <X> T_20_17.lc_trk_g3_3
 (25 12)  (1061 284)  (1061 284)  routing T_20_17.wire_logic_cluster/lc_2/out <X> T_20_17.lc_trk_g3_2
 (27 12)  (1063 284)  (1063 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 284)  (1064 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 284)  (1065 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 284)  (1066 284)  routing T_20_17.lc_trk_g3_4 <X> T_20_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 284)  (1068 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 284)  (1069 284)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 284)  (1071 284)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_6
 (36 12)  (1072 284)  (1072 284)  LC_6 Logic Functioning bit
 (38 12)  (1074 284)  (1074 284)  LC_6 Logic Functioning bit
 (43 12)  (1079 284)  (1079 284)  LC_6 Logic Functioning bit
 (22 13)  (1058 285)  (1058 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 285)  (1062 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 285)  (1063 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 285)  (1064 285)  routing T_20_17.lc_trk_g3_3 <X> T_20_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 285)  (1065 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 285)  (1067 285)  routing T_20_17.lc_trk_g2_3 <X> T_20_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 285)  (1068 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1069 285)  (1069 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_6
 (34 13)  (1070 285)  (1070 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_6
 (35 13)  (1071 285)  (1071 285)  routing T_20_17.lc_trk_g3_7 <X> T_20_17.input_2_6
 (36 13)  (1072 285)  (1072 285)  LC_6 Logic Functioning bit
 (37 13)  (1073 285)  (1073 285)  LC_6 Logic Functioning bit
 (39 13)  (1075 285)  (1075 285)  LC_6 Logic Functioning bit
 (43 13)  (1079 285)  (1079 285)  LC_6 Logic Functioning bit
 (12 14)  (1048 286)  (1048 286)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (13 14)  (1049 286)  (1049 286)  routing T_20_17.sp4_v_b_11 <X> T_20_17.sp4_v_t_46
 (21 14)  (1057 286)  (1057 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (22 14)  (1058 286)  (1058 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1059 286)  (1059 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (24 14)  (1060 286)  (1060 286)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (28 14)  (1064 286)  (1064 286)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 286)  (1065 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 286)  (1068 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 286)  (1069 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 286)  (1070 286)  routing T_20_17.lc_trk_g3_1 <X> T_20_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 286)  (1072 286)  LC_7 Logic Functioning bit
 (38 14)  (1074 286)  (1074 286)  LC_7 Logic Functioning bit
 (43 14)  (1079 286)  (1079 286)  LC_7 Logic Functioning bit
 (46 14)  (1082 286)  (1082 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1086 286)  (1086 286)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (1044 287)  (1044 287)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_v_t_47
 (13 15)  (1049 287)  (1049 287)  routing T_20_17.sp4_h_r_8 <X> T_20_17.sp4_h_l_46
 (14 15)  (1050 287)  (1050 287)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g3_4
 (15 15)  (1051 287)  (1051 287)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g3_4
 (16 15)  (1052 287)  (1052 287)  routing T_20_17.sp4_h_l_17 <X> T_20_17.lc_trk_g3_4
 (17 15)  (1053 287)  (1053 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (1057 287)  (1057 287)  routing T_20_17.sp4_h_l_34 <X> T_20_17.lc_trk_g3_7
 (29 15)  (1065 287)  (1065 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 287)  (1066 287)  routing T_20_17.lc_trk_g2_2 <X> T_20_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1072 287)  (1072 287)  LC_7 Logic Functioning bit
 (37 15)  (1073 287)  (1073 287)  LC_7 Logic Functioning bit
 (38 15)  (1074 287)  (1074 287)  LC_7 Logic Functioning bit
 (39 15)  (1075 287)  (1075 287)  LC_7 Logic Functioning bit
 (43 15)  (1079 287)  (1079 287)  LC_7 Logic Functioning bit


LogicTile_21_17

 (4 0)  (1094 272)  (1094 272)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_v_b_0
 (6 0)  (1096 272)  (1096 272)  routing T_21_17.sp4_v_t_41 <X> T_21_17.sp4_v_b_0
 (10 0)  (1100 272)  (1100 272)  routing T_21_17.sp4_v_t_45 <X> T_21_17.sp4_h_r_1
 (25 0)  (1115 272)  (1115 272)  routing T_21_17.bnr_op_2 <X> T_21_17.lc_trk_g0_2
 (28 0)  (1118 272)  (1118 272)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 272)  (1119 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 272)  (1120 272)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 272)  (1121 272)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 272)  (1122 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 272)  (1127 272)  LC_0 Logic Functioning bit
 (41 0)  (1131 272)  (1131 272)  LC_0 Logic Functioning bit
 (43 0)  (1133 272)  (1133 272)  LC_0 Logic Functioning bit
 (45 0)  (1135 272)  (1135 272)  LC_0 Logic Functioning bit
 (4 1)  (1094 273)  (1094 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (6 1)  (1096 273)  (1096 273)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_h_r_0
 (14 1)  (1104 273)  (1104 273)  routing T_21_17.top_op_0 <X> T_21_17.lc_trk_g0_0
 (15 1)  (1105 273)  (1105 273)  routing T_21_17.top_op_0 <X> T_21_17.lc_trk_g0_0
 (17 1)  (1107 273)  (1107 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1112 273)  (1112 273)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (1115 273)  (1115 273)  routing T_21_17.bnr_op_2 <X> T_21_17.lc_trk_g0_2
 (29 1)  (1119 273)  (1119 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 273)  (1120 273)  routing T_21_17.lc_trk_g2_7 <X> T_21_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 273)  (1121 273)  routing T_21_17.lc_trk_g0_7 <X> T_21_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 273)  (1122 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1123 273)  (1123 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.input_2_0
 (34 1)  (1124 273)  (1124 273)  routing T_21_17.lc_trk_g3_1 <X> T_21_17.input_2_0
 (37 1)  (1127 273)  (1127 273)  LC_0 Logic Functioning bit
 (40 1)  (1130 273)  (1130 273)  LC_0 Logic Functioning bit
 (42 1)  (1132 273)  (1132 273)  LC_0 Logic Functioning bit
 (0 2)  (1090 274)  (1090 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 274)  (1091 274)  routing T_21_17.glb_netwk_6 <X> T_21_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 274)  (1092 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 274)  (1111 274)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g0_7
 (22 2)  (1112 274)  (1112 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (1113 274)  (1113 274)  routing T_21_17.sp4_v_b_7 <X> T_21_17.lc_trk_g0_7
 (25 2)  (1115 274)  (1115 274)  routing T_21_17.sp4_h_r_14 <X> T_21_17.lc_trk_g0_6
 (29 2)  (1119 274)  (1119 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 274)  (1121 274)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 274)  (1122 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 274)  (1123 274)  routing T_21_17.lc_trk_g2_4 <X> T_21_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 274)  (1126 274)  LC_1 Logic Functioning bit
 (37 2)  (1127 274)  (1127 274)  LC_1 Logic Functioning bit
 (38 2)  (1128 274)  (1128 274)  LC_1 Logic Functioning bit
 (39 2)  (1129 274)  (1129 274)  LC_1 Logic Functioning bit
 (41 2)  (1131 274)  (1131 274)  LC_1 Logic Functioning bit
 (43 2)  (1133 274)  (1133 274)  LC_1 Logic Functioning bit
 (22 3)  (1112 275)  (1112 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1113 275)  (1113 275)  routing T_21_17.sp4_h_r_14 <X> T_21_17.lc_trk_g0_6
 (24 3)  (1114 275)  (1114 275)  routing T_21_17.sp4_h_r_14 <X> T_21_17.lc_trk_g0_6
 (27 3)  (1117 275)  (1117 275)  routing T_21_17.lc_trk_g1_0 <X> T_21_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 275)  (1119 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 275)  (1120 275)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (1127 275)  (1127 275)  LC_1 Logic Functioning bit
 (39 3)  (1129 275)  (1129 275)  LC_1 Logic Functioning bit
 (0 4)  (1090 276)  (1090 276)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 276)  (1091 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (1095 276)  (1095 276)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_h_r_3
 (14 4)  (1104 276)  (1104 276)  routing T_21_17.wire_logic_cluster/lc_0/out <X> T_21_17.lc_trk_g1_0
 (21 4)  (1111 276)  (1111 276)  routing T_21_17.bnr_op_3 <X> T_21_17.lc_trk_g1_3
 (22 4)  (1112 276)  (1112 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (1118 276)  (1118 276)  routing T_21_17.lc_trk_g2_1 <X> T_21_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 276)  (1119 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 276)  (1121 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 276)  (1122 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 276)  (1124 276)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (1132 276)  (1132 276)  LC_2 Logic Functioning bit
 (43 4)  (1133 276)  (1133 276)  LC_2 Logic Functioning bit
 (50 4)  (1140 276)  (1140 276)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1090 277)  (1090 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 277)  (1091 277)  routing T_21_17.lc_trk_g3_3 <X> T_21_17.wire_logic_cluster/lc_7/cen
 (3 5)  (1093 277)  (1093 277)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_h_r_0
 (4 5)  (1094 277)  (1094 277)  routing T_21_17.sp4_h_l_37 <X> T_21_17.sp4_h_r_3
 (17 5)  (1107 277)  (1107 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1111 277)  (1111 277)  routing T_21_17.bnr_op_3 <X> T_21_17.lc_trk_g1_3
 (26 5)  (1116 277)  (1116 277)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 277)  (1119 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 277)  (1121 277)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 277)  (1126 277)  LC_2 Logic Functioning bit
 (38 5)  (1128 277)  (1128 277)  LC_2 Logic Functioning bit
 (42 5)  (1132 277)  (1132 277)  LC_2 Logic Functioning bit
 (43 5)  (1133 277)  (1133 277)  LC_2 Logic Functioning bit
 (4 6)  (1094 278)  (1094 278)  routing T_21_17.sp4_v_b_7 <X> T_21_17.sp4_v_t_38
 (6 6)  (1096 278)  (1096 278)  routing T_21_17.sp4_v_b_7 <X> T_21_17.sp4_v_t_38
 (11 6)  (1101 278)  (1101 278)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_t_40
 (13 6)  (1103 278)  (1103 278)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_t_40
 (22 6)  (1112 278)  (1112 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (29 6)  (1119 278)  (1119 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 278)  (1120 278)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 278)  (1122 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 278)  (1124 278)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 278)  (1126 278)  LC_3 Logic Functioning bit
 (37 6)  (1127 278)  (1127 278)  LC_3 Logic Functioning bit
 (41 6)  (1131 278)  (1131 278)  LC_3 Logic Functioning bit
 (43 6)  (1133 278)  (1133 278)  LC_3 Logic Functioning bit
 (50 6)  (1140 278)  (1140 278)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (1101 279)  (1101 279)  routing T_21_17.sp4_h_r_5 <X> T_21_17.sp4_h_l_40
 (12 7)  (1102 279)  (1102 279)  routing T_21_17.sp4_h_r_11 <X> T_21_17.sp4_v_t_40
 (21 7)  (1111 279)  (1111 279)  routing T_21_17.sp4_r_v_b_31 <X> T_21_17.lc_trk_g1_7
 (22 7)  (1112 279)  (1112 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 279)  (1113 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (24 7)  (1114 279)  (1114 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (25 7)  (1115 279)  (1115 279)  routing T_21_17.sp4_h_r_6 <X> T_21_17.lc_trk_g1_6
 (30 7)  (1120 279)  (1120 279)  routing T_21_17.lc_trk_g0_6 <X> T_21_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 279)  (1121 279)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 279)  (1126 279)  LC_3 Logic Functioning bit
 (37 7)  (1127 279)  (1127 279)  LC_3 Logic Functioning bit
 (41 7)  (1131 279)  (1131 279)  LC_3 Logic Functioning bit
 (43 7)  (1133 279)  (1133 279)  LC_3 Logic Functioning bit
 (4 8)  (1094 280)  (1094 280)  routing T_21_17.sp4_h_l_43 <X> T_21_17.sp4_v_b_6
 (15 8)  (1105 280)  (1105 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (16 8)  (1106 280)  (1106 280)  routing T_21_17.sp4_v_t_28 <X> T_21_17.lc_trk_g2_1
 (17 8)  (1107 280)  (1107 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (1116 280)  (1116 280)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 280)  (1117 280)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 280)  (1119 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 280)  (1120 280)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 280)  (1122 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 280)  (1123 280)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 280)  (1124 280)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 280)  (1126 280)  LC_4 Logic Functioning bit
 (37 8)  (1127 280)  (1127 280)  LC_4 Logic Functioning bit
 (50 8)  (1140 280)  (1140 280)  Cascade bit: LH_LC04_inmux02_5

 (3 9)  (1093 281)  (1093 281)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_v_b_1
 (5 9)  (1095 281)  (1095 281)  routing T_21_17.sp4_h_l_43 <X> T_21_17.sp4_v_b_6
 (26 9)  (1116 281)  (1116 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 281)  (1117 281)  routing T_21_17.lc_trk_g1_7 <X> T_21_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 281)  (1119 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 281)  (1120 281)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (1126 281)  (1126 281)  LC_4 Logic Functioning bit
 (37 9)  (1127 281)  (1127 281)  LC_4 Logic Functioning bit
 (40 9)  (1130 281)  (1130 281)  LC_4 Logic Functioning bit
 (42 9)  (1132 281)  (1132 281)  LC_4 Logic Functioning bit
 (4 10)  (1094 282)  (1094 282)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_v_t_43
 (21 10)  (1111 282)  (1111 282)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g2_7
 (22 10)  (1112 282)  (1112 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1113 282)  (1113 282)  routing T_21_17.sp4_v_t_18 <X> T_21_17.lc_trk_g2_7
 (5 11)  (1095 283)  (1095 283)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_v_t_43
 (13 11)  (1103 283)  (1103 283)  routing T_21_17.sp4_v_b_3 <X> T_21_17.sp4_h_l_45
 (15 11)  (1105 283)  (1105 283)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g2_4
 (16 11)  (1106 283)  (1106 283)  routing T_21_17.sp4_v_t_33 <X> T_21_17.lc_trk_g2_4
 (17 11)  (1107 283)  (1107 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (11 12)  (1101 284)  (1101 284)  routing T_21_17.sp4_h_r_6 <X> T_21_17.sp4_v_b_11
 (14 12)  (1104 284)  (1104 284)  routing T_21_17.rgt_op_0 <X> T_21_17.lc_trk_g3_0
 (15 12)  (1105 284)  (1105 284)  routing T_21_17.tnl_op_1 <X> T_21_17.lc_trk_g3_1
 (17 12)  (1107 284)  (1107 284)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (1111 284)  (1111 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (22 12)  (1112 284)  (1112 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 284)  (1113 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (24 12)  (1114 284)  (1114 284)  routing T_21_17.sp4_h_r_35 <X> T_21_17.lc_trk_g3_3
 (27 12)  (1117 284)  (1117 284)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 284)  (1119 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 284)  (1120 284)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 284)  (1122 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 284)  (1123 284)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 284)  (1124 284)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 284)  (1126 284)  LC_6 Logic Functioning bit
 (37 12)  (1127 284)  (1127 284)  LC_6 Logic Functioning bit
 (42 12)  (1132 284)  (1132 284)  LC_6 Logic Functioning bit
 (8 13)  (1098 285)  (1098 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (9 13)  (1099 285)  (1099 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (10 13)  (1100 285)  (1100 285)  routing T_21_17.sp4_h_l_41 <X> T_21_17.sp4_v_b_10
 (15 13)  (1105 285)  (1105 285)  routing T_21_17.rgt_op_0 <X> T_21_17.lc_trk_g3_0
 (17 13)  (1107 285)  (1107 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (1108 285)  (1108 285)  routing T_21_17.tnl_op_1 <X> T_21_17.lc_trk_g3_1
 (26 13)  (1116 285)  (1116 285)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 285)  (1117 285)  routing T_21_17.lc_trk_g1_3 <X> T_21_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 285)  (1119 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 285)  (1120 285)  routing T_21_17.lc_trk_g1_6 <X> T_21_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (1122 285)  (1122 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (1125 285)  (1125 285)  routing T_21_17.lc_trk_g0_2 <X> T_21_17.input_2_6
 (39 13)  (1129 285)  (1129 285)  LC_6 Logic Functioning bit
 (40 13)  (1130 285)  (1130 285)  LC_6 Logic Functioning bit
 (43 13)  (1133 285)  (1133 285)  LC_6 Logic Functioning bit
 (5 14)  (1095 286)  (1095 286)  routing T_21_17.sp4_v_b_9 <X> T_21_17.sp4_h_l_44
 (8 14)  (1098 286)  (1098 286)  routing T_21_17.sp4_v_t_47 <X> T_21_17.sp4_h_l_47
 (9 14)  (1099 286)  (1099 286)  routing T_21_17.sp4_v_t_47 <X> T_21_17.sp4_h_l_47
 (12 14)  (1102 286)  (1102 286)  routing T_21_17.sp4_v_b_11 <X> T_21_17.sp4_h_l_46
 (15 14)  (1105 286)  (1105 286)  routing T_21_17.tnr_op_5 <X> T_21_17.lc_trk_g3_5
 (17 14)  (1107 286)  (1107 286)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (22 14)  (1112 286)  (1112 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1113 286)  (1113 286)  routing T_21_17.sp4_h_r_31 <X> T_21_17.lc_trk_g3_7
 (24 14)  (1114 286)  (1114 286)  routing T_21_17.sp4_h_r_31 <X> T_21_17.lc_trk_g3_7
 (27 14)  (1117 286)  (1117 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 286)  (1118 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 286)  (1119 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 286)  (1120 286)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 286)  (1121 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 286)  (1122 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 286)  (1123 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 286)  (1124 286)  routing T_21_17.lc_trk_g3_5 <X> T_21_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 286)  (1126 286)  LC_7 Logic Functioning bit
 (37 14)  (1127 286)  (1127 286)  LC_7 Logic Functioning bit
 (38 14)  (1128 286)  (1128 286)  LC_7 Logic Functioning bit
 (50 14)  (1140 286)  (1140 286)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (1141 286)  (1141 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (1111 287)  (1111 287)  routing T_21_17.sp4_h_r_31 <X> T_21_17.lc_trk_g3_7
 (27 15)  (1117 287)  (1117 287)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 287)  (1118 287)  routing T_21_17.lc_trk_g3_0 <X> T_21_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 287)  (1119 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 287)  (1120 287)  routing T_21_17.lc_trk_g3_7 <X> T_21_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 287)  (1126 287)  LC_7 Logic Functioning bit
 (37 15)  (1127 287)  (1127 287)  LC_7 Logic Functioning bit


LogicTile_22_17

 (17 0)  (1161 272)  (1161 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 272)  (1162 272)  routing T_22_17.wire_logic_cluster/lc_1/out <X> T_22_17.lc_trk_g0_1
 (19 0)  (1163 272)  (1163 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (25 0)  (1169 272)  (1169 272)  routing T_22_17.wire_logic_cluster/lc_2/out <X> T_22_17.lc_trk_g0_2
 (26 0)  (1170 272)  (1170 272)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 272)  (1171 272)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 272)  (1173 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 272)  (1174 272)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 272)  (1176 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 272)  (1178 272)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 272)  (1180 272)  LC_0 Logic Functioning bit
 (37 0)  (1181 272)  (1181 272)  LC_0 Logic Functioning bit
 (39 0)  (1183 272)  (1183 272)  LC_0 Logic Functioning bit
 (43 0)  (1187 272)  (1187 272)  LC_0 Logic Functioning bit
 (45 0)  (1189 272)  (1189 272)  LC_0 Logic Functioning bit
 (47 0)  (1191 272)  (1191 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1196 272)  (1196 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (1166 273)  (1166 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 273)  (1170 273)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 273)  (1173 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1176 273)  (1176 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 273)  (1177 273)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_0
 (34 1)  (1178 273)  (1178 273)  routing T_22_17.lc_trk_g3_1 <X> T_22_17.input_2_0
 (37 1)  (1181 273)  (1181 273)  LC_0 Logic Functioning bit
 (39 1)  (1183 273)  (1183 273)  LC_0 Logic Functioning bit
 (47 1)  (1191 273)  (1191 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (1195 273)  (1195 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (1196 273)  (1196 273)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1144 274)  (1144 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 274)  (1145 274)  routing T_22_17.glb_netwk_6 <X> T_22_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 274)  (1146 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (1150 274)  (1150 274)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_v_t_37
 (8 2)  (1152 274)  (1152 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (9 2)  (1153 274)  (1153 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (10 2)  (1154 274)  (1154 274)  routing T_22_17.sp4_v_t_42 <X> T_22_17.sp4_h_l_36
 (14 2)  (1158 274)  (1158 274)  routing T_22_17.bnr_op_4 <X> T_22_17.lc_trk_g0_4
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 274)  (1174 274)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 274)  (1175 274)  routing T_22_17.lc_trk_g0_4 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (45 2)  (1189 274)  (1189 274)  LC_1 Logic Functioning bit
 (5 3)  (1149 275)  (1149 275)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_v_t_37
 (13 3)  (1157 275)  (1157 275)  routing T_22_17.sp4_v_b_9 <X> T_22_17.sp4_h_l_39
 (14 3)  (1158 275)  (1158 275)  routing T_22_17.bnr_op_4 <X> T_22_17.lc_trk_g0_4
 (17 3)  (1161 275)  (1161 275)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1166 275)  (1166 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1168 275)  (1168 275)  routing T_22_17.bot_op_6 <X> T_22_17.lc_trk_g0_6
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 275)  (1174 275)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 275)  (1176 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (1177 275)  (1177 275)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.input_2_1
 (35 3)  (1179 275)  (1179 275)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.input_2_1
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (40 3)  (1184 275)  (1184 275)  LC_1 Logic Functioning bit
 (42 3)  (1186 275)  (1186 275)  LC_1 Logic Functioning bit
 (14 4)  (1158 276)  (1158 276)  routing T_22_17.wire_logic_cluster/lc_0/out <X> T_22_17.lc_trk_g1_0
 (19 4)  (1163 276)  (1163 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (1165 276)  (1165 276)  routing T_22_17.sp4_h_r_11 <X> T_22_17.lc_trk_g1_3
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1167 276)  (1167 276)  routing T_22_17.sp4_h_r_11 <X> T_22_17.lc_trk_g1_3
 (24 4)  (1168 276)  (1168 276)  routing T_22_17.sp4_h_r_11 <X> T_22_17.lc_trk_g1_3
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 276)  (1174 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 276)  (1175 276)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 276)  (1178 276)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 276)  (1180 276)  LC_2 Logic Functioning bit
 (37 4)  (1181 276)  (1181 276)  LC_2 Logic Functioning bit
 (41 4)  (1185 276)  (1185 276)  LC_2 Logic Functioning bit
 (42 4)  (1186 276)  (1186 276)  LC_2 Logic Functioning bit
 (43 4)  (1187 276)  (1187 276)  LC_2 Logic Functioning bit
 (45 4)  (1189 276)  (1189 276)  LC_2 Logic Functioning bit
 (17 5)  (1161 277)  (1161 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1166 277)  (1166 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1168 277)  (1168 277)  routing T_22_17.bot_op_2 <X> T_22_17.lc_trk_g1_2
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g2_0 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g1_6 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1176 277)  (1176 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1179 277)  (1179 277)  routing T_22_17.lc_trk_g0_2 <X> T_22_17.input_2_2
 (36 5)  (1180 277)  (1180 277)  LC_2 Logic Functioning bit
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (10 6)  (1154 278)  (1154 278)  routing T_22_17.sp4_v_b_11 <X> T_22_17.sp4_h_l_41
 (14 6)  (1158 278)  (1158 278)  routing T_22_17.bnr_op_4 <X> T_22_17.lc_trk_g1_4
 (22 6)  (1166 278)  (1166 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1168 278)  (1168 278)  routing T_22_17.bot_op_7 <X> T_22_17.lc_trk_g1_7
 (27 6)  (1171 278)  (1171 278)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 278)  (1173 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 278)  (1174 278)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 278)  (1175 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 278)  (1176 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 278)  (1177 278)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 278)  (1180 278)  LC_3 Logic Functioning bit
 (37 6)  (1181 278)  (1181 278)  LC_3 Logic Functioning bit
 (38 6)  (1182 278)  (1182 278)  LC_3 Logic Functioning bit
 (39 6)  (1183 278)  (1183 278)  LC_3 Logic Functioning bit
 (40 6)  (1184 278)  (1184 278)  LC_3 Logic Functioning bit
 (41 6)  (1185 278)  (1185 278)  LC_3 Logic Functioning bit
 (42 6)  (1186 278)  (1186 278)  LC_3 Logic Functioning bit
 (43 6)  (1187 278)  (1187 278)  LC_3 Logic Functioning bit
 (46 6)  (1190 278)  (1190 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (1191 278)  (1191 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (1155 279)  (1155 279)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_h_l_40
 (13 7)  (1157 279)  (1157 279)  routing T_22_17.sp4_h_r_9 <X> T_22_17.sp4_h_l_40
 (14 7)  (1158 279)  (1158 279)  routing T_22_17.bnr_op_4 <X> T_22_17.lc_trk_g1_4
 (17 7)  (1161 279)  (1161 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (1166 279)  (1166 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 279)  (1168 279)  routing T_22_17.top_op_6 <X> T_22_17.lc_trk_g1_6
 (25 7)  (1169 279)  (1169 279)  routing T_22_17.top_op_6 <X> T_22_17.lc_trk_g1_6
 (29 7)  (1173 279)  (1173 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 279)  (1174 279)  routing T_22_17.lc_trk_g1_7 <X> T_22_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 279)  (1175 279)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1180 279)  (1180 279)  LC_3 Logic Functioning bit
 (37 7)  (1181 279)  (1181 279)  LC_3 Logic Functioning bit
 (38 7)  (1182 279)  (1182 279)  LC_3 Logic Functioning bit
 (39 7)  (1183 279)  (1183 279)  LC_3 Logic Functioning bit
 (40 7)  (1184 279)  (1184 279)  LC_3 Logic Functioning bit
 (42 7)  (1186 279)  (1186 279)  LC_3 Logic Functioning bit
 (48 7)  (1192 279)  (1192 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1195 279)  (1195 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1158 280)  (1158 280)  routing T_22_17.sp4_v_b_24 <X> T_22_17.lc_trk_g2_0
 (16 8)  (1160 280)  (1160 280)  routing T_22_17.sp12_v_t_6 <X> T_22_17.lc_trk_g2_1
 (17 8)  (1161 280)  (1161 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1167 280)  (1167 280)  routing T_22_17.sp12_v_b_11 <X> T_22_17.lc_trk_g2_3
 (27 8)  (1171 280)  (1171 280)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 280)  (1173 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1176 280)  (1176 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 280)  (1178 280)  routing T_22_17.lc_trk_g1_0 <X> T_22_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 280)  (1180 280)  LC_4 Logic Functioning bit
 (37 8)  (1181 280)  (1181 280)  LC_4 Logic Functioning bit
 (38 8)  (1182 280)  (1182 280)  LC_4 Logic Functioning bit
 (40 8)  (1184 280)  (1184 280)  LC_4 Logic Functioning bit
 (41 8)  (1185 280)  (1185 280)  LC_4 Logic Functioning bit
 (42 8)  (1186 280)  (1186 280)  LC_4 Logic Functioning bit
 (43 8)  (1187 280)  (1187 280)  LC_4 Logic Functioning bit
 (50 8)  (1194 280)  (1194 280)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (1195 280)  (1195 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (1160 281)  (1160 281)  routing T_22_17.sp4_v_b_24 <X> T_22_17.lc_trk_g2_0
 (17 9)  (1161 281)  (1161 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (30 9)  (1174 281)  (1174 281)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 281)  (1180 281)  LC_4 Logic Functioning bit
 (37 9)  (1181 281)  (1181 281)  LC_4 Logic Functioning bit
 (38 9)  (1182 281)  (1182 281)  LC_4 Logic Functioning bit
 (40 9)  (1184 281)  (1184 281)  LC_4 Logic Functioning bit
 (41 9)  (1185 281)  (1185 281)  LC_4 Logic Functioning bit
 (42 9)  (1186 281)  (1186 281)  LC_4 Logic Functioning bit
 (43 9)  (1187 281)  (1187 281)  LC_4 Logic Functioning bit
 (16 10)  (1160 282)  (1160 282)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1162 282)  (1162 282)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g2_5
 (22 10)  (1166 282)  (1166 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1167 282)  (1167 282)  routing T_22_17.sp4_v_b_47 <X> T_22_17.lc_trk_g2_7
 (24 10)  (1168 282)  (1168 282)  routing T_22_17.sp4_v_b_47 <X> T_22_17.lc_trk_g2_7
 (25 10)  (1169 282)  (1169 282)  routing T_22_17.wire_logic_cluster/lc_6/out <X> T_22_17.lc_trk_g2_6
 (31 10)  (1175 282)  (1175 282)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 282)  (1176 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 282)  (1177 282)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 282)  (1178 282)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (1181 282)  (1181 282)  LC_5 Logic Functioning bit
 (39 10)  (1183 282)  (1183 282)  LC_5 Logic Functioning bit
 (41 10)  (1185 282)  (1185 282)  LC_5 Logic Functioning bit
 (43 10)  (1187 282)  (1187 282)  LC_5 Logic Functioning bit
 (3 11)  (1147 283)  (1147 283)  routing T_22_17.sp12_v_b_1 <X> T_22_17.sp12_h_l_22
 (18 11)  (1162 283)  (1162 283)  routing T_22_17.sp4_v_b_37 <X> T_22_17.lc_trk_g2_5
 (22 11)  (1166 283)  (1166 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 283)  (1170 283)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 283)  (1171 283)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 283)  (1173 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 283)  (1175 283)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 283)  (1180 283)  LC_5 Logic Functioning bit
 (38 11)  (1182 283)  (1182 283)  LC_5 Logic Functioning bit
 (40 11)  (1184 283)  (1184 283)  LC_5 Logic Functioning bit
 (42 11)  (1186 283)  (1186 283)  LC_5 Logic Functioning bit
 (47 11)  (1191 283)  (1191 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (17 12)  (1161 284)  (1161 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (26 12)  (1170 284)  (1170 284)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 284)  (1172 284)  routing T_22_17.lc_trk_g2_1 <X> T_22_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 284)  (1173 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 284)  (1175 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 284)  (1176 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 284)  (1178 284)  routing T_22_17.lc_trk_g1_4 <X> T_22_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 284)  (1179 284)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.input_2_6
 (36 12)  (1180 284)  (1180 284)  LC_6 Logic Functioning bit
 (41 12)  (1185 284)  (1185 284)  LC_6 Logic Functioning bit
 (43 12)  (1187 284)  (1187 284)  LC_6 Logic Functioning bit
 (45 12)  (1189 284)  (1189 284)  LC_6 Logic Functioning bit
 (26 13)  (1170 285)  (1170 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 285)  (1172 285)  routing T_22_17.lc_trk_g2_6 <X> T_22_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 285)  (1173 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (1176 285)  (1176 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1179 285)  (1179 285)  routing T_22_17.lc_trk_g0_6 <X> T_22_17.input_2_6
 (36 13)  (1180 285)  (1180 285)  LC_6 Logic Functioning bit
 (40 13)  (1184 285)  (1184 285)  LC_6 Logic Functioning bit
 (42 13)  (1186 285)  (1186 285)  LC_6 Logic Functioning bit
 (5 14)  (1149 286)  (1149 286)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_h_l_44
 (12 14)  (1156 286)  (1156 286)  routing T_22_17.sp4_v_b_11 <X> T_22_17.sp4_h_l_46
 (13 14)  (1157 286)  (1157 286)  routing T_22_17.sp4_v_b_11 <X> T_22_17.sp4_v_t_46
 (21 14)  (1165 286)  (1165 286)  routing T_22_17.rgt_op_7 <X> T_22_17.lc_trk_g3_7
 (22 14)  (1166 286)  (1166 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1168 286)  (1168 286)  routing T_22_17.rgt_op_7 <X> T_22_17.lc_trk_g3_7
 (27 14)  (1171 286)  (1171 286)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 286)  (1173 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 286)  (1175 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 286)  (1176 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 286)  (1177 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 286)  (1178 286)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 286)  (1179 286)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (43 14)  (1187 286)  (1187 286)  LC_7 Logic Functioning bit
 (6 15)  (1150 287)  (1150 287)  routing T_22_17.sp4_v_t_44 <X> T_22_17.sp4_h_l_44
 (10 15)  (1154 287)  (1154 287)  routing T_22_17.sp4_h_l_40 <X> T_22_17.sp4_v_t_47
 (26 15)  (1170 287)  (1170 287)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 287)  (1171 287)  routing T_22_17.lc_trk_g1_2 <X> T_22_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 287)  (1173 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 287)  (1174 287)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 287)  (1175 287)  routing T_22_17.lc_trk_g3_7 <X> T_22_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 287)  (1176 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 287)  (1177 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (35 15)  (1179 287)  (1179 287)  routing T_22_17.lc_trk_g2_7 <X> T_22_17.input_2_7
 (36 15)  (1180 287)  (1180 287)  LC_7 Logic Functioning bit
 (38 15)  (1182 287)  (1182 287)  LC_7 Logic Functioning bit
 (42 15)  (1186 287)  (1186 287)  LC_7 Logic Functioning bit
 (48 15)  (1192 287)  (1192 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_23_17

 (14 0)  (1212 272)  (1212 272)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (17 0)  (1215 272)  (1215 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (1224 272)  (1224 272)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 272)  (1226 272)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 272)  (1227 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 272)  (1229 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 272)  (1230 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 272)  (1231 272)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (13 1)  (1211 273)  (1211 273)  routing T_23_17.sp4_v_t_44 <X> T_23_17.sp4_h_r_2
 (14 1)  (1212 273)  (1212 273)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (16 1)  (1214 273)  (1214 273)  routing T_23_17.sp4_v_b_8 <X> T_23_17.lc_trk_g0_0
 (17 1)  (1215 273)  (1215 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (1216 273)  (1216 273)  routing T_23_17.sp4_r_v_b_34 <X> T_23_17.lc_trk_g0_1
 (21 1)  (1219 273)  (1219 273)  routing T_23_17.sp4_r_v_b_32 <X> T_23_17.lc_trk_g0_3
 (29 1)  (1227 273)  (1227 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 273)  (1228 273)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (1229 273)  (1229 273)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 273)  (1234 273)  LC_0 Logic Functioning bit
 (38 1)  (1236 273)  (1236 273)  LC_0 Logic Functioning bit
 (48 1)  (1246 273)  (1246 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1249 273)  (1249 273)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1212 274)  (1212 274)  routing T_23_17.lft_op_4 <X> T_23_17.lc_trk_g0_4
 (25 2)  (1223 274)  (1223 274)  routing T_23_17.wire_logic_cluster/lc_6/out <X> T_23_17.lc_trk_g0_6
 (26 2)  (1224 274)  (1224 274)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 274)  (1225 274)  routing T_23_17.lc_trk_g1_1 <X> T_23_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 274)  (1227 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 274)  (1230 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 274)  (1231 274)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 274)  (1232 274)  routing T_23_17.lc_trk_g3_1 <X> T_23_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 274)  (1234 274)  LC_1 Logic Functioning bit
 (41 2)  (1239 274)  (1239 274)  LC_1 Logic Functioning bit
 (43 2)  (1241 274)  (1241 274)  LC_1 Logic Functioning bit
 (45 2)  (1243 274)  (1243 274)  LC_1 Logic Functioning bit
 (10 3)  (1208 275)  (1208 275)  routing T_23_17.sp4_h_l_45 <X> T_23_17.sp4_v_t_36
 (12 3)  (1210 275)  (1210 275)  routing T_23_17.sp4_h_l_39 <X> T_23_17.sp4_v_t_39
 (15 3)  (1213 275)  (1213 275)  routing T_23_17.lft_op_4 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (1226 275)  (1226 275)  routing T_23_17.lc_trk_g2_5 <X> T_23_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 275)  (1227 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 275)  (1230 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1234 275)  (1234 275)  LC_1 Logic Functioning bit
 (37 3)  (1235 275)  (1235 275)  LC_1 Logic Functioning bit
 (38 3)  (1236 275)  (1236 275)  LC_1 Logic Functioning bit
 (41 3)  (1239 275)  (1239 275)  LC_1 Logic Functioning bit
 (43 3)  (1241 275)  (1241 275)  LC_1 Logic Functioning bit
 (53 3)  (1251 275)  (1251 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (1215 276)  (1215 276)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1216 276)  (1216 276)  routing T_23_17.wire_logic_cluster/lc_1/out <X> T_23_17.lc_trk_g1_1
 (21 4)  (1219 276)  (1219 276)  routing T_23_17.wire_logic_cluster/lc_3/out <X> T_23_17.lc_trk_g1_3
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1225 276)  (1225 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 276)  (1231 276)  routing T_23_17.lc_trk_g2_1 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (46 4)  (1244 276)  (1244 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1220 277)  (1220 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1223 277)  (1223 277)  routing T_23_17.sp4_r_v_b_26 <X> T_23_17.lc_trk_g1_2
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 277)  (1225 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g3_3 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (5 6)  (1203 278)  (1203 278)  routing T_23_17.sp4_v_b_3 <X> T_23_17.sp4_h_l_38
 (27 6)  (1225 278)  (1225 278)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 278)  (1229 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 278)  (1231 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (45 6)  (1243 278)  (1243 278)  LC_3 Logic Functioning bit
 (15 7)  (1213 279)  (1213 279)  routing T_23_17.bot_op_4 <X> T_23_17.lc_trk_g1_4
 (17 7)  (1215 279)  (1215 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (26 7)  (1224 279)  (1224 279)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g1_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 279)  (1228 279)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g3_7 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 279)  (1230 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1233 279)  (1233 279)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.input_2_3
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (37 7)  (1235 279)  (1235 279)  LC_3 Logic Functioning bit
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (41 7)  (1239 279)  (1239 279)  LC_3 Logic Functioning bit
 (43 7)  (1241 279)  (1241 279)  LC_3 Logic Functioning bit
 (53 7)  (1251 279)  (1251 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (16 8)  (1214 280)  (1214 280)  routing T_23_17.sp12_v_t_14 <X> T_23_17.lc_trk_g2_1
 (17 8)  (1215 280)  (1215 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (21 8)  (1219 280)  (1219 280)  routing T_23_17.bnl_op_3 <X> T_23_17.lc_trk_g2_3
 (22 8)  (1220 280)  (1220 280)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (1212 281)  (1212 281)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g2_0
 (15 9)  (1213 281)  (1213 281)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g2_0
 (16 9)  (1214 281)  (1214 281)  routing T_23_17.sp4_h_r_24 <X> T_23_17.lc_trk_g2_0
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (1216 281)  (1216 281)  routing T_23_17.sp12_v_t_14 <X> T_23_17.lc_trk_g2_1
 (21 9)  (1219 281)  (1219 281)  routing T_23_17.bnl_op_3 <X> T_23_17.lc_trk_g2_3
 (17 10)  (1215 282)  (1215 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (1219 282)  (1219 282)  routing T_23_17.wire_logic_cluster/lc_7/out <X> T_23_17.lc_trk_g2_7
 (22 10)  (1220 282)  (1220 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (1223 282)  (1223 282)  routing T_23_17.bnl_op_6 <X> T_23_17.lc_trk_g2_6
 (3 11)  (1201 283)  (1201 283)  routing T_23_17.sp12_v_b_1 <X> T_23_17.sp12_h_l_22
 (6 11)  (1204 283)  (1204 283)  routing T_23_17.sp4_h_r_6 <X> T_23_17.sp4_h_l_43
 (18 11)  (1216 283)  (1216 283)  routing T_23_17.sp4_r_v_b_37 <X> T_23_17.lc_trk_g2_5
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (1223 283)  (1223 283)  routing T_23_17.bnl_op_6 <X> T_23_17.lc_trk_g2_6
 (15 12)  (1213 284)  (1213 284)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g3_1
 (16 12)  (1214 284)  (1214 284)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g3_1
 (17 12)  (1215 284)  (1215 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (1220 284)  (1220 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (1221 284)  (1221 284)  routing T_23_17.sp12_v_b_19 <X> T_23_17.lc_trk_g3_3
 (25 12)  (1223 284)  (1223 284)  routing T_23_17.sp12_v_t_1 <X> T_23_17.lc_trk_g3_2
 (27 12)  (1225 284)  (1225 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 284)  (1226 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 284)  (1227 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 284)  (1228 284)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 284)  (1230 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1231 284)  (1231 284)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1232 284)  (1232 284)  routing T_23_17.lc_trk_g3_0 <X> T_23_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 284)  (1233 284)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_6
 (36 12)  (1234 284)  (1234 284)  LC_6 Logic Functioning bit
 (37 12)  (1235 284)  (1235 284)  LC_6 Logic Functioning bit
 (38 12)  (1236 284)  (1236 284)  LC_6 Logic Functioning bit
 (42 12)  (1240 284)  (1240 284)  LC_6 Logic Functioning bit
 (45 12)  (1243 284)  (1243 284)  LC_6 Logic Functioning bit
 (48 12)  (1246 284)  (1246 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (1212 285)  (1212 285)  routing T_23_17.sp12_v_b_16 <X> T_23_17.lc_trk_g3_0
 (16 13)  (1214 285)  (1214 285)  routing T_23_17.sp12_v_b_16 <X> T_23_17.lc_trk_g3_0
 (17 13)  (1215 285)  (1215 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (1216 285)  (1216 285)  routing T_23_17.sp4_h_r_25 <X> T_23_17.lc_trk_g3_1
 (21 13)  (1219 285)  (1219 285)  routing T_23_17.sp12_v_b_19 <X> T_23_17.lc_trk_g3_3
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp12_v_t_1 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp12_v_t_1 <X> T_23_17.lc_trk_g3_2
 (28 13)  (1226 285)  (1226 285)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 285)  (1227 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (1230 285)  (1230 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1233 285)  (1233 285)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.input_2_6
 (36 13)  (1234 285)  (1234 285)  LC_6 Logic Functioning bit
 (37 13)  (1235 285)  (1235 285)  LC_6 Logic Functioning bit
 (42 13)  (1240 285)  (1240 285)  LC_6 Logic Functioning bit
 (43 13)  (1241 285)  (1241 285)  LC_6 Logic Functioning bit
 (8 14)  (1206 286)  (1206 286)  routing T_23_17.sp4_h_r_2 <X> T_23_17.sp4_h_l_47
 (10 14)  (1208 286)  (1208 286)  routing T_23_17.sp4_h_r_2 <X> T_23_17.sp4_h_l_47
 (22 14)  (1220 286)  (1220 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1224 286)  (1224 286)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 286)  (1231 286)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 286)  (1233 286)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.input_2_7
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (45 14)  (1243 286)  (1243 286)  LC_7 Logic Functioning bit
 (46 14)  (1244 286)  (1244 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (48 14)  (1246 286)  (1246 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1249 286)  (1249 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (1251 286)  (1251 286)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (1219 287)  (1219 287)  routing T_23_17.sp4_r_v_b_47 <X> T_23_17.lc_trk_g3_7
 (26 15)  (1224 287)  (1224 287)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 287)  (1226 287)  routing T_23_17.lc_trk_g2_7 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 287)  (1227 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1229 287)  (1229 287)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 287)  (1230 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (1232 287)  (1232 287)  routing T_23_17.lc_trk_g1_4 <X> T_23_17.input_2_7
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (39 15)  (1237 287)  (1237 287)  LC_7 Logic Functioning bit
 (40 15)  (1238 287)  (1238 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (4 0)  (1256 272)  (1256 272)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (6 0)  (1258 272)  (1258 272)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (3 1)  (1255 273)  (1255 273)  routing T_24_17.sp12_h_l_23 <X> T_24_17.sp12_v_b_0
 (5 1)  (1257 273)  (1257 273)  routing T_24_17.sp4_h_l_43 <X> T_24_17.sp4_v_b_0
 (0 2)  (1252 274)  (1252 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 274)  (1253 274)  routing T_24_17.glb_netwk_6 <X> T_24_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 274)  (1254 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 8)  (1269 280)  (1269 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1270 281)  (1270 281)  routing T_24_17.sp4_r_v_b_33 <X> T_24_17.lc_trk_g2_1
 (16 10)  (1268 282)  (1268 282)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g2_5
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1270 282)  (1270 282)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g2_5
 (25 10)  (1277 282)  (1277 282)  routing T_24_17.sp4_v_b_38 <X> T_24_17.lc_trk_g2_6
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 282)  (1280 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 282)  (1282 282)  routing T_24_17.lc_trk_g3_5 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 282)  (1283 282)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 282)  (1285 282)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 282)  (1288 282)  LC_5 Logic Functioning bit
 (41 10)  (1293 282)  (1293 282)  LC_5 Logic Functioning bit
 (43 10)  (1295 282)  (1295 282)  LC_5 Logic Functioning bit
 (45 10)  (1297 282)  (1297 282)  LC_5 Logic Functioning bit
 (18 11)  (1270 283)  (1270 283)  routing T_24_17.sp4_v_b_37 <X> T_24_17.lc_trk_g2_5
 (22 11)  (1274 283)  (1274 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1275 283)  (1275 283)  routing T_24_17.sp4_v_b_38 <X> T_24_17.lc_trk_g2_6
 (25 11)  (1277 283)  (1277 283)  routing T_24_17.sp4_v_b_38 <X> T_24_17.lc_trk_g2_6
 (26 11)  (1278 283)  (1278 283)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 283)  (1279 283)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 283)  (1280 283)  routing T_24_17.lc_trk_g3_2 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 283)  (1283 283)  routing T_24_17.lc_trk_g2_6 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 283)  (1284 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1285 283)  (1285 283)  routing T_24_17.lc_trk_g2_1 <X> T_24_17.input_2_5
 (36 11)  (1288 283)  (1288 283)  LC_5 Logic Functioning bit
 (37 11)  (1289 283)  (1289 283)  LC_5 Logic Functioning bit
 (38 11)  (1290 283)  (1290 283)  LC_5 Logic Functioning bit
 (41 11)  (1293 283)  (1293 283)  LC_5 Logic Functioning bit
 (43 11)  (1295 283)  (1295 283)  LC_5 Logic Functioning bit
 (53 11)  (1305 283)  (1305 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (12 12)  (1264 284)  (1264 284)  routing T_24_17.sp4_v_b_5 <X> T_24_17.sp4_h_r_11
 (17 12)  (1269 284)  (1269 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (1277 284)  (1277 284)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (26 12)  (1278 284)  (1278 284)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 284)  (1280 284)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 284)  (1281 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 284)  (1282 284)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 284)  (1283 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 284)  (1284 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 284)  (1285 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 284)  (1286 284)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 284)  (1288 284)  LC_6 Logic Functioning bit
 (37 12)  (1289 284)  (1289 284)  LC_6 Logic Functioning bit
 (38 12)  (1290 284)  (1290 284)  LC_6 Logic Functioning bit
 (39 12)  (1291 284)  (1291 284)  LC_6 Logic Functioning bit
 (43 12)  (1295 284)  (1295 284)  LC_6 Logic Functioning bit
 (45 12)  (1297 284)  (1297 284)  LC_6 Logic Functioning bit
 (53 12)  (1305 284)  (1305 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (11 13)  (1263 285)  (1263 285)  routing T_24_17.sp4_v_b_5 <X> T_24_17.sp4_h_r_11
 (13 13)  (1265 285)  (1265 285)  routing T_24_17.sp4_v_b_5 <X> T_24_17.sp4_h_r_11
 (22 13)  (1274 285)  (1274 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (1275 285)  (1275 285)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g3_2
 (26 13)  (1278 285)  (1278 285)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 285)  (1279 285)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 285)  (1280 285)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 285)  (1281 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 285)  (1283 285)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 285)  (1284 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1285 285)  (1285 285)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.input_2_6
 (34 13)  (1286 285)  (1286 285)  routing T_24_17.lc_trk_g3_1 <X> T_24_17.input_2_6
 (37 13)  (1289 285)  (1289 285)  LC_6 Logic Functioning bit
 (38 13)  (1290 285)  (1290 285)  LC_6 Logic Functioning bit
 (39 13)  (1291 285)  (1291 285)  LC_6 Logic Functioning bit
 (17 14)  (1269 286)  (1269 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1270 286)  (1270 286)  routing T_24_17.wire_logic_cluster/lc_5/out <X> T_24_17.lc_trk_g3_5
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1276 286)  (1276 286)  routing T_24_17.tnl_op_7 <X> T_24_17.lc_trk_g3_7
 (25 14)  (1277 286)  (1277 286)  routing T_24_17.wire_logic_cluster/lc_6/out <X> T_24_17.lc_trk_g3_6
 (11 15)  (1263 287)  (1263 287)  routing T_24_17.sp4_h_r_11 <X> T_24_17.sp4_h_l_46
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.tnl_op_7 <X> T_24_17.lc_trk_g3_7
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_25_17

 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (16 1)  (1322 273)  (1322 273)  routing T_25_17.sp12_h_r_8 <X> T_25_17.lc_trk_g0_0
 (17 1)  (1323 273)  (1323 273)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (25 2)  (1331 274)  (1331 274)  routing T_25_17.sp4_v_b_14 <X> T_25_17.lc_trk_g0_6
 (29 2)  (1335 274)  (1335 274)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_14
 (30 2)  (1336 274)  (1336 274)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.wire_bram/ram/WDATA_14
 (37 2)  (1343 274)  (1343 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_14 sp12_h_l_9
 (22 3)  (1328 275)  (1328 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_14 lc_trk_g0_6
 (23 3)  (1329 275)  (1329 275)  routing T_25_17.sp4_v_b_14 <X> T_25_17.lc_trk_g0_6
 (25 3)  (1331 275)  (1331 275)  routing T_25_17.sp4_v_b_14 <X> T_25_17.lc_trk_g0_6
 (30 3)  (1336 275)  (1336 275)  routing T_25_17.lc_trk_g0_6 <X> T_25_17.wire_bram/ram/WDATA_14
 (22 4)  (1328 276)  (1328 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1329 276)  (1329 276)  routing T_25_17.sp4_h_r_3 <X> T_25_17.lc_trk_g1_3
 (24 4)  (1330 276)  (1330 276)  routing T_25_17.sp4_h_r_3 <X> T_25_17.lc_trk_g1_3
 (6 5)  (1312 277)  (1312 277)  routing T_25_17.sp4_h_l_38 <X> T_25_17.sp4_h_r_3
 (21 5)  (1327 277)  (1327 277)  routing T_25_17.sp4_h_r_3 <X> T_25_17.lc_trk_g1_3
 (12 6)  (1318 278)  (1318 278)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_h_l_40
 (17 6)  (1323 278)  (1323 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (1333 278)  (1333 278)  routing T_25_17.lc_trk_g1_3 <X> T_25_17.wire_bram/ram/WDATA_12
 (29 6)  (1335 278)  (1335 278)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_3 wire_bram/ram/WDATA_12
 (3 7)  (1309 279)  (1309 279)  routing T_25_17.sp12_h_l_23 <X> T_25_17.sp12_v_t_23
 (11 7)  (1317 279)  (1317 279)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_h_l_40
 (13 7)  (1319 279)  (1319 279)  routing T_25_17.sp4_v_t_46 <X> T_25_17.sp4_h_l_40
 (18 7)  (1324 279)  (1324 279)  routing T_25_17.sp4_r_v_b_29 <X> T_25_17.lc_trk_g1_5
 (30 7)  (1336 279)  (1336 279)  routing T_25_17.lc_trk_g1_3 <X> T_25_17.wire_bram/ram/WDATA_12
 (39 7)  (1345 279)  (1345 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (4 8)  (1310 280)  (1310 280)  routing T_25_17.sp4_v_t_43 <X> T_25_17.sp4_v_b_6
 (14 8)  (1320 280)  (1320 280)  routing T_25_17.sp4_v_t_13 <X> T_25_17.lc_trk_g2_0
 (16 9)  (1322 281)  (1322 281)  routing T_25_17.sp4_v_t_13 <X> T_25_17.lc_trk_g2_0
 (17 9)  (1323 281)  (1323 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_13 lc_trk_g2_0
 (11 10)  (1317 282)  (1317 282)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_v_t_45
 (13 10)  (1319 282)  (1319 282)  routing T_25_17.sp4_v_b_0 <X> T_25_17.sp4_v_t_45
 (29 10)  (1335 282)  (1335 282)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_0 wire_bram/ram/WDATA_10
 (38 11)  (1344 283)  (1344 283)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (28 14)  (1334 286)  (1334 286)  routing T_25_17.lc_trk_g2_0 <X> T_25_17.wire_bram/ram/WDATA_8
 (29 14)  (1335 286)  (1335 286)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_0 wire_bram/ram/WDATA_8
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g1_5 <X> T_25_17.wire_bram/ram/RE
 (37 15)  (1343 287)  (1343 287)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_26_17

 (12 14)  (1360 286)  (1360 286)  routing T_26_17.sp4_v_b_11 <X> T_26_17.sp4_h_l_46


LogicTile_7_16

 (14 0)  (356 256)  (356 256)  routing T_7_16.wire_logic_cluster/lc_0/out <X> T_7_16.lc_trk_g0_0
 (15 0)  (357 256)  (357 256)  routing T_7_16.sp4_h_l_4 <X> T_7_16.lc_trk_g0_1
 (16 0)  (358 256)  (358 256)  routing T_7_16.sp4_h_l_4 <X> T_7_16.lc_trk_g0_1
 (17 0)  (359 256)  (359 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (360 256)  (360 256)  routing T_7_16.sp4_h_l_4 <X> T_7_16.lc_trk_g0_1
 (25 0)  (367 256)  (367 256)  routing T_7_16.wire_logic_cluster/lc_2/out <X> T_7_16.lc_trk_g0_2
 (26 0)  (368 256)  (368 256)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (371 256)  (371 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 256)  (373 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 256)  (374 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 256)  (375 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 256)  (376 256)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (378 256)  (378 256)  LC_0 Logic Functioning bit
 (37 0)  (379 256)  (379 256)  LC_0 Logic Functioning bit
 (38 0)  (380 256)  (380 256)  LC_0 Logic Functioning bit
 (42 0)  (384 256)  (384 256)  LC_0 Logic Functioning bit
 (45 0)  (387 256)  (387 256)  LC_0 Logic Functioning bit
 (52 0)  (394 256)  (394 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (359 257)  (359 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (360 257)  (360 257)  routing T_7_16.sp4_h_l_4 <X> T_7_16.lc_trk_g0_1
 (22 1)  (364 257)  (364 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (370 257)  (370 257)  routing T_7_16.lc_trk_g2_4 <X> T_7_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 257)  (371 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (374 257)  (374 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (378 257)  (378 257)  LC_0 Logic Functioning bit
 (37 1)  (379 257)  (379 257)  LC_0 Logic Functioning bit
 (42 1)  (384 257)  (384 257)  LC_0 Logic Functioning bit
 (43 1)  (385 257)  (385 257)  LC_0 Logic Functioning bit
 (0 2)  (342 258)  (342 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (1 2)  (343 258)  (343 258)  routing T_7_16.glb_netwk_6 <X> T_7_16.wire_logic_cluster/lc_7/clk
 (2 2)  (344 258)  (344 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (371 260)  (371 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 260)  (373 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 260)  (374 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 260)  (375 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 260)  (376 260)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 260)  (378 260)  LC_2 Logic Functioning bit
 (37 4)  (379 260)  (379 260)  LC_2 Logic Functioning bit
 (38 4)  (380 260)  (380 260)  LC_2 Logic Functioning bit
 (42 4)  (384 260)  (384 260)  LC_2 Logic Functioning bit
 (45 4)  (387 260)  (387 260)  LC_2 Logic Functioning bit
 (52 4)  (394 260)  (394 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (369 261)  (369 261)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 261)  (370 261)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 261)  (371 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (374 261)  (374 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (377 261)  (377 261)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.input_2_2
 (36 5)  (378 261)  (378 261)  LC_2 Logic Functioning bit
 (43 5)  (385 261)  (385 261)  LC_2 Logic Functioning bit
 (14 6)  (356 262)  (356 262)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (14 7)  (356 263)  (356 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (15 7)  (357 263)  (357 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (16 7)  (358 263)  (358 263)  routing T_7_16.sp4_h_l_9 <X> T_7_16.lc_trk_g1_4
 (17 7)  (359 263)  (359 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 8)  (369 264)  (369 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 264)  (370 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 264)  (371 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 264)  (372 264)  routing T_7_16.lc_trk_g3_4 <X> T_7_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 264)  (373 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 264)  (374 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 264)  (376 264)  routing T_7_16.lc_trk_g1_4 <X> T_7_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 264)  (377 264)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.input_2_4
 (36 8)  (378 264)  (378 264)  LC_4 Logic Functioning bit
 (45 8)  (387 264)  (387 264)  LC_4 Logic Functioning bit
 (27 9)  (369 265)  (369 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 265)  (370 265)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 265)  (371 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 265)  (374 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (375 265)  (375 265)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.input_2_4
 (34 9)  (376 265)  (376 265)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.input_2_4
 (36 9)  (378 265)  (378 265)  LC_4 Logic Functioning bit
 (37 9)  (379 265)  (379 265)  LC_4 Logic Functioning bit
 (38 9)  (380 265)  (380 265)  LC_4 Logic Functioning bit
 (41 9)  (383 265)  (383 265)  LC_4 Logic Functioning bit
 (43 9)  (385 265)  (385 265)  LC_4 Logic Functioning bit
 (16 10)  (358 266)  (358 266)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (17 10)  (359 266)  (359 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (360 266)  (360 266)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (21 10)  (363 266)  (363 266)  routing T_7_16.wire_logic_cluster/lc_7/out <X> T_7_16.lc_trk_g2_7
 (22 10)  (364 266)  (364 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (369 266)  (369 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 266)  (370 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 266)  (371 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 266)  (372 266)  routing T_7_16.lc_trk_g3_5 <X> T_7_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 266)  (374 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 266)  (375 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (376 266)  (376 266)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (377 266)  (377 266)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_5
 (36 10)  (378 266)  (378 266)  LC_5 Logic Functioning bit
 (41 10)  (383 266)  (383 266)  LC_5 Logic Functioning bit
 (43 10)  (385 266)  (385 266)  LC_5 Logic Functioning bit
 (45 10)  (387 266)  (387 266)  LC_5 Logic Functioning bit
 (15 11)  (357 267)  (357 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (16 11)  (358 267)  (358 267)  routing T_7_16.sp4_v_t_33 <X> T_7_16.lc_trk_g2_4
 (17 11)  (359 267)  (359 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (360 267)  (360 267)  routing T_7_16.sp4_v_b_37 <X> T_7_16.lc_trk_g2_5
 (29 11)  (371 267)  (371 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (374 267)  (374 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (375 267)  (375 267)  routing T_7_16.lc_trk_g2_5 <X> T_7_16.input_2_5
 (37 11)  (379 267)  (379 267)  LC_5 Logic Functioning bit
 (41 11)  (383 267)  (383 267)  LC_5 Logic Functioning bit
 (43 11)  (385 267)  (385 267)  LC_5 Logic Functioning bit
 (16 12)  (358 268)  (358 268)  routing T_7_16.sp12_v_t_14 <X> T_7_16.lc_trk_g3_1
 (17 12)  (359 268)  (359 268)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (18 13)  (360 269)  (360 269)  routing T_7_16.sp12_v_t_14 <X> T_7_16.lc_trk_g3_1
 (14 14)  (356 270)  (356 270)  routing T_7_16.wire_logic_cluster/lc_4/out <X> T_7_16.lc_trk_g3_4
 (17 14)  (359 270)  (359 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (360 270)  (360 270)  routing T_7_16.wire_logic_cluster/lc_5/out <X> T_7_16.lc_trk_g3_5
 (29 14)  (371 270)  (371 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (374 270)  (374 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 270)  (375 270)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 270)  (376 270)  routing T_7_16.lc_trk_g3_1 <X> T_7_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (377 270)  (377 270)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (36 14)  (378 270)  (378 270)  LC_7 Logic Functioning bit
 (38 14)  (380 270)  (380 270)  LC_7 Logic Functioning bit
 (42 14)  (384 270)  (384 270)  LC_7 Logic Functioning bit
 (43 14)  (385 270)  (385 270)  LC_7 Logic Functioning bit
 (45 14)  (387 270)  (387 270)  LC_7 Logic Functioning bit
 (47 14)  (389 270)  (389 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (17 15)  (359 271)  (359 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (371 271)  (371 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (372 271)  (372 271)  routing T_7_16.lc_trk_g0_2 <X> T_7_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (374 271)  (374 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (375 271)  (375 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (35 15)  (377 271)  (377 271)  routing T_7_16.lc_trk_g2_7 <X> T_7_16.input_2_7
 (42 15)  (384 271)  (384 271)  LC_7 Logic Functioning bit
 (43 15)  (385 271)  (385 271)  LC_7 Logic Functioning bit
 (46 15)  (388 271)  (388 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_9_16

 (5 0)  (443 256)  (443 256)  routing T_9_16.sp4_v_t_37 <X> T_9_16.sp4_h_r_0
 (6 0)  (444 256)  (444 256)  routing T_9_16.sp4_h_r_7 <X> T_9_16.sp4_v_b_0
 (21 0)  (459 256)  (459 256)  routing T_9_16.wire_logic_cluster/lc_3/out <X> T_9_16.lc_trk_g0_3
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (12 1)  (450 257)  (450 257)  routing T_9_16.sp4_h_r_2 <X> T_9_16.sp4_v_b_2
 (14 1)  (452 257)  (452 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (16 1)  (454 257)  (454 257)  routing T_9_16.sp4_h_r_0 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.sp4_r_v_b_33 <X> T_9_16.lc_trk_g0_2
 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 258)  (452 258)  routing T_9_16.wire_logic_cluster/lc_4/out <X> T_9_16.lc_trk_g0_4
 (17 2)  (455 258)  (455 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (456 258)  (456 258)  routing T_9_16.wire_logic_cluster/lc_5/out <X> T_9_16.lc_trk_g0_5
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (460 259)  (460 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 259)  (462 259)  routing T_9_16.top_op_6 <X> T_9_16.lc_trk_g0_6
 (25 3)  (463 259)  (463 259)  routing T_9_16.top_op_6 <X> T_9_16.lc_trk_g0_6
 (28 4)  (466 260)  (466 260)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 260)  (474 260)  LC_2 Logic Functioning bit
 (37 4)  (475 260)  (475 260)  LC_2 Logic Functioning bit
 (38 4)  (476 260)  (476 260)  LC_2 Logic Functioning bit
 (42 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (45 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (47 4)  (485 260)  (485 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 261)  (469 261)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 261)  (471 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_2
 (35 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_2
 (36 5)  (474 261)  (474 261)  LC_2 Logic Functioning bit
 (37 5)  (475 261)  (475 261)  LC_2 Logic Functioning bit
 (42 5)  (480 261)  (480 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (28 6)  (466 262)  (466 262)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 262)  (467 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 262)  (468 262)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 262)  (469 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (42 6)  (480 262)  (480 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (45 6)  (483 262)  (483 262)  LC_3 Logic Functioning bit
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (24 7)  (462 263)  (462 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_h_r_6 <X> T_9_16.lc_trk_g1_6
 (26 7)  (464 263)  (464 263)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 263)  (466 263)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 263)  (468 263)  routing T_9_16.lc_trk_g2_6 <X> T_9_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 263)  (470 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 263)  (473 263)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.input_2_3
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (43 7)  (481 263)  (481 263)  LC_3 Logic Functioning bit
 (21 8)  (459 264)  (459 264)  routing T_9_16.sp4_v_t_22 <X> T_9_16.lc_trk_g2_3
 (22 8)  (460 264)  (460 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 264)  (461 264)  routing T_9_16.sp4_v_t_22 <X> T_9_16.lc_trk_g2_3
 (25 8)  (463 264)  (463 264)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g2_2
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 264)  (468 264)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g2_5 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 264)  (473 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.input_2_4
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (42 8)  (480 264)  (480 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (51 8)  (489 264)  (489 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (459 265)  (459 265)  routing T_9_16.sp4_v_t_22 <X> T_9_16.lc_trk_g2_3
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (480 265)  (480 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (48 9)  (486 265)  (486 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (442 266)  (442 266)  routing T_9_16.sp4_h_r_6 <X> T_9_16.sp4_v_t_43
 (16 10)  (454 266)  (454 266)  routing T_9_16.sp12_v_t_10 <X> T_9_16.lc_trk_g2_5
 (17 10)  (455 266)  (455 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (463 266)  (463 266)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g2_6
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 266)  (471 266)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 266)  (473 266)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.input_2_5
 (36 10)  (474 266)  (474 266)  LC_5 Logic Functioning bit
 (38 10)  (476 266)  (476 266)  LC_5 Logic Functioning bit
 (42 10)  (480 266)  (480 266)  LC_5 Logic Functioning bit
 (43 10)  (481 266)  (481 266)  LC_5 Logic Functioning bit
 (45 10)  (483 266)  (483 266)  LC_5 Logic Functioning bit
 (5 11)  (443 267)  (443 267)  routing T_9_16.sp4_h_r_6 <X> T_9_16.sp4_v_t_43
 (17 11)  (455 267)  (455 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (460 267)  (460 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 267)  (461 267)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g2_6
 (24 11)  (462 267)  (462 267)  routing T_9_16.sp4_h_r_38 <X> T_9_16.lc_trk_g2_6
 (26 11)  (464 267)  (464 267)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 267)  (468 267)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (480 267)  (480 267)  LC_5 Logic Functioning bit
 (43 11)  (481 267)  (481 267)  LC_5 Logic Functioning bit
 (13 12)  (451 268)  (451 268)  routing T_9_16.sp4_v_t_46 <X> T_9_16.sp4_v_b_11
 (27 12)  (465 268)  (465 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 268)  (466 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 268)  (471 268)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 268)  (473 268)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_6
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (45 12)  (483 268)  (483 268)  LC_6 Logic Functioning bit
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.input_2_6
 (36 13)  (474 269)  (474 269)  LC_6 Logic Functioning bit
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (38 13)  (476 269)  (476 269)  LC_6 Logic Functioning bit
 (41 13)  (479 269)  (479 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (48 13)  (486 269)  (486 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (459 270)  (459 270)  routing T_9_16.wire_logic_cluster/lc_7/out <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (463 270)  (463 270)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g3_6
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 270)  (473 270)  routing T_9_16.lc_trk_g0_5 <X> T_9_16.input_2_7
 (36 14)  (474 270)  (474 270)  LC_7 Logic Functioning bit
 (41 14)  (479 270)  (479 270)  LC_7 Logic Functioning bit
 (43 14)  (481 270)  (481 270)  LC_7 Logic Functioning bit
 (45 14)  (483 270)  (483 270)  LC_7 Logic Functioning bit
 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (464 271)  (464 271)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g2_3 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 271)  (468 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (41 15)  (479 271)  (479 271)  LC_7 Logic Functioning bit
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 256)  (519 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 256)  (520 256)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 256)  (525 256)  routing T_10_16.lc_trk_g2_1 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 256)  (528 256)  LC_0 Logic Functioning bit
 (38 0)  (530 256)  (530 256)  LC_0 Logic Functioning bit
 (41 0)  (533 256)  (533 256)  LC_0 Logic Functioning bit
 (43 0)  (535 256)  (535 256)  LC_0 Logic Functioning bit
 (45 0)  (537 256)  (537 256)  LC_0 Logic Functioning bit
 (4 1)  (496 257)  (496 257)  routing T_10_16.sp4_v_t_42 <X> T_10_16.sp4_h_r_0
 (13 1)  (505 257)  (505 257)  routing T_10_16.sp4_v_t_44 <X> T_10_16.sp4_h_r_2
 (27 1)  (519 257)  (519 257)  routing T_10_16.lc_trk_g1_5 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (529 257)  (529 257)  LC_0 Logic Functioning bit
 (39 1)  (531 257)  (531 257)  LC_0 Logic Functioning bit
 (41 1)  (533 257)  (533 257)  LC_0 Logic Functioning bit
 (43 1)  (535 257)  (535 257)  LC_0 Logic Functioning bit
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_6 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (492 260)  (492 260)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 4)  (493 260)  (493 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 261)  (492 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (1 5)  (493 261)  (493 261)  routing T_10_16.lc_trk_g3_3 <X> T_10_16.wire_logic_cluster/lc_7/cen
 (2 6)  (494 262)  (494 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (9 6)  (501 262)  (501 262)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_h_l_41
 (10 6)  (502 262)  (502 262)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_h_l_41
 (17 6)  (509 262)  (509 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (12 8)  (504 264)  (504 264)  routing T_10_16.sp4_v_t_45 <X> T_10_16.sp4_h_r_8
 (16 8)  (508 264)  (508 264)  routing T_10_16.sp4_v_t_12 <X> T_10_16.lc_trk_g2_1
 (17 8)  (509 264)  (509 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (510 264)  (510 264)  routing T_10_16.sp4_v_t_12 <X> T_10_16.lc_trk_g2_1
 (9 9)  (501 265)  (501 265)  routing T_10_16.sp4_v_t_46 <X> T_10_16.sp4_v_b_7
 (10 9)  (502 265)  (502 265)  routing T_10_16.sp4_v_t_46 <X> T_10_16.sp4_v_b_7
 (14 11)  (506 267)  (506 267)  routing T_10_16.sp4_r_v_b_36 <X> T_10_16.lc_trk_g2_4
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 12)  (514 268)  (514 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 268)  (515 268)  routing T_10_16.sp4_v_t_30 <X> T_10_16.lc_trk_g3_3
 (24 12)  (516 268)  (516 268)  routing T_10_16.sp4_v_t_30 <X> T_10_16.lc_trk_g3_3
 (14 13)  (506 269)  (506 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (15 13)  (507 269)  (507 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (16 13)  (508 269)  (508 269)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g3_0
 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (492 270)  (492 270)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (493 271)  (493 271)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 271)  (496 271)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_h_l_44
 (6 15)  (498 271)  (498 271)  routing T_10_16.sp4_h_r_1 <X> T_10_16.sp4_h_l_44


LogicTile_11_16

 (3 0)  (549 256)  (549 256)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_b_0
 (14 0)  (560 256)  (560 256)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g0_0
 (21 0)  (567 256)  (567 256)  routing T_11_16.wire_logic_cluster/lc_3/out <X> T_11_16.lc_trk_g0_3
 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_0 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 256)  (582 256)  LC_0 Logic Functioning bit
 (38 0)  (584 256)  (584 256)  LC_0 Logic Functioning bit
 (41 0)  (587 256)  (587 256)  LC_0 Logic Functioning bit
 (43 0)  (589 256)  (589 256)  LC_0 Logic Functioning bit
 (3 1)  (549 257)  (549 257)  routing T_11_16.sp12_h_r_0 <X> T_11_16.sp12_v_b_0
 (15 1)  (561 257)  (561 257)  routing T_11_16.lft_op_0 <X> T_11_16.lc_trk_g0_0
 (17 1)  (563 257)  (563 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 257)  (574 257)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (39 1)  (585 257)  (585 257)  LC_0 Logic Functioning bit
 (41 1)  (587 257)  (587 257)  LC_0 Logic Functioning bit
 (43 1)  (589 257)  (589 257)  LC_0 Logic Functioning bit
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_6 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 258)  (582 258)  LC_1 Logic Functioning bit
 (38 2)  (584 258)  (584 258)  LC_1 Logic Functioning bit
 (14 3)  (560 259)  (560 259)  routing T_11_16.sp4_r_v_b_28 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (21 3)  (567 259)  (567 259)  routing T_11_16.sp4_r_v_b_31 <X> T_11_16.lc_trk_g0_7
 (27 3)  (573 259)  (573 259)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 259)  (582 259)  LC_1 Logic Functioning bit
 (37 3)  (583 259)  (583 259)  LC_1 Logic Functioning bit
 (38 3)  (584 259)  (584 259)  LC_1 Logic Functioning bit
 (39 3)  (585 259)  (585 259)  LC_1 Logic Functioning bit
 (41 3)  (587 259)  (587 259)  LC_1 Logic Functioning bit
 (43 3)  (589 259)  (589 259)  LC_1 Logic Functioning bit
 (1 4)  (547 260)  (547 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (5 4)  (551 260)  (551 260)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_r_3
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (24 4)  (570 260)  (570 260)  routing T_11_16.sp4_v_b_19 <X> T_11_16.lc_trk_g1_3
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 260)  (573 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 260)  (581 260)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_2
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (37 4)  (583 260)  (583 260)  LC_2 Logic Functioning bit
 (39 4)  (585 260)  (585 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (0 5)  (546 261)  (546 261)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (1 5)  (547 261)  (547 261)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/cen
 (4 5)  (550 261)  (550 261)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_r_3
 (6 5)  (552 261)  (552 261)  routing T_11_16.sp4_v_b_9 <X> T_11_16.sp4_h_r_3
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 261)  (573 261)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 261)  (578 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (580 261)  (580 261)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_2
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (37 5)  (583 261)  (583 261)  LC_2 Logic Functioning bit
 (39 5)  (585 261)  (585 261)  LC_2 Logic Functioning bit
 (15 6)  (561 262)  (561 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (569 262)  (569 262)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 262)  (582 262)  LC_3 Logic Functioning bit
 (37 6)  (583 262)  (583 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (564 263)  (564 263)  routing T_11_16.sp4_h_r_5 <X> T_11_16.lc_trk_g1_5
 (21 7)  (567 263)  (567 263)  routing T_11_16.sp4_h_r_7 <X> T_11_16.lc_trk_g1_7
 (26 7)  (572 263)  (572 263)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 263)  (576 263)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 263)  (577 263)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (41 7)  (587 263)  (587 263)  LC_3 Logic Functioning bit
 (42 7)  (588 263)  (588 263)  LC_3 Logic Functioning bit
 (14 8)  (560 264)  (560 264)  routing T_11_16.wire_logic_cluster/lc_0/out <X> T_11_16.lc_trk_g2_0
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (571 264)  (571 264)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (26 8)  (572 264)  (572 264)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 264)  (573 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 264)  (574 264)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 264)  (575 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 264)  (578 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 264)  (579 264)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 264)  (582 264)  LC_4 Logic Functioning bit
 (38 8)  (584 264)  (584 264)  LC_4 Logic Functioning bit
 (13 9)  (559 265)  (559 265)  routing T_11_16.sp4_v_t_38 <X> T_11_16.sp4_h_r_8
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.sp4_h_r_34 <X> T_11_16.lc_trk_g2_2
 (28 9)  (574 265)  (574 265)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 265)  (575 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 265)  (576 265)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 265)  (578 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (579 265)  (579 265)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_4
 (34 9)  (580 265)  (580 265)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_4
 (36 9)  (582 265)  (582 265)  LC_4 Logic Functioning bit
 (37 9)  (583 265)  (583 265)  LC_4 Logic Functioning bit
 (38 9)  (584 265)  (584 265)  LC_4 Logic Functioning bit
 (41 9)  (587 265)  (587 265)  LC_4 Logic Functioning bit
 (42 9)  (588 265)  (588 265)  LC_4 Logic Functioning bit
 (43 9)  (589 265)  (589 265)  LC_4 Logic Functioning bit
 (26 10)  (572 266)  (572 266)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (574 266)  (574 266)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 266)  (575 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 266)  (577 266)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 266)  (578 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 266)  (579 266)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 266)  (582 266)  LC_5 Logic Functioning bit
 (37 10)  (583 266)  (583 266)  LC_5 Logic Functioning bit
 (41 10)  (587 266)  (587 266)  LC_5 Logic Functioning bit
 (43 10)  (589 266)  (589 266)  LC_5 Logic Functioning bit
 (50 10)  (596 266)  (596 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 267)  (560 267)  routing T_11_16.sp4_r_v_b_36 <X> T_11_16.lc_trk_g2_4
 (17 11)  (563 267)  (563 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (24 11)  (570 267)  (570 267)  routing T_11_16.sp4_v_b_46 <X> T_11_16.lc_trk_g2_6
 (26 11)  (572 267)  (572 267)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 267)  (575 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 267)  (582 267)  LC_5 Logic Functioning bit
 (37 11)  (583 267)  (583 267)  LC_5 Logic Functioning bit
 (40 11)  (586 267)  (586 267)  LC_5 Logic Functioning bit
 (43 11)  (589 267)  (589 267)  LC_5 Logic Functioning bit
 (14 12)  (560 268)  (560 268)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 268)  (564 268)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g3_1
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 268)  (580 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (588 268)  (588 268)  LC_6 Logic Functioning bit
 (43 12)  (589 268)  (589 268)  LC_6 Logic Functioning bit
 (45 12)  (591 268)  (591 268)  LC_6 Logic Functioning bit
 (50 12)  (596 268)  (596 268)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (598 268)  (598 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (560 269)  (560 269)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (16 13)  (562 269)  (562 269)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g3_0
 (17 13)  (563 269)  (563 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (567 269)  (567 269)  routing T_11_16.sp4_r_v_b_43 <X> T_11_16.lc_trk_g3_3
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (574 269)  (574 269)  routing T_11_16.lc_trk_g2_4 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 269)  (576 269)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 269)  (582 269)  LC_6 Logic Functioning bit
 (38 13)  (584 269)  (584 269)  LC_6 Logic Functioning bit
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (43 13)  (589 269)  (589 269)  LC_6 Logic Functioning bit
 (0 14)  (546 270)  (546 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 270)  (547 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 270)  (561 270)  routing T_11_16.sp4_v_t_32 <X> T_11_16.lc_trk_g3_5
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_v_t_32 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (546 271)  (546 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 271)  (547 271)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 271)  (560 271)  routing T_11_16.sp4_r_v_b_44 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_12_16

 (11 0)  (611 256)  (611 256)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_v_b_2
 (25 0)  (625 256)  (625 256)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g0_2
 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g1_0 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (635 256)  (635 256)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_0
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (12 1)  (612 257)  (612 257)  routing T_12_16.sp4_v_t_46 <X> T_12_16.sp4_v_b_2
 (22 1)  (622 257)  (622 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 257)  (626 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 257)  (628 257)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 257)  (629 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 257)  (633 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (53 1)  (653 257)  (653 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 258)  (605 258)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_h_l_37
 (13 2)  (613 258)  (613 258)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_39
 (14 2)  (614 258)  (614 258)  routing T_12_16.wire_logic_cluster/lc_4/out <X> T_12_16.lc_trk_g0_4
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (618 258)  (618 258)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g0_5
 (21 2)  (621 258)  (621 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (22 2)  (622 258)  (622 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 258)  (623 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (24 2)  (624 258)  (624 258)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 258)  (628 258)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (636 258)  (636 258)  LC_1 Logic Functioning bit
 (37 2)  (637 258)  (637 258)  LC_1 Logic Functioning bit
 (38 2)  (638 258)  (638 258)  LC_1 Logic Functioning bit
 (42 2)  (642 258)  (642 258)  LC_1 Logic Functioning bit
 (45 2)  (645 258)  (645 258)  LC_1 Logic Functioning bit
 (47 2)  (647 258)  (647 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_v_t_37 <X> T_12_16.sp4_h_l_37
 (12 3)  (612 259)  (612 259)  routing T_12_16.sp4_h_r_2 <X> T_12_16.sp4_v_t_39
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (621 259)  (621 259)  routing T_12_16.sp4_h_l_10 <X> T_12_16.lc_trk_g0_7
 (26 3)  (626 259)  (626 259)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (37 3)  (637 259)  (637 259)  LC_1 Logic Functioning bit
 (42 3)  (642 259)  (642 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (14 4)  (614 260)  (614 260)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g1_0
 (19 4)  (619 260)  (619 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 260)  (630 260)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (42 4)  (642 260)  (642 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (8 5)  (608 261)  (608 261)  routing T_12_16.sp4_h_r_4 <X> T_12_16.sp4_v_b_4
 (17 5)  (617 261)  (617 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 261)  (632 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (635 261)  (635 261)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.input_2_2
 (42 5)  (642 261)  (642 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 262)  (635 262)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.input_2_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g0_2 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 263)  (635 263)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.wire_logic_cluster/lc_1/out <X> T_12_16.lc_trk_g2_1
 (29 8)  (629 264)  (629 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 264)  (630 264)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 264)  (632 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 264)  (633 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 264)  (634 264)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 264)  (635 264)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.input_2_4
 (36 8)  (636 264)  (636 264)  LC_4 Logic Functioning bit
 (38 8)  (638 264)  (638 264)  LC_4 Logic Functioning bit
 (42 8)  (642 264)  (642 264)  LC_4 Logic Functioning bit
 (43 8)  (643 264)  (643 264)  LC_4 Logic Functioning bit
 (45 8)  (645 264)  (645 264)  LC_4 Logic Functioning bit
 (53 8)  (653 264)  (653 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (614 265)  (614 265)  routing T_12_16.sp4_h_r_24 <X> T_12_16.lc_trk_g2_0
 (15 9)  (615 265)  (615 265)  routing T_12_16.sp4_h_r_24 <X> T_12_16.lc_trk_g2_0
 (16 9)  (616 265)  (616 265)  routing T_12_16.sp4_h_r_24 <X> T_12_16.lc_trk_g2_0
 (17 9)  (617 265)  (617 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 265)  (623 265)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g2_2
 (24 9)  (624 265)  (624 265)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g2_2
 (25 9)  (625 265)  (625 265)  routing T_12_16.sp4_h_l_15 <X> T_12_16.lc_trk_g2_2
 (26 9)  (626 265)  (626 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 265)  (627 265)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 265)  (629 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 265)  (630 265)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 265)  (632 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (642 265)  (642 265)  LC_4 Logic Functioning bit
 (43 9)  (643 265)  (643 265)  LC_4 Logic Functioning bit
 (21 10)  (621 266)  (621 266)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 266)  (625 266)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g2_6
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (37 10)  (637 266)  (637 266)  LC_5 Logic Functioning bit
 (38 10)  (638 266)  (638 266)  LC_5 Logic Functioning bit
 (42 10)  (642 266)  (642 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (51 10)  (651 266)  (651 266)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 267)  (626 267)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (10 12)  (610 268)  (610 268)  routing T_12_16.sp4_v_t_40 <X> T_12_16.sp4_h_r_10
 (14 12)  (614 268)  (614 268)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 268)  (635 268)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_6
 (36 12)  (636 268)  (636 268)  LC_6 Logic Functioning bit
 (38 12)  (638 268)  (638 268)  LC_6 Logic Functioning bit
 (42 12)  (642 268)  (642 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (15 13)  (615 269)  (615 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (16 13)  (616 269)  (616 269)  routing T_12_16.sp4_h_l_21 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_0 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 269)  (633 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.input_2_6
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (26 14)  (626 270)  (626 270)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 270)  (635 270)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_7
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (42 14)  (642 270)  (642 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (48 14)  (648 270)  (648 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g0_7 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 271)  (632 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (633 271)  (633 271)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_7
 (35 15)  (635 271)  (635 271)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.input_2_7
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (42 15)  (642 271)  (642 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 256)  (677 256)  routing T_13_16.sp12_h_r_11 <X> T_13_16.lc_trk_g0_3
 (25 0)  (679 256)  (679 256)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g0_2
 (28 0)  (682 256)  (682 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 256)  (684 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_0 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 256)  (691 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (41 0)  (695 256)  (695 256)  LC_0 Logic Functioning bit
 (15 1)  (669 257)  (669 257)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g0_0
 (16 1)  (670 257)  (670 257)  routing T_13_16.sp4_v_t_5 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (677 257)  (677 257)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.sp4_h_r_10 <X> T_13_16.lc_trk_g0_2
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 257)  (682 257)  routing T_13_16.lc_trk_g3_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 257)  (690 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (667 258)  (667 258)  routing T_13_16.sp4_v_b_2 <X> T_13_16.sp4_v_t_39
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (25 2)  (679 258)  (679 258)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (42 2)  (696 258)  (696 258)  LC_1 Logic Functioning bit
 (43 2)  (697 258)  (697 258)  LC_1 Logic Functioning bit
 (50 2)  (704 258)  (704 258)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (665 259)  (665 259)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_h_l_39
 (13 3)  (667 259)  (667 259)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_h_l_39
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (675 259)  (675 259)  routing T_13_16.sp4_h_r_7 <X> T_13_16.lc_trk_g0_7
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 259)  (677 259)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.sp4_h_r_14 <X> T_13_16.lc_trk_g0_6
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (42 3)  (696 259)  (696 259)  LC_1 Logic Functioning bit
 (43 3)  (697 259)  (697 259)  LC_1 Logic Functioning bit
 (53 3)  (707 259)  (707 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (675 260)  (675 260)  routing T_13_16.wire_logic_cluster/lc_3/out <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 260)  (688 260)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (28 5)  (682 261)  (682 261)  routing T_13_16.lc_trk_g2_0 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (39 5)  (693 261)  (693 261)  LC_2 Logic Functioning bit
 (51 5)  (705 261)  (705 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (6 6)  (660 262)  (660 262)  routing T_13_16.sp4_v_b_0 <X> T_13_16.sp4_v_t_38
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.sp4_h_r_13 <X> T_13_16.lc_trk_g1_5
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 262)  (682 262)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 262)  (683 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 262)  (684 262)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 262)  (686 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 262)  (688 262)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 262)  (689 262)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (39 6)  (693 262)  (693 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (45 6)  (699 262)  (699 262)  LC_3 Logic Functioning bit
 (51 6)  (705 262)  (705 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (5 7)  (659 263)  (659 263)  routing T_13_16.sp4_v_b_0 <X> T_13_16.sp4_v_t_38
 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 263)  (678 263)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g1_6
 (25 7)  (679 263)  (679 263)  routing T_13_16.top_op_6 <X> T_13_16.lc_trk_g1_6
 (26 7)  (680 263)  (680 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 263)  (682 263)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 263)  (685 263)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 263)  (686 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 263)  (687 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (34 7)  (688 263)  (688 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.input_2_3
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (38 7)  (692 263)  (692 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (47 7)  (701 263)  (701 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (679 264)  (679 264)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g2_2
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.input_2_4
 (37 8)  (691 264)  (691 264)  LC_4 Logic Functioning bit
 (40 8)  (694 264)  (694 264)  LC_4 Logic Functioning bit
 (42 8)  (696 264)  (696 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (52 8)  (706 264)  (706 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (3 9)  (657 265)  (657 265)  routing T_13_16.sp12_h_l_22 <X> T_13_16.sp12_v_b_1
 (14 9)  (668 265)  (668 265)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g2_0
 (15 9)  (669 265)  (669 265)  routing T_13_16.tnl_op_0 <X> T_13_16.lc_trk_g2_0
 (17 9)  (671 265)  (671 265)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (676 265)  (676 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (677 265)  (677 265)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g2_2
 (24 9)  (678 265)  (678 265)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g2_2
 (25 9)  (679 265)  (679 265)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g2_2
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (9 10)  (663 266)  (663 266)  routing T_13_16.sp4_v_b_7 <X> T_13_16.sp4_h_l_42
 (13 10)  (667 266)  (667 266)  routing T_13_16.sp4_h_r_8 <X> T_13_16.sp4_v_t_45
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 266)  (677 266)  routing T_13_16.sp4_v_b_47 <X> T_13_16.lc_trk_g2_7
 (24 10)  (678 266)  (678 266)  routing T_13_16.sp4_v_b_47 <X> T_13_16.lc_trk_g2_7
 (12 11)  (666 267)  (666 267)  routing T_13_16.sp4_h_r_8 <X> T_13_16.sp4_v_t_45
 (14 11)  (668 267)  (668 267)  routing T_13_16.sp4_r_v_b_36 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_r_v_b_37 <X> T_13_16.lc_trk_g2_5
 (22 12)  (676 268)  (676 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 268)  (681 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (47 12)  (701 268)  (701 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (668 269)  (668 269)  routing T_13_16.sp4_r_v_b_40 <X> T_13_16.lc_trk_g3_0
 (17 13)  (671 269)  (671 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (675 269)  (675 269)  routing T_13_16.sp4_r_v_b_43 <X> T_13_16.lc_trk_g3_3
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (9 14)  (663 270)  (663 270)  routing T_13_16.sp4_v_b_10 <X> T_13_16.sp4_h_l_47
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g3_6
 (26 14)  (680 270)  (680 270)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (45 14)  (699 270)  (699 270)  LC_7 Logic Functioning bit
 (14 15)  (668 271)  (668 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (15 15)  (669 271)  (669 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (16 15)  (670 271)  (670 271)  routing T_13_16.sp4_h_l_17 <X> T_13_16.lc_trk_g3_4
 (17 15)  (671 271)  (671 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_r_v_b_47 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 271)  (680 271)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 271)  (683 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 271)  (684 271)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 271)  (685 271)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (694 271)  (694 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (42 15)  (696 271)  (696 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit
 (46 15)  (700 271)  (700 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_16

 (14 0)  (722 256)  (722 256)  routing T_14_16.sp4_h_r_8 <X> T_14_16.lc_trk_g0_0
 (15 0)  (723 256)  (723 256)  routing T_14_16.sp12_h_r_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.sp12_h_r_1 <X> T_14_16.lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (731 256)  (731 256)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (25 0)  (733 256)  (733 256)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (15 1)  (723 257)  (723 257)  routing T_14_16.sp4_h_r_8 <X> T_14_16.lc_trk_g0_0
 (16 1)  (724 257)  (724 257)  routing T_14_16.sp4_h_r_8 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (726 257)  (726 257)  routing T_14_16.sp12_h_r_1 <X> T_14_16.lc_trk_g0_1
 (21 1)  (729 257)  (729 257)  routing T_14_16.sp4_h_r_3 <X> T_14_16.lc_trk_g0_3
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (25 1)  (733 257)  (733 257)  routing T_14_16.sp12_h_r_2 <X> T_14_16.lc_trk_g0_2
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 258)  (716 258)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_l_36
 (9 2)  (717 258)  (717 258)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_l_36
 (10 2)  (718 258)  (718 258)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_l_36
 (11 2)  (719 258)  (719 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (13 2)  (721 258)  (721 258)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (15 2)  (723 258)  (723 258)  routing T_14_16.sp4_h_r_5 <X> T_14_16.lc_trk_g0_5
 (16 2)  (724 258)  (724 258)  routing T_14_16.sp4_h_r_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 258)  (735 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (41 2)  (749 258)  (749 258)  LC_1 Logic Functioning bit
 (43 2)  (751 258)  (751 258)  LC_1 Logic Functioning bit
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (716 259)  (716 259)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_t_36
 (9 3)  (717 259)  (717 259)  routing T_14_16.sp4_h_r_1 <X> T_14_16.sp4_v_t_36
 (12 3)  (720 259)  (720 259)  routing T_14_16.sp4_h_r_8 <X> T_14_16.sp4_v_t_39
 (18 3)  (726 259)  (726 259)  routing T_14_16.sp4_h_r_5 <X> T_14_16.lc_trk_g0_5
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 259)  (731 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (25 3)  (733 259)  (733 259)  routing T_14_16.sp4_h_r_6 <X> T_14_16.lc_trk_g0_6
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (0 4)  (708 260)  (708 260)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (722 260)  (722 260)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 260)  (744 260)  LC_2 Logic Functioning bit
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (43 4)  (751 260)  (751 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (14 5)  (722 261)  (722 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (16 5)  (724 261)  (724 261)  routing T_14_16.sp4_h_l_5 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 261)  (739 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 261)  (744 261)  LC_2 Logic Functioning bit
 (37 5)  (745 261)  (745 261)  LC_2 Logic Functioning bit
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (15 6)  (723 262)  (723 262)  routing T_14_16.sp4_h_r_13 <X> T_14_16.lc_trk_g1_5
 (16 6)  (724 262)  (724 262)  routing T_14_16.sp4_h_r_13 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.sp4_h_r_13 <X> T_14_16.lc_trk_g1_5
 (25 6)  (733 262)  (733 262)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g1_6
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (42 6)  (750 262)  (750 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (716 263)  (716 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (9 7)  (717 263)  (717 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (10 7)  (718 263)  (718 263)  routing T_14_16.sp4_h_r_10 <X> T_14_16.sp4_v_t_41
 (15 7)  (723 263)  (723 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (16 7)  (724 263)  (724 263)  routing T_14_16.sp4_v_t_9 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (9 8)  (717 264)  (717 264)  routing T_14_16.sp4_v_t_42 <X> T_14_16.sp4_h_r_7
 (22 8)  (730 264)  (730 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 264)  (731 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (24 8)  (732 264)  (732 264)  routing T_14_16.sp4_v_t_30 <X> T_14_16.lc_trk_g2_3
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (38 8)  (746 264)  (746 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_r_v_b_32 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (4 10)  (712 266)  (712 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (6 10)  (714 266)  (714 266)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (8 10)  (716 266)  (716 266)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_h_l_42
 (10 10)  (718 266)  (718 266)  routing T_14_16.sp4_h_r_11 <X> T_14_16.sp4_h_l_42
 (11 10)  (719 266)  (719 266)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_v_t_45
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (46 10)  (754 266)  (754 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (755 266)  (755 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (713 267)  (713 267)  routing T_14_16.sp4_h_r_0 <X> T_14_16.sp4_v_t_43
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (43 11)  (751 267)  (751 267)  LC_5 Logic Functioning bit
 (53 11)  (761 267)  (761 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (4 12)  (712 268)  (712 268)  routing T_14_16.sp4_v_t_44 <X> T_14_16.sp4_v_b_9
 (8 12)  (716 268)  (716 268)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_h_r_10
 (10 12)  (718 268)  (718 268)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_h_r_10
 (14 12)  (722 268)  (722 268)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (15 12)  (723 268)  (723 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (16 12)  (724 268)  (724 268)  routing T_14_16.sp4_v_t_28 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (24 12)  (732 268)  (732 268)  routing T_14_16.sp4_h_r_35 <X> T_14_16.lc_trk_g3_3
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (9 13)  (717 269)  (717 269)  routing T_14_16.sp4_v_t_39 <X> T_14_16.sp4_v_b_10
 (10 13)  (718 269)  (718 269)  routing T_14_16.sp4_v_t_39 <X> T_14_16.sp4_v_b_10
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_h_l_21 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (731 269)  (731 269)  routing T_14_16.sp4_v_b_42 <X> T_14_16.lc_trk_g3_2
 (24 13)  (732 269)  (732 269)  routing T_14_16.sp4_v_b_42 <X> T_14_16.lc_trk_g3_2
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 270)  (723 270)  routing T_14_16.tnr_op_5 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_h_r_39 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_h_r_39 <X> T_14_16.lc_trk_g3_7
 (24 14)  (732 270)  (732 270)  routing T_14_16.sp4_h_r_39 <X> T_14_16.lc_trk_g3_7
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (15 0)  (777 256)  (777 256)  routing T_15_16.sp12_h_r_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.sp12_h_r_1 <X> T_15_16.lc_trk_g0_1
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (8 1)  (770 257)  (770 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (9 1)  (771 257)  (771 257)  routing T_15_16.sp4_h_l_36 <X> T_15_16.sp4_v_b_1
 (14 1)  (776 257)  (776 257)  routing T_15_16.sp12_h_r_16 <X> T_15_16.lc_trk_g0_0
 (16 1)  (778 257)  (778 257)  routing T_15_16.sp12_h_r_16 <X> T_15_16.lc_trk_g0_0
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (780 257)  (780 257)  routing T_15_16.sp12_h_r_1 <X> T_15_16.lc_trk_g0_1
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.input_2_0
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 258)  (771 258)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_h_l_36
 (10 2)  (772 258)  (772 258)  routing T_15_16.sp4_h_r_10 <X> T_15_16.sp4_h_l_36
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 258)  (798 258)  LC_1 Logic Functioning bit
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (50 2)  (812 258)  (812 258)  Cascade bit: LH_LC01_inmux02_5

 (11 3)  (773 259)  (773 259)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_h_l_39
 (14 3)  (776 259)  (776 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (15 3)  (777 259)  (777 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (16 3)  (778 259)  (778 259)  routing T_15_16.sp4_h_r_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (783 259)  (783 259)  routing T_15_16.sp4_r_v_b_31 <X> T_15_16.lc_trk_g0_7
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_h_r_6 <X> T_15_16.lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.sp4_h_r_6 <X> T_15_16.lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.sp4_h_r_6 <X> T_15_16.lc_trk_g0_6
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 259)  (793 259)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (0 4)  (762 260)  (762 260)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (1 4)  (763 260)  (763 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (783 260)  (783 260)  routing T_15_16.sp4_v_b_11 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (785 260)  (785 260)  routing T_15_16.sp4_v_b_11 <X> T_15_16.lc_trk_g1_3
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (763 261)  (763 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/cen
 (3 5)  (765 261)  (765 261)  routing T_15_16.sp12_h_l_23 <X> T_15_16.sp12_h_r_0
 (14 5)  (776 261)  (776 261)  routing T_15_16.sp4_r_v_b_24 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (783 261)  (783 261)  routing T_15_16.sp4_v_b_11 <X> T_15_16.lc_trk_g1_3
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 261)  (785 261)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g1_2
 (25 5)  (787 261)  (787 261)  routing T_15_16.sp4_h_r_2 <X> T_15_16.lc_trk_g1_2
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (8 6)  (770 262)  (770 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (9 6)  (771 262)  (771 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (10 6)  (772 262)  (772 262)  routing T_15_16.sp4_v_t_47 <X> T_15_16.sp4_h_l_41
 (15 6)  (777 262)  (777 262)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (787 262)  (787 262)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (13 7)  (775 263)  (775 263)  routing T_15_16.sp4_v_b_0 <X> T_15_16.sp4_h_l_40
 (18 7)  (780 263)  (780 263)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (25 7)  (787 263)  (787 263)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (3 8)  (765 264)  (765 264)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_v_b_1
 (11 9)  (773 265)  (773 265)  routing T_15_16.sp4_h_l_45 <X> T_15_16.sp4_h_r_8
 (19 9)  (781 265)  (781 265)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_h_l_15 <X> T_15_16.lc_trk_g2_2
 (3 10)  (765 266)  (765 266)  routing T_15_16.sp12_v_t_22 <X> T_15_16.sp12_h_l_22
 (5 10)  (767 266)  (767 266)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (9 10)  (771 266)  (771 266)  routing T_15_16.sp4_v_b_7 <X> T_15_16.sp4_h_l_42
 (11 10)  (773 266)  (773 266)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_t_45
 (13 10)  (775 266)  (775 266)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_t_45
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (4 11)  (766 267)  (766 267)  routing T_15_16.sp4_h_r_3 <X> T_15_16.sp4_h_l_43
 (12 11)  (774 267)  (774 267)  routing T_15_16.sp4_h_r_2 <X> T_15_16.sp4_v_t_45
 (14 11)  (776 267)  (776 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_h_l_17 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 267)  (790 267)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (796 267)  (796 267)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_5
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (5 12)  (767 268)  (767 268)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (16 12)  (778 268)  (778 268)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.sp4_v_t_12 <X> T_15_16.lc_trk_g3_1
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (787 268)  (787 268)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g3_2
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 268)  (792 268)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (47 12)  (809 268)  (809 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (813 268)  (813 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (4 13)  (766 269)  (766 269)  routing T_15_16.sp4_h_l_43 <X> T_15_16.sp4_h_r_9
 (11 13)  (773 269)  (773 269)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_h_r_11
 (13 13)  (775 269)  (775 269)  routing T_15_16.sp4_h_l_38 <X> T_15_16.sp4_h_r_11
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (47 13)  (809 269)  (809 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 270)  (770 270)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_h_l_47
 (9 14)  (771 270)  (771 270)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_h_l_47
 (10 14)  (772 270)  (772 270)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_h_l_47
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_16_16

 (11 1)  (827 257)  (827 257)  routing T_16_16.sp4_h_l_39 <X> T_16_16.sp4_h_r_2
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_r_v_b_33 <X> T_16_16.lc_trk_g0_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (827 258)  (827 258)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (13 2)  (829 258)  (829 258)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (15 2)  (831 258)  (831 258)  routing T_16_16.sp4_v_b_21 <X> T_16_16.lc_trk_g0_5
 (16 2)  (832 258)  (832 258)  routing T_16_16.sp4_v_b_21 <X> T_16_16.lc_trk_g0_5
 (17 2)  (833 258)  (833 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 258)  (849 258)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (48 2)  (864 258)  (864 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (6 3)  (822 259)  (822 259)  routing T_16_16.sp4_h_r_0 <X> T_16_16.sp4_h_l_37
 (12 3)  (828 259)  (828 259)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_v_t_39
 (14 3)  (830 259)  (830 259)  routing T_16_16.sp4_r_v_b_28 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g2_6 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (850 259)  (850 259)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.input_2_1
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (820 260)  (820 260)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (6 4)  (822 260)  (822 260)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (21 4)  (837 260)  (837 260)  routing T_16_16.bnr_op_3 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 260)  (844 260)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 260)  (850 260)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (40 4)  (856 260)  (856 260)  LC_2 Logic Functioning bit
 (41 4)  (857 260)  (857 260)  LC_2 Logic Functioning bit
 (42 4)  (858 260)  (858 260)  LC_2 Logic Functioning bit
 (43 4)  (859 260)  (859 260)  LC_2 Logic Functioning bit
 (51 4)  (867 260)  (867 260)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (5 5)  (821 261)  (821 261)  routing T_16_16.sp4_h_l_44 <X> T_16_16.sp4_v_b_3
 (8 5)  (824 261)  (824 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (9 5)  (825 261)  (825 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (10 5)  (826 261)  (826 261)  routing T_16_16.sp4_h_l_47 <X> T_16_16.sp4_v_b_4
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (837 261)  (837 261)  routing T_16_16.bnr_op_3 <X> T_16_16.lc_trk_g1_3
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 261)  (839 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (25 5)  (841 261)  (841 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (46 5)  (862 261)  (862 261)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (9 6)  (825 262)  (825 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (10 6)  (826 262)  (826 262)  routing T_16_16.sp4_h_r_1 <X> T_16_16.sp4_h_l_41
 (28 6)  (844 262)  (844 262)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 262)  (851 262)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (11 7)  (827 263)  (827 263)  routing T_16_16.sp4_h_r_5 <X> T_16_16.sp4_h_l_40
 (14 7)  (830 263)  (830 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (15 7)  (831 263)  (831 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (16 7)  (832 263)  (832 263)  routing T_16_16.sp4_h_r_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 263)  (849 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_3
 (34 7)  (850 263)  (850 263)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.input_2_3
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 264)  (849 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 264)  (850 264)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (41 8)  (857 264)  (857 264)  LC_4 Logic Functioning bit
 (43 8)  (859 264)  (859 264)  LC_4 Logic Functioning bit
 (46 8)  (862 264)  (862 264)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (866 264)  (866 264)  Cascade bit: LH_LC04_inmux02_5

 (53 8)  (869 264)  (869 264)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (830 265)  (830 265)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g2_0
 (16 9)  (832 265)  (832 265)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g2_0
 (17 9)  (833 265)  (833 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (27 9)  (843 265)  (843 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 265)  (844 265)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 265)  (845 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 265)  (847 265)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_4/in_3
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (46 9)  (862 265)  (862 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (868 265)  (868 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (11 10)  (827 266)  (827 266)  routing T_16_16.sp4_h_l_38 <X> T_16_16.sp4_v_t_45
 (12 10)  (828 266)  (828 266)  routing T_16_16.sp4_v_b_8 <X> T_16_16.sp4_h_l_45
 (14 10)  (830 266)  (830 266)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g2_4 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (15 11)  (831 267)  (831 267)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (16 11)  (832 267)  (832 267)  routing T_16_16.sp4_h_r_36 <X> T_16_16.lc_trk_g2_4
 (17 11)  (833 267)  (833 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (22 11)  (838 267)  (838 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 267)  (847 267)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (841 268)  (841 268)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g0_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (46 12)  (862 268)  (862 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (869 268)  (869 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (3 13)  (819 269)  (819 269)  routing T_16_16.sp12_h_l_22 <X> T_16_16.sp12_h_r_1
 (14 13)  (830 269)  (830 269)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g3_0
 (16 13)  (832 269)  (832 269)  routing T_16_16.sp12_v_b_16 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 269)  (839 269)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_v_t_23 <X> T_16_16.lc_trk_g3_2
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 269)  (844 269)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (46 13)  (862 269)  (862 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 270)  (820 270)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (6 14)  (822 270)  (822 270)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (12 14)  (828 270)  (828 270)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_h_l_46
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (31 14)  (847 270)  (847 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 270)  (849 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (50 14)  (866 270)  (866 270)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (869 270)  (869 270)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (5 15)  (821 271)  (821 271)  routing T_16_16.sp4_h_r_3 <X> T_16_16.sp4_v_t_44
 (8 15)  (824 271)  (824 271)  routing T_16_16.sp4_h_r_10 <X> T_16_16.sp4_v_t_47
 (9 15)  (825 271)  (825 271)  routing T_16_16.sp4_h_r_10 <X> T_16_16.sp4_v_t_47
 (13 15)  (829 271)  (829 271)  routing T_16_16.sp4_h_r_8 <X> T_16_16.sp4_h_l_46
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (46 15)  (862 271)  (862 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_16

 (17 0)  (891 256)  (891 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (895 256)  (895 256)  routing T_17_16.sp4_v_b_11 <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (897 256)  (897 256)  routing T_17_16.sp4_v_b_11 <X> T_17_16.lc_trk_g0_3
 (25 0)  (899 256)  (899 256)  routing T_17_16.sp4_v_b_2 <X> T_17_16.lc_trk_g0_2
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 256)  (906 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 256)  (907 256)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 256)  (910 256)  LC_0 Logic Functioning bit
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (38 0)  (912 256)  (912 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (41 0)  (915 256)  (915 256)  LC_0 Logic Functioning bit
 (43 0)  (917 256)  (917 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (51 0)  (925 256)  (925 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (16 1)  (890 257)  (890 257)  routing T_17_16.sp12_h_r_8 <X> T_17_16.lc_trk_g0_0
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (892 257)  (892 257)  routing T_17_16.sp4_r_v_b_34 <X> T_17_16.lc_trk_g0_1
 (21 1)  (895 257)  (895 257)  routing T_17_16.sp4_v_b_11 <X> T_17_16.lc_trk_g0_3
 (22 1)  (896 257)  (896 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (897 257)  (897 257)  routing T_17_16.sp4_v_b_2 <X> T_17_16.lc_trk_g0_2
 (26 1)  (900 257)  (900 257)  routing T_17_16.lc_trk_g0_2 <X> T_17_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 257)  (905 257)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (44 1)  (918 257)  (918 257)  LC_0 Logic Functioning bit
 (45 1)  (919 257)  (919 257)  LC_0 Logic Functioning bit
 (53 1)  (927 257)  (927 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (8 2)  (882 258)  (882 258)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_h_l_36
 (10 2)  (884 258)  (884 258)  routing T_17_16.sp4_h_r_5 <X> T_17_16.sp4_h_l_36
 (11 2)  (885 258)  (885 258)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_v_t_39
 (13 2)  (887 258)  (887 258)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_v_t_39
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 258)  (905 258)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 258)  (907 258)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 258)  (910 258)  LC_1 Logic Functioning bit
 (38 2)  (912 258)  (912 258)  LC_1 Logic Functioning bit
 (47 2)  (921 258)  (921 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (874 259)  (874 259)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 3)  (876 259)  (876 259)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (4 3)  (878 259)  (878 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (6 3)  (880 259)  (880 259)  routing T_17_16.sp4_h_r_4 <X> T_17_16.sp4_h_l_37
 (12 3)  (886 259)  (886 259)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_v_t_39
 (13 3)  (887 259)  (887 259)  routing T_17_16.sp4_v_b_9 <X> T_17_16.sp4_h_l_39
 (14 3)  (888 259)  (888 259)  routing T_17_16.top_op_4 <X> T_17_16.lc_trk_g0_4
 (15 3)  (889 259)  (889 259)  routing T_17_16.top_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (36 3)  (910 259)  (910 259)  LC_1 Logic Functioning bit
 (38 3)  (912 259)  (912 259)  LC_1 Logic Functioning bit
 (5 4)  (879 260)  (879 260)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_h_r_3
 (15 4)  (889 260)  (889 260)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g1_1
 (16 4)  (890 260)  (890 260)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (31 4)  (905 260)  (905 260)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 260)  (908 260)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (18 5)  (892 261)  (892 261)  routing T_17_16.sp4_h_r_1 <X> T_17_16.lc_trk_g1_1
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (38 5)  (912 261)  (912 261)  LC_2 Logic Functioning bit
 (47 5)  (921 261)  (921 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (8 6)  (882 262)  (882 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (9 6)  (883 262)  (883 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (10 6)  (884 262)  (884 262)  routing T_17_16.sp4_v_t_47 <X> T_17_16.sp4_h_l_41
 (12 6)  (886 262)  (886 262)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_40
 (14 6)  (888 262)  (888 262)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (16 6)  (890 262)  (890 262)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (13 7)  (887 263)  (887 263)  routing T_17_16.sp4_h_r_2 <X> T_17_16.sp4_h_l_40
 (14 7)  (888 263)  (888 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (15 7)  (889 263)  (889 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (16 7)  (890 263)  (890 263)  routing T_17_16.sp4_h_l_9 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (892 263)  (892 263)  routing T_17_16.sp4_v_b_13 <X> T_17_16.lc_trk_g1_5
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (47 7)  (921 263)  (921 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (877 264)  (877 264)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_v_b_1
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (3 9)  (877 265)  (877 265)  routing T_17_16.sp12_h_r_1 <X> T_17_16.sp12_v_b_1
 (4 9)  (878 265)  (878 265)  routing T_17_16.sp4_v_t_36 <X> T_17_16.sp4_h_r_6
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 265)  (902 265)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (5 10)  (879 266)  (879 266)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_l_43
 (8 10)  (882 266)  (882 266)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_h_l_42
 (10 10)  (884 266)  (884 266)  routing T_17_16.sp4_h_r_11 <X> T_17_16.sp4_h_l_42
 (12 10)  (886 266)  (886 266)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_h_l_45
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (901 266)  (901 266)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (4 11)  (878 267)  (878 267)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_l_43
 (6 11)  (880 267)  (880 267)  routing T_17_16.sp4_v_t_37 <X> T_17_16.sp4_h_l_43
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 267)  (905 267)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (51 11)  (925 267)  (925 267)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (46 12)  (920 268)  (920 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (882 269)  (882 269)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_10
 (10 13)  (884 269)  (884 269)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_10
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp4_r_v_b_43 <X> T_17_16.lc_trk_g3_3
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 270)  (882 270)  routing T_17_16.sp4_h_r_10 <X> T_17_16.sp4_h_l_47
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (874 271)  (874 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 271)  (875 271)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_7/s_r


LogicTile_18_16

 (17 0)  (945 256)  (945 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 256)  (946 256)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g0_1
 (25 0)  (953 256)  (953 256)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 256)  (958 256)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (42 0)  (970 256)  (970 256)  LC_0 Logic Functioning bit
 (8 1)  (936 257)  (936 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (9 1)  (937 257)  (937 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (10 1)  (938 257)  (938 257)  routing T_18_16.sp4_h_l_42 <X> T_18_16.sp4_v_b_1
 (22 1)  (950 257)  (950 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (951 257)  (951 257)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (25 1)  (953 257)  (953 257)  routing T_18_16.sp4_v_b_10 <X> T_18_16.lc_trk_g0_2
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 257)  (955 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 257)  (956 257)  routing T_18_16.lc_trk_g3_7 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 257)  (959 257)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 257)  (961 257)  routing T_18_16.lc_trk_g2_0 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (941 258)  (941 258)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_t_39
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (43 2)  (971 258)  (971 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (50 2)  (978 258)  (978 258)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (940 259)  (940 259)  routing T_18_16.sp4_h_r_2 <X> T_18_16.sp4_v_t_39
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (965 259)  (965 259)  LC_1 Logic Functioning bit
 (39 3)  (967 259)  (967 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (46 3)  (974 259)  (974 259)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (975 259)  (975 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (943 260)  (943 260)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g1_1
 (16 4)  (944 260)  (944 260)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g1_1
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 260)  (946 260)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g1_1
 (25 4)  (953 260)  (953 260)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (46 4)  (974 260)  (974 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g0_2 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (12 5)  (940 261)  (940 261)  routing T_18_16.sp4_h_r_5 <X> T_18_16.sp4_v_b_5
 (14 5)  (942 261)  (942 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (15 5)  (943 261)  (943 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (16 5)  (944 261)  (944 261)  routing T_18_16.sp4_h_r_0 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (946 261)  (946 261)  routing T_18_16.sp4_h_l_4 <X> T_18_16.lc_trk_g1_1
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 261)  (951 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.sp4_h_l_7 <X> T_18_16.lc_trk_g1_2
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 261)  (956 261)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 261)  (960 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (962 261)  (962 261)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.input_2_2
 (38 5)  (966 261)  (966 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (51 5)  (979 261)  (979 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (931 262)  (931 262)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23
 (12 6)  (940 262)  (940 262)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_r_0 <X> T_18_16.sp12_v_t_23
 (11 7)  (939 263)  (939 263)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (13 7)  (941 263)  (941 263)  routing T_18_16.sp4_v_t_46 <X> T_18_16.sp4_h_l_40
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (951 263)  (951 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (24 7)  (952 263)  (952 263)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g1_6
 (14 8)  (942 264)  (942 264)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (5 9)  (933 265)  (933 265)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_b_6
 (9 9)  (937 265)  (937 265)  routing T_18_16.sp4_v_t_42 <X> T_18_16.sp4_v_b_7
 (14 9)  (942 265)  (942 265)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (16 9)  (944 265)  (944 265)  routing T_18_16.sp4_v_t_21 <X> T_18_16.lc_trk_g2_0
 (17 9)  (945 265)  (945 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (4 10)  (932 266)  (932 266)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_43
 (14 10)  (942 266)  (942 266)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (48 10)  (976 266)  (976 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (933 267)  (933 267)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_v_t_43
 (6 11)  (934 267)  (934 267)  routing T_18_16.sp4_h_r_6 <X> T_18_16.sp4_h_l_43
 (11 11)  (939 267)  (939 267)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_h_l_45
 (13 11)  (941 267)  (941 267)  routing T_18_16.sp4_h_r_0 <X> T_18_16.sp4_h_l_45
 (14 11)  (942 267)  (942 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (15 11)  (943 267)  (943 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (16 11)  (944 267)  (944 267)  routing T_18_16.sp4_h_r_44 <X> T_18_16.lc_trk_g2_4
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (950 267)  (950 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (954 267)  (954 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (53 11)  (981 267)  (981 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (8 12)  (936 268)  (936 268)  routing T_18_16.sp4_v_b_10 <X> T_18_16.sp4_h_r_10
 (9 12)  (937 268)  (937 268)  routing T_18_16.sp4_v_b_10 <X> T_18_16.sp4_h_r_10
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 268)  (961 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (43 12)  (971 268)  (971 268)  LC_6 Logic Functioning bit
 (51 12)  (979 268)  (979 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (936 269)  (936 269)  routing T_18_16.sp4_h_l_41 <X> T_18_16.sp4_v_b_10
 (9 13)  (937 269)  (937 269)  routing T_18_16.sp4_h_l_41 <X> T_18_16.sp4_v_b_10
 (10 13)  (938 269)  (938 269)  routing T_18_16.sp4_h_l_41 <X> T_18_16.sp4_v_b_10
 (22 13)  (950 269)  (950 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 269)  (951 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (24 13)  (952 269)  (952 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (25 13)  (953 269)  (953 269)  routing T_18_16.sp4_h_l_15 <X> T_18_16.lc_trk_g3_2
 (26 13)  (954 269)  (954 269)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 269)  (955 269)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g3_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 270)  (940 270)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46
 (21 14)  (949 270)  (949 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (22 14)  (950 270)  (950 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (951 270)  (951 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (24 14)  (952 270)  (952 270)  routing T_18_16.sp4_h_r_39 <X> T_18_16.lc_trk_g3_7
 (1 15)  (929 271)  (929 271)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (11 15)  (939 271)  (939 271)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46
 (13 15)  (941 271)  (941 271)  routing T_18_16.sp4_v_t_40 <X> T_18_16.sp4_h_l_46


LogicTile_19_16

 (5 0)  (987 256)  (987 256)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_h_r_0
 (12 0)  (994 256)  (994 256)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_h_r_2
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (1005 256)  (1005 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (24 0)  (1006 256)  (1006 256)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 256)  (1015 256)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 256)  (1017 256)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (4 1)  (986 257)  (986 257)  routing T_19_16.sp4_h_l_44 <X> T_19_16.sp4_h_r_0
 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_v_t_47 <X> T_19_16.sp4_v_b_1
 (10 1)  (992 257)  (992 257)  routing T_19_16.sp4_v_t_47 <X> T_19_16.sp4_v_b_1
 (13 1)  (995 257)  (995 257)  routing T_19_16.sp4_h_l_46 <X> T_19_16.sp4_h_r_2
 (21 1)  (1003 257)  (1003 257)  routing T_19_16.sp4_h_r_19 <X> T_19_16.lc_trk_g0_3
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1009 257)  (1009 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 257)  (1016 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.input_2_0
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (43 1)  (1025 257)  (1025 257)  LC_0 Logic Functioning bit
 (0 2)  (982 258)  (982 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_6 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (994 258)  (994 258)  routing T_19_16.sp4_h_r_11 <X> T_19_16.sp4_h_l_39
 (14 2)  (996 258)  (996 258)  routing T_19_16.sp4_h_l_9 <X> T_19_16.lc_trk_g0_4
 (17 2)  (999 258)  (999 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (27 2)  (1009 258)  (1009 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 258)  (1010 258)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 258)  (1011 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 258)  (1014 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 258)  (1015 258)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 258)  (1016 258)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 258)  (1018 258)  LC_1 Logic Functioning bit
 (37 2)  (1019 258)  (1019 258)  LC_1 Logic Functioning bit
 (38 2)  (1020 258)  (1020 258)  LC_1 Logic Functioning bit
 (39 2)  (1021 258)  (1021 258)  LC_1 Logic Functioning bit
 (3 3)  (985 259)  (985 259)  routing T_19_16.sp12_v_b_0 <X> T_19_16.sp12_h_l_23
 (13 3)  (995 259)  (995 259)  routing T_19_16.sp4_h_r_11 <X> T_19_16.sp4_h_l_39
 (14 3)  (996 259)  (996 259)  routing T_19_16.sp4_h_l_9 <X> T_19_16.lc_trk_g0_4
 (15 3)  (997 259)  (997 259)  routing T_19_16.sp4_h_l_9 <X> T_19_16.lc_trk_g0_4
 (16 3)  (998 259)  (998 259)  routing T_19_16.sp4_h_l_9 <X> T_19_16.lc_trk_g0_4
 (17 3)  (999 259)  (999 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (1000 259)  (1000 259)  routing T_19_16.sp4_r_v_b_29 <X> T_19_16.lc_trk_g0_5
 (27 3)  (1009 259)  (1009 259)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 259)  (1011 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 259)  (1013 259)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (1019 259)  (1019 259)  LC_1 Logic Functioning bit
 (39 3)  (1021 259)  (1021 259)  LC_1 Logic Functioning bit
 (47 3)  (1029 259)  (1029 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (52 3)  (1034 259)  (1034 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (983 260)  (983 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (2 4)  (984 260)  (984 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (12 4)  (994 260)  (994 260)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_r_5
 (15 4)  (997 260)  (997 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (16 4)  (998 260)  (998 260)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (17 4)  (999 260)  (999 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.bot_op_3 <X> T_19_16.lc_trk_g1_3
 (27 4)  (1009 260)  (1009 260)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 260)  (1012 260)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 260)  (1016 260)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 260)  (1018 260)  LC_2 Logic Functioning bit
 (37 4)  (1019 260)  (1019 260)  LC_2 Logic Functioning bit
 (38 4)  (1020 260)  (1020 260)  LC_2 Logic Functioning bit
 (40 4)  (1022 260)  (1022 260)  LC_2 Logic Functioning bit
 (42 4)  (1024 260)  (1024 260)  LC_2 Logic Functioning bit
 (0 5)  (982 261)  (982 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (1 5)  (983 261)  (983 261)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_7/cen
 (11 5)  (993 261)  (993 261)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_h_r_5
 (17 5)  (999 261)  (999 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (1000 261)  (1000 261)  routing T_19_16.sp4_h_r_1 <X> T_19_16.lc_trk_g1_1
 (26 5)  (1008 261)  (1008 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 261)  (1015 261)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.input_2_2
 (34 5)  (1016 261)  (1016 261)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.input_2_2
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (37 5)  (1019 261)  (1019 261)  LC_2 Logic Functioning bit
 (39 5)  (1021 261)  (1021 261)  LC_2 Logic Functioning bit
 (41 5)  (1023 261)  (1023 261)  LC_2 Logic Functioning bit
 (53 5)  (1035 261)  (1035 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (13 6)  (995 262)  (995 262)  routing T_19_16.sp4_v_b_5 <X> T_19_16.sp4_v_t_40
 (14 6)  (996 262)  (996 262)  routing T_19_16.bnr_op_4 <X> T_19_16.lc_trk_g1_4
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.bot_op_7 <X> T_19_16.lc_trk_g1_7
 (27 6)  (1009 262)  (1009 262)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 262)  (1010 262)  routing T_19_16.lc_trk_g3_1 <X> T_19_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 262)  (1011 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 262)  (1015 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 262)  (1017 262)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.input_2_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (37 6)  (1019 262)  (1019 262)  LC_3 Logic Functioning bit
 (38 6)  (1020 262)  (1020 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (42 6)  (1024 262)  (1024 262)  LC_3 Logic Functioning bit
 (43 6)  (1025 262)  (1025 262)  LC_3 Logic Functioning bit
 (46 6)  (1028 262)  (1028 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (1033 262)  (1033 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (14 7)  (996 263)  (996 263)  routing T_19_16.bnr_op_4 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (1009 263)  (1009 263)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g3_3 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 263)  (1014 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1016 263)  (1016 263)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.input_2_3
 (36 7)  (1018 263)  (1018 263)  LC_3 Logic Functioning bit
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (39 7)  (1021 263)  (1021 263)  LC_3 Logic Functioning bit
 (40 7)  (1022 263)  (1022 263)  LC_3 Logic Functioning bit
 (41 7)  (1023 263)  (1023 263)  LC_3 Logic Functioning bit
 (42 7)  (1024 263)  (1024 263)  LC_3 Logic Functioning bit
 (13 8)  (995 264)  (995 264)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_b_8
 (15 8)  (997 264)  (997 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (16 8)  (998 264)  (998 264)  routing T_19_16.sp4_v_t_28 <X> T_19_16.lc_trk_g2_1
 (17 8)  (999 264)  (999 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.rgt_op_2 <X> T_19_16.lc_trk_g2_2
 (29 8)  (1011 264)  (1011 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 264)  (1012 264)  routing T_19_16.lc_trk_g0_5 <X> T_19_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 264)  (1016 264)  routing T_19_16.lc_trk_g1_0 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (1023 264)  (1023 264)  LC_4 Logic Functioning bit
 (43 8)  (1025 264)  (1025 264)  LC_4 Logic Functioning bit
 (47 8)  (1029 264)  (1029 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (12 9)  (994 265)  (994 265)  routing T_19_16.sp4_h_l_45 <X> T_19_16.sp4_v_b_8
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1006 265)  (1006 265)  routing T_19_16.rgt_op_2 <X> T_19_16.lc_trk_g2_2
 (41 9)  (1023 265)  (1023 265)  LC_4 Logic Functioning bit
 (43 9)  (1025 265)  (1025 265)  LC_4 Logic Functioning bit
 (5 10)  (987 266)  (987 266)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_h_l_43
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g0_4 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 266)  (1016 266)  routing T_19_16.lc_trk_g1_1 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 266)  (1018 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (41 10)  (1023 266)  (1023 266)  LC_5 Logic Functioning bit
 (43 10)  (1025 266)  (1025 266)  LC_5 Logic Functioning bit
 (4 11)  (986 267)  (986 267)  routing T_19_16.sp4_h_r_3 <X> T_19_16.sp4_h_l_43
 (8 11)  (990 267)  (990 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (9 11)  (991 267)  (991 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (10 11)  (992 267)  (992 267)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_t_42
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g2_1 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (41 11)  (1023 267)  (1023 267)  LC_5 Logic Functioning bit
 (43 11)  (1025 267)  (1025 267)  LC_5 Logic Functioning bit
 (17 12)  (999 268)  (999 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1003 268)  (1003 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (22 12)  (1004 268)  (1004 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 268)  (1005 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (24 12)  (1006 268)  (1006 268)  routing T_19_16.sp4_h_r_35 <X> T_19_16.lc_trk_g3_3
 (3 13)  (985 269)  (985 269)  routing T_19_16.sp12_h_l_22 <X> T_19_16.sp12_h_r_1
 (4 13)  (986 269)  (986 269)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_9
 (6 13)  (988 269)  (988 269)  routing T_19_16.sp4_h_l_36 <X> T_19_16.sp4_h_r_9
 (8 14)  (990 270)  (990 270)  routing T_19_16.sp4_h_r_10 <X> T_19_16.sp4_h_l_47
 (25 14)  (1007 270)  (1007 270)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (26 14)  (1008 270)  (1008 270)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (1014 270)  (1014 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 270)  (1015 270)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 270)  (1018 270)  LC_7 Logic Functioning bit
 (37 14)  (1019 270)  (1019 270)  LC_7 Logic Functioning bit
 (38 14)  (1020 270)  (1020 270)  LC_7 Logic Functioning bit
 (41 14)  (1023 270)  (1023 270)  LC_7 Logic Functioning bit
 (22 15)  (1004 271)  (1004 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 271)  (1005 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (25 15)  (1007 271)  (1007 271)  routing T_19_16.sp4_v_b_38 <X> T_19_16.lc_trk_g3_6
 (26 15)  (1008 271)  (1008 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1009 271)  (1009 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 271)  (1010 271)  routing T_19_16.lc_trk_g3_6 <X> T_19_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 271)  (1011 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 271)  (1013 271)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 271)  (1014 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (1017 271)  (1017 271)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.input_2_7
 (36 15)  (1018 271)  (1018 271)  LC_7 Logic Functioning bit
 (37 15)  (1019 271)  (1019 271)  LC_7 Logic Functioning bit
 (39 15)  (1021 271)  (1021 271)  LC_7 Logic Functioning bit
 (40 15)  (1022 271)  (1022 271)  LC_7 Logic Functioning bit


LogicTile_20_16

 (22 0)  (1058 256)  (1058 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1059 256)  (1059 256)  routing T_20_16.sp4_v_b_19 <X> T_20_16.lc_trk_g0_3
 (24 0)  (1060 256)  (1060 256)  routing T_20_16.sp4_v_b_19 <X> T_20_16.lc_trk_g0_3
 (13 1)  (1049 257)  (1049 257)  routing T_20_16.sp4_v_t_44 <X> T_20_16.sp4_h_r_2
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 258)  (1039 258)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (5 2)  (1041 258)  (1041 258)  routing T_20_16.sp4_v_b_0 <X> T_20_16.sp4_h_l_37
 (9 2)  (1045 258)  (1045 258)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_h_l_36
 (10 2)  (1046 258)  (1046 258)  routing T_20_16.sp4_h_r_10 <X> T_20_16.sp4_h_l_36
 (14 2)  (1050 258)  (1050 258)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (26 2)  (1062 258)  (1062 258)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (1065 258)  (1065 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 258)  (1066 258)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 258)  (1067 258)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 258)  (1068 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 258)  (1069 258)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 258)  (1072 258)  LC_1 Logic Functioning bit
 (37 2)  (1073 258)  (1073 258)  LC_1 Logic Functioning bit
 (38 2)  (1074 258)  (1074 258)  LC_1 Logic Functioning bit
 (39 2)  (1075 258)  (1075 258)  LC_1 Logic Functioning bit
 (41 2)  (1077 258)  (1077 258)  LC_1 Logic Functioning bit
 (43 2)  (1079 258)  (1079 258)  LC_1 Logic Functioning bit
 (3 3)  (1039 259)  (1039 259)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_h_l_23
 (8 3)  (1044 259)  (1044 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (9 3)  (1045 259)  (1045 259)  routing T_20_16.sp4_h_r_1 <X> T_20_16.sp4_v_t_36
 (15 3)  (1051 259)  (1051 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (16 3)  (1052 259)  (1052 259)  routing T_20_16.sp4_h_l_1 <X> T_20_16.lc_trk_g0_4
 (17 3)  (1053 259)  (1053 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (1064 259)  (1064 259)  routing T_20_16.lc_trk_g2_5 <X> T_20_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 259)  (1065 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1067 259)  (1067 259)  routing T_20_16.lc_trk_g2_6 <X> T_20_16.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 259)  (1073 259)  LC_1 Logic Functioning bit
 (39 3)  (1075 259)  (1075 259)  LC_1 Logic Functioning bit
 (0 4)  (1036 260)  (1036 260)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 260)  (1037 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 260)  (1057 260)  routing T_20_16.wire_logic_cluster/lc_3/out <X> T_20_16.lc_trk_g1_3
 (22 4)  (1058 260)  (1058 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1062 260)  (1062 260)  routing T_20_16.lc_trk_g0_4 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 260)  (1063 260)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 260)  (1064 260)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 260)  (1065 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 260)  (1066 260)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 260)  (1070 260)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (42 4)  (1078 260)  (1078 260)  LC_2 Logic Functioning bit
 (43 4)  (1079 260)  (1079 260)  LC_2 Logic Functioning bit
 (50 4)  (1086 260)  (1086 260)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 261)  (1037 261)  routing T_20_16.lc_trk_g2_2 <X> T_20_16.wire_logic_cluster/lc_7/cen
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 261)  (1066 261)  routing T_20_16.lc_trk_g3_6 <X> T_20_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g1_6 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (1072 261)  (1072 261)  LC_2 Logic Functioning bit
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (38 5)  (1074 261)  (1074 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (42 5)  (1078 261)  (1078 261)  LC_2 Logic Functioning bit
 (43 5)  (1079 261)  (1079 261)  LC_2 Logic Functioning bit
 (5 6)  (1041 262)  (1041 262)  routing T_20_16.sp4_v_b_3 <X> T_20_16.sp4_h_l_38
 (12 6)  (1048 262)  (1048 262)  routing T_20_16.sp4_v_t_40 <X> T_20_16.sp4_h_l_40
 (15 6)  (1051 262)  (1051 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (16 6)  (1052 262)  (1052 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (17 6)  (1053 262)  (1053 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1054 262)  (1054 262)  routing T_20_16.sp4_h_r_13 <X> T_20_16.lc_trk_g1_5
 (21 6)  (1057 262)  (1057 262)  routing T_20_16.sp4_v_b_15 <X> T_20_16.lc_trk_g1_7
 (22 6)  (1058 262)  (1058 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1059 262)  (1059 262)  routing T_20_16.sp4_v_b_15 <X> T_20_16.lc_trk_g1_7
 (25 6)  (1061 262)  (1061 262)  routing T_20_16.sp4_h_l_11 <X> T_20_16.lc_trk_g1_6
 (28 6)  (1064 262)  (1064 262)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 262)  (1065 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 262)  (1066 262)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 262)  (1067 262)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 262)  (1068 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 262)  (1069 262)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 262)  (1070 262)  routing T_20_16.lc_trk_g3_5 <X> T_20_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 262)  (1072 262)  LC_3 Logic Functioning bit
 (37 6)  (1073 262)  (1073 262)  LC_3 Logic Functioning bit
 (38 6)  (1074 262)  (1074 262)  LC_3 Logic Functioning bit
 (39 6)  (1075 262)  (1075 262)  LC_3 Logic Functioning bit
 (41 6)  (1077 262)  (1077 262)  LC_3 Logic Functioning bit
 (43 6)  (1079 262)  (1079 262)  LC_3 Logic Functioning bit
 (45 6)  (1081 262)  (1081 262)  LC_3 Logic Functioning bit
 (52 6)  (1088 262)  (1088 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (1047 263)  (1047 263)  routing T_20_16.sp4_v_t_40 <X> T_20_16.sp4_h_l_40
 (21 7)  (1057 263)  (1057 263)  routing T_20_16.sp4_v_b_15 <X> T_20_16.lc_trk_g1_7
 (22 7)  (1058 263)  (1058 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (1059 263)  (1059 263)  routing T_20_16.sp4_h_l_11 <X> T_20_16.lc_trk_g1_6
 (24 7)  (1060 263)  (1060 263)  routing T_20_16.sp4_h_l_11 <X> T_20_16.lc_trk_g1_6
 (25 7)  (1061 263)  (1061 263)  routing T_20_16.sp4_h_l_11 <X> T_20_16.lc_trk_g1_6
 (28 7)  (1064 263)  (1064 263)  routing T_20_16.lc_trk_g2_1 <X> T_20_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 263)  (1065 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (37 7)  (1073 263)  (1073 263)  LC_3 Logic Functioning bit
 (39 7)  (1075 263)  (1075 263)  LC_3 Logic Functioning bit
 (4 8)  (1040 264)  (1040 264)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_v_b_6
 (6 8)  (1042 264)  (1042 264)  routing T_20_16.sp4_v_t_47 <X> T_20_16.sp4_v_b_6
 (9 8)  (1045 264)  (1045 264)  routing T_20_16.sp4_v_t_42 <X> T_20_16.sp4_h_r_7
 (15 8)  (1051 264)  (1051 264)  routing T_20_16.sp4_h_r_25 <X> T_20_16.lc_trk_g2_1
 (16 8)  (1052 264)  (1052 264)  routing T_20_16.sp4_h_r_25 <X> T_20_16.lc_trk_g2_1
 (17 8)  (1053 264)  (1053 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (1061 264)  (1061 264)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g2_2
 (4 9)  (1040 265)  (1040 265)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_h_r_6
 (6 9)  (1042 265)  (1042 265)  routing T_20_16.sp4_h_l_47 <X> T_20_16.sp4_h_r_6
 (18 9)  (1054 265)  (1054 265)  routing T_20_16.sp4_h_r_25 <X> T_20_16.lc_trk_g2_1
 (22 9)  (1058 265)  (1058 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1059 265)  (1059 265)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g2_2
 (24 9)  (1060 265)  (1060 265)  routing T_20_16.sp4_h_r_34 <X> T_20_16.lc_trk_g2_2
 (2 10)  (1038 266)  (1038 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (1040 266)  (1040 266)  routing T_20_16.sp4_h_r_6 <X> T_20_16.sp4_v_t_43
 (15 10)  (1051 266)  (1051 266)  routing T_20_16.sp4_h_l_24 <X> T_20_16.lc_trk_g2_5
 (16 10)  (1052 266)  (1052 266)  routing T_20_16.sp4_h_l_24 <X> T_20_16.lc_trk_g2_5
 (17 10)  (1053 266)  (1053 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 266)  (1054 266)  routing T_20_16.sp4_h_l_24 <X> T_20_16.lc_trk_g2_5
 (25 10)  (1061 266)  (1061 266)  routing T_20_16.sp4_v_b_38 <X> T_20_16.lc_trk_g2_6
 (26 10)  (1062 266)  (1062 266)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 266)  (1063 266)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 266)  (1065 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 266)  (1067 266)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 266)  (1068 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 266)  (1069 266)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_5/in_3
 (48 10)  (1084 266)  (1084 266)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (1040 267)  (1040 267)  routing T_20_16.sp4_v_b_1 <X> T_20_16.sp4_h_l_43
 (5 11)  (1041 267)  (1041 267)  routing T_20_16.sp4_h_r_6 <X> T_20_16.sp4_v_t_43
 (9 11)  (1045 267)  (1045 267)  routing T_20_16.sp4_v_b_7 <X> T_20_16.sp4_v_t_42
 (14 11)  (1050 267)  (1050 267)  routing T_20_16.sp4_r_v_b_36 <X> T_20_16.lc_trk_g2_4
 (17 11)  (1053 267)  (1053 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (1058 267)  (1058 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1059 267)  (1059 267)  routing T_20_16.sp4_v_b_38 <X> T_20_16.lc_trk_g2_6
 (25 11)  (1061 267)  (1061 267)  routing T_20_16.sp4_v_b_38 <X> T_20_16.lc_trk_g2_6
 (27 11)  (1063 267)  (1063 267)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 267)  (1064 267)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 267)  (1065 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 267)  (1066 267)  routing T_20_16.lc_trk_g1_3 <X> T_20_16.wire_logic_cluster/lc_5/in_1
 (41 11)  (1077 267)  (1077 267)  LC_5 Logic Functioning bit
 (43 11)  (1079 267)  (1079 267)  LC_5 Logic Functioning bit
 (53 11)  (1089 267)  (1089 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (1062 268)  (1062 268)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (1065 268)  (1065 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 268)  (1067 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 268)  (1068 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 268)  (1069 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 268)  (1070 268)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_6/in_3
 (46 12)  (1082 268)  (1082 268)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (47 12)  (1083 268)  (1083 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (28 13)  (1064 269)  (1064 269)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 269)  (1065 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 269)  (1066 269)  routing T_20_16.lc_trk_g0_3 <X> T_20_16.wire_logic_cluster/lc_6/in_1
 (41 13)  (1077 269)  (1077 269)  LC_6 Logic Functioning bit
 (43 13)  (1079 269)  (1079 269)  LC_6 Logic Functioning bit
 (1 14)  (1037 270)  (1037 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1041 270)  (1041 270)  routing T_20_16.sp4_v_t_38 <X> T_20_16.sp4_h_l_44
 (14 14)  (1050 270)  (1050 270)  routing T_20_16.sp4_v_t_17 <X> T_20_16.lc_trk_g3_4
 (15 14)  (1051 270)  (1051 270)  routing T_20_16.tnl_op_5 <X> T_20_16.lc_trk_g3_5
 (17 14)  (1053 270)  (1053 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (1061 270)  (1061 270)  routing T_20_16.sp12_v_b_6 <X> T_20_16.lc_trk_g3_6
 (26 14)  (1062 270)  (1062 270)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (1063 270)  (1063 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 270)  (1065 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 270)  (1066 270)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 270)  (1067 270)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 270)  (1068 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 270)  (1069 270)  routing T_20_16.lc_trk_g2_4 <X> T_20_16.wire_logic_cluster/lc_7/in_3
 (0 15)  (1036 271)  (1036 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 271)  (1037 271)  routing T_20_16.lc_trk_g1_5 <X> T_20_16.wire_logic_cluster/lc_7/s_r
 (4 15)  (1040 271)  (1040 271)  routing T_20_16.sp4_v_t_38 <X> T_20_16.sp4_h_l_44
 (6 15)  (1042 271)  (1042 271)  routing T_20_16.sp4_v_t_38 <X> T_20_16.sp4_h_l_44
 (16 15)  (1052 271)  (1052 271)  routing T_20_16.sp4_v_t_17 <X> T_20_16.lc_trk_g3_4
 (17 15)  (1053 271)  (1053 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (1054 271)  (1054 271)  routing T_20_16.tnl_op_5 <X> T_20_16.lc_trk_g3_5
 (22 15)  (1058 271)  (1058 271)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (1060 271)  (1060 271)  routing T_20_16.sp12_v_b_6 <X> T_20_16.lc_trk_g3_6
 (25 15)  (1061 271)  (1061 271)  routing T_20_16.sp12_v_b_6 <X> T_20_16.lc_trk_g3_6
 (27 15)  (1063 271)  (1063 271)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 271)  (1064 271)  routing T_20_16.lc_trk_g3_4 <X> T_20_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 271)  (1065 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1066 271)  (1066 271)  routing T_20_16.lc_trk_g1_7 <X> T_20_16.wire_logic_cluster/lc_7/in_1
 (41 15)  (1077 271)  (1077 271)  LC_7 Logic Functioning bit
 (43 15)  (1079 271)  (1079 271)  LC_7 Logic Functioning bit
 (53 15)  (1089 271)  (1089 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_21_16

 (14 0)  (1104 256)  (1104 256)  routing T_21_16.wire_logic_cluster/lc_0/out <X> T_21_16.lc_trk_g0_0
 (17 0)  (1107 256)  (1107 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (1111 256)  (1111 256)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g0_3
 (22 0)  (1112 256)  (1112 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (1113 256)  (1113 256)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g0_3
 (24 0)  (1114 256)  (1114 256)  routing T_21_16.sp4_h_r_11 <X> T_21_16.lc_trk_g0_3
 (29 0)  (1119 256)  (1119 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 256)  (1121 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 256)  (1122 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 256)  (1123 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 256)  (1124 256)  routing T_21_16.lc_trk_g3_4 <X> T_21_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 256)  (1126 256)  LC_0 Logic Functioning bit
 (37 0)  (1127 256)  (1127 256)  LC_0 Logic Functioning bit
 (38 0)  (1128 256)  (1128 256)  LC_0 Logic Functioning bit
 (42 0)  (1132 256)  (1132 256)  LC_0 Logic Functioning bit
 (17 1)  (1107 257)  (1107 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1108 257)  (1108 257)  routing T_21_16.sp4_r_v_b_34 <X> T_21_16.lc_trk_g0_1
 (28 1)  (1118 257)  (1118 257)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 257)  (1119 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 257)  (1122 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1124 257)  (1124 257)  routing T_21_16.lc_trk_g1_1 <X> T_21_16.input_2_0
 (36 1)  (1126 257)  (1126 257)  LC_0 Logic Functioning bit
 (43 1)  (1133 257)  (1133 257)  LC_0 Logic Functioning bit
 (0 2)  (1090 258)  (1090 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 258)  (1091 258)  routing T_21_16.glb_netwk_6 <X> T_21_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 258)  (1092 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1094 258)  (1094 258)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_v_t_37
 (5 2)  (1095 258)  (1095 258)  routing T_21_16.sp4_v_t_43 <X> T_21_16.sp4_h_l_37
 (9 2)  (1099 258)  (1099 258)  routing T_21_16.sp4_v_b_1 <X> T_21_16.sp4_h_l_36
 (11 2)  (1101 258)  (1101 258)  routing T_21_16.sp4_h_l_44 <X> T_21_16.sp4_v_t_39
 (12 2)  (1102 258)  (1102 258)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (14 2)  (1104 258)  (1104 258)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (16 2)  (1106 258)  (1106 258)  routing T_21_16.sp12_h_r_13 <X> T_21_16.lc_trk_g0_5
 (17 2)  (1107 258)  (1107 258)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (28 2)  (1118 258)  (1118 258)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 258)  (1119 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 258)  (1122 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 258)  (1123 258)  routing T_21_16.lc_trk_g2_0 <X> T_21_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 258)  (1126 258)  LC_1 Logic Functioning bit
 (38 2)  (1128 258)  (1128 258)  LC_1 Logic Functioning bit
 (1 3)  (1091 259)  (1091 259)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (1094 259)  (1094 259)  routing T_21_16.sp4_v_t_43 <X> T_21_16.sp4_h_l_37
 (5 3)  (1095 259)  (1095 259)  routing T_21_16.sp4_h_r_0 <X> T_21_16.sp4_v_t_37
 (6 3)  (1096 259)  (1096 259)  routing T_21_16.sp4_v_t_43 <X> T_21_16.sp4_h_l_37
 (11 3)  (1101 259)  (1101 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (13 3)  (1103 259)  (1103 259)  routing T_21_16.sp4_v_t_45 <X> T_21_16.sp4_h_l_39
 (15 3)  (1105 259)  (1105 259)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (16 3)  (1106 259)  (1106 259)  routing T_21_16.sp4_h_l_1 <X> T_21_16.lc_trk_g0_4
 (17 3)  (1107 259)  (1107 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (1112 259)  (1112 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1113 259)  (1113 259)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g0_6
 (24 3)  (1114 259)  (1114 259)  routing T_21_16.sp4_v_b_22 <X> T_21_16.lc_trk_g0_6
 (29 3)  (1119 259)  (1119 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 259)  (1120 259)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 259)  (1122 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (1125 259)  (1125 259)  routing T_21_16.lc_trk_g0_3 <X> T_21_16.input_2_1
 (37 3)  (1127 259)  (1127 259)  LC_1 Logic Functioning bit
 (14 4)  (1104 260)  (1104 260)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (16 4)  (1106 260)  (1106 260)  routing T_21_16.sp12_h_l_14 <X> T_21_16.lc_trk_g1_1
 (17 4)  (1107 260)  (1107 260)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (1112 260)  (1112 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1113 260)  (1113 260)  routing T_21_16.sp4_v_b_19 <X> T_21_16.lc_trk_g1_3
 (24 4)  (1114 260)  (1114 260)  routing T_21_16.sp4_v_b_19 <X> T_21_16.lc_trk_g1_3
 (25 4)  (1115 260)  (1115 260)  routing T_21_16.sp12_h_r_2 <X> T_21_16.lc_trk_g1_2
 (26 4)  (1116 260)  (1116 260)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 260)  (1117 260)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1118 260)  (1118 260)  routing T_21_16.lc_trk_g3_0 <X> T_21_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 260)  (1119 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 260)  (1122 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 260)  (1124 260)  routing T_21_16.lc_trk_g1_0 <X> T_21_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 260)  (1126 260)  LC_2 Logic Functioning bit
 (43 4)  (1133 260)  (1133 260)  LC_2 Logic Functioning bit
 (50 4)  (1140 260)  (1140 260)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (1096 261)  (1096 261)  routing T_21_16.sp4_h_l_38 <X> T_21_16.sp4_h_r_3
 (15 5)  (1105 261)  (1105 261)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (16 5)  (1106 261)  (1106 261)  routing T_21_16.sp4_h_r_8 <X> T_21_16.lc_trk_g1_0
 (17 5)  (1107 261)  (1107 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (1108 261)  (1108 261)  routing T_21_16.sp12_h_l_14 <X> T_21_16.lc_trk_g1_1
 (22 5)  (1112 261)  (1112 261)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (1114 261)  (1114 261)  routing T_21_16.sp12_h_r_2 <X> T_21_16.lc_trk_g1_2
 (25 5)  (1115 261)  (1115 261)  routing T_21_16.sp12_h_r_2 <X> T_21_16.lc_trk_g1_2
 (26 5)  (1116 261)  (1116 261)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 261)  (1119 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (1127 261)  (1127 261)  LC_2 Logic Functioning bit
 (39 5)  (1129 261)  (1129 261)  LC_2 Logic Functioning bit
 (42 5)  (1132 261)  (1132 261)  LC_2 Logic Functioning bit
 (9 6)  (1099 262)  (1099 262)  routing T_21_16.sp4_v_b_4 <X> T_21_16.sp4_h_l_41
 (12 6)  (1102 262)  (1102 262)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (13 6)  (1103 262)  (1103 262)  routing T_21_16.sp4_v_b_5 <X> T_21_16.sp4_v_t_40
 (15 6)  (1105 262)  (1105 262)  routing T_21_16.sp4_h_r_5 <X> T_21_16.lc_trk_g1_5
 (16 6)  (1106 262)  (1106 262)  routing T_21_16.sp4_h_r_5 <X> T_21_16.lc_trk_g1_5
 (17 6)  (1107 262)  (1107 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (22 6)  (1112 262)  (1112 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1113 262)  (1113 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (24 6)  (1114 262)  (1114 262)  routing T_21_16.sp4_v_b_23 <X> T_21_16.lc_trk_g1_7
 (26 6)  (1116 262)  (1116 262)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (1119 262)  (1119 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 262)  (1122 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 262)  (1123 262)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 262)  (1126 262)  LC_3 Logic Functioning bit
 (38 6)  (1128 262)  (1128 262)  LC_3 Logic Functioning bit
 (43 6)  (1133 262)  (1133 262)  LC_3 Logic Functioning bit
 (47 6)  (1137 262)  (1137 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1140 262)  (1140 262)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (1101 263)  (1101 263)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (13 7)  (1103 263)  (1103 263)  routing T_21_16.sp4_v_t_46 <X> T_21_16.sp4_h_l_40
 (18 7)  (1108 263)  (1108 263)  routing T_21_16.sp4_h_r_5 <X> T_21_16.lc_trk_g1_5
 (22 7)  (1112 263)  (1112 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1113 263)  (1113 263)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g1_6
 (24 7)  (1114 263)  (1114 263)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g1_6
 (25 7)  (1115 263)  (1115 263)  routing T_21_16.sp4_h_r_6 <X> T_21_16.lc_trk_g1_6
 (29 7)  (1119 263)  (1119 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1121 263)  (1121 263)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1127 263)  (1127 263)  LC_3 Logic Functioning bit
 (42 7)  (1132 263)  (1132 263)  LC_3 Logic Functioning bit
 (8 8)  (1098 264)  (1098 264)  routing T_21_16.sp4_h_l_46 <X> T_21_16.sp4_h_r_7
 (10 8)  (1100 264)  (1100 264)  routing T_21_16.sp4_h_l_46 <X> T_21_16.sp4_h_r_7
 (15 8)  (1105 264)  (1105 264)  routing T_21_16.sp4_v_t_28 <X> T_21_16.lc_trk_g2_1
 (16 8)  (1106 264)  (1106 264)  routing T_21_16.sp4_v_t_28 <X> T_21_16.lc_trk_g2_1
 (17 8)  (1107 264)  (1107 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (1112 264)  (1112 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1113 264)  (1113 264)  routing T_21_16.sp12_v_b_11 <X> T_21_16.lc_trk_g2_3
 (25 8)  (1115 264)  (1115 264)  routing T_21_16.rgt_op_2 <X> T_21_16.lc_trk_g2_2
 (26 8)  (1116 264)  (1116 264)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 264)  (1117 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 264)  (1119 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 264)  (1120 264)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 264)  (1122 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 264)  (1123 264)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (1125 264)  (1125 264)  routing T_21_16.lc_trk_g0_4 <X> T_21_16.input_2_4
 (36 8)  (1126 264)  (1126 264)  LC_4 Logic Functioning bit
 (37 8)  (1127 264)  (1127 264)  LC_4 Logic Functioning bit
 (38 8)  (1128 264)  (1128 264)  LC_4 Logic Functioning bit
 (42 8)  (1132 264)  (1132 264)  LC_4 Logic Functioning bit
 (45 8)  (1135 264)  (1135 264)  LC_4 Logic Functioning bit
 (47 8)  (1137 264)  (1137 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (6 9)  (1096 265)  (1096 265)  routing T_21_16.sp4_h_l_43 <X> T_21_16.sp4_h_r_6
 (15 9)  (1105 265)  (1105 265)  routing T_21_16.tnr_op_0 <X> T_21_16.lc_trk_g2_0
 (17 9)  (1107 265)  (1107 265)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (1112 265)  (1112 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1114 265)  (1114 265)  routing T_21_16.rgt_op_2 <X> T_21_16.lc_trk_g2_2
 (26 9)  (1116 265)  (1116 265)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 265)  (1117 265)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 265)  (1119 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 265)  (1120 265)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 265)  (1121 265)  routing T_21_16.lc_trk_g2_3 <X> T_21_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1122 265)  (1122 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (1126 265)  (1126 265)  LC_4 Logic Functioning bit
 (37 9)  (1127 265)  (1127 265)  LC_4 Logic Functioning bit
 (42 9)  (1132 265)  (1132 265)  LC_4 Logic Functioning bit
 (43 9)  (1133 265)  (1133 265)  LC_4 Logic Functioning bit
 (48 9)  (1138 265)  (1138 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (1098 266)  (1098 266)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_42
 (9 10)  (1099 266)  (1099 266)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_42
 (10 10)  (1100 266)  (1100 266)  routing T_21_16.sp4_v_t_36 <X> T_21_16.sp4_h_l_42
 (26 10)  (1116 266)  (1116 266)  routing T_21_16.lc_trk_g0_5 <X> T_21_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 266)  (1117 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 266)  (1119 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 266)  (1120 266)  routing T_21_16.lc_trk_g1_5 <X> T_21_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 266)  (1121 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 266)  (1122 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 266)  (1123 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 266)  (1124 266)  routing T_21_16.lc_trk_g3_5 <X> T_21_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 266)  (1126 266)  LC_5 Logic Functioning bit
 (37 10)  (1127 266)  (1127 266)  LC_5 Logic Functioning bit
 (43 10)  (1133 266)  (1133 266)  LC_5 Logic Functioning bit
 (11 11)  (1101 267)  (1101 267)  routing T_21_16.sp4_h_r_8 <X> T_21_16.sp4_h_l_45
 (29 11)  (1119 267)  (1119 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1122 267)  (1122 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1126 267)  (1126 267)  LC_5 Logic Functioning bit
 (43 11)  (1133 267)  (1133 267)  LC_5 Logic Functioning bit
 (48 11)  (1138 267)  (1138 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (1116 268)  (1116 268)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (1117 268)  (1117 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 268)  (1119 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1120 268)  (1120 268)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 268)  (1121 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 268)  (1122 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 268)  (1123 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 268)  (1124 268)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 268)  (1126 268)  LC_6 Logic Functioning bit
 (37 12)  (1127 268)  (1127 268)  LC_6 Logic Functioning bit
 (39 12)  (1129 268)  (1129 268)  LC_6 Logic Functioning bit
 (43 12)  (1133 268)  (1133 268)  LC_6 Logic Functioning bit
 (45 12)  (1135 268)  (1135 268)  LC_6 Logic Functioning bit
 (3 13)  (1093 269)  (1093 269)  routing T_21_16.sp12_h_l_22 <X> T_21_16.sp12_h_r_1
 (15 13)  (1105 269)  (1105 269)  routing T_21_16.tnr_op_0 <X> T_21_16.lc_trk_g3_0
 (17 13)  (1107 269)  (1107 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (19 13)  (1109 269)  (1109 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (1116 269)  (1116 269)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 269)  (1117 269)  routing T_21_16.lc_trk_g1_7 <X> T_21_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 269)  (1119 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 269)  (1120 269)  routing T_21_16.lc_trk_g1_6 <X> T_21_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (1121 269)  (1121 269)  routing T_21_16.lc_trk_g3_6 <X> T_21_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (1122 269)  (1122 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1124 269)  (1124 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_6
 (35 13)  (1125 269)  (1125 269)  routing T_21_16.lc_trk_g1_3 <X> T_21_16.input_2_6
 (36 13)  (1126 269)  (1126 269)  LC_6 Logic Functioning bit
 (37 13)  (1127 269)  (1127 269)  LC_6 Logic Functioning bit
 (38 13)  (1128 269)  (1128 269)  LC_6 Logic Functioning bit
 (39 13)  (1129 269)  (1129 269)  LC_6 Logic Functioning bit
 (47 13)  (1137 269)  (1137 269)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (12 14)  (1102 270)  (1102 270)  routing T_21_16.sp4_v_b_11 <X> T_21_16.sp4_h_l_46
 (15 14)  (1105 270)  (1105 270)  routing T_21_16.tnr_op_5 <X> T_21_16.lc_trk_g3_5
 (17 14)  (1107 270)  (1107 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (25 14)  (1115 270)  (1115 270)  routing T_21_16.wire_logic_cluster/lc_6/out <X> T_21_16.lc_trk_g3_6
 (28 14)  (1118 270)  (1118 270)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 270)  (1119 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 270)  (1121 270)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 270)  (1122 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (43 14)  (1133 270)  (1133 270)  LC_7 Logic Functioning bit
 (8 15)  (1098 271)  (1098 271)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_v_t_47
 (10 15)  (1100 271)  (1100 271)  routing T_21_16.sp4_v_b_7 <X> T_21_16.sp4_v_t_47
 (14 15)  (1104 271)  (1104 271)  routing T_21_16.sp4_r_v_b_44 <X> T_21_16.lc_trk_g3_4
 (17 15)  (1107 271)  (1107 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1112 271)  (1112 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1116 271)  (1116 271)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 271)  (1117 271)  routing T_21_16.lc_trk_g1_2 <X> T_21_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 271)  (1119 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 271)  (1120 271)  routing T_21_16.lc_trk_g2_2 <X> T_21_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 271)  (1121 271)  routing T_21_16.lc_trk_g0_6 <X> T_21_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 271)  (1122 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1123 271)  (1123 271)  routing T_21_16.lc_trk_g2_1 <X> T_21_16.input_2_7
 (37 15)  (1127 271)  (1127 271)  LC_7 Logic Functioning bit
 (39 15)  (1129 271)  (1129 271)  LC_7 Logic Functioning bit
 (43 15)  (1133 271)  (1133 271)  LC_7 Logic Functioning bit
 (48 15)  (1138 271)  (1138 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_16

 (12 0)  (1156 256)  (1156 256)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_h_r_2
 (14 0)  (1158 256)  (1158 256)  routing T_22_16.sp4_v_b_0 <X> T_22_16.lc_trk_g0_0
 (17 0)  (1161 256)  (1161 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 256)  (1162 256)  routing T_22_16.wire_logic_cluster/lc_1/out <X> T_22_16.lc_trk_g0_1
 (21 0)  (1165 256)  (1165 256)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g0_3
 (22 0)  (1166 256)  (1166 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1169 256)  (1169 256)  routing T_22_16.wire_logic_cluster/lc_2/out <X> T_22_16.lc_trk_g0_2
 (28 0)  (1172 256)  (1172 256)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 256)  (1173 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 256)  (1174 256)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 256)  (1176 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 256)  (1178 256)  routing T_22_16.lc_trk_g1_0 <X> T_22_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1181 256)  (1181 256)  LC_0 Logic Functioning bit
 (39 0)  (1183 256)  (1183 256)  LC_0 Logic Functioning bit
 (46 0)  (1190 256)  (1190 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (1157 257)  (1157 257)  routing T_22_16.sp4_h_l_46 <X> T_22_16.sp4_h_r_2
 (16 1)  (1160 257)  (1160 257)  routing T_22_16.sp4_v_b_0 <X> T_22_16.lc_trk_g0_0
 (17 1)  (1161 257)  (1161 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (1166 257)  (1166 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1170 257)  (1170 257)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1171 257)  (1171 257)  routing T_22_16.lc_trk_g1_3 <X> T_22_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 257)  (1173 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 257)  (1174 257)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 257)  (1176 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1179 257)  (1179 257)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.input_2_0
 (36 1)  (1180 257)  (1180 257)  LC_0 Logic Functioning bit
 (37 1)  (1181 257)  (1181 257)  LC_0 Logic Functioning bit
 (38 1)  (1182 257)  (1182 257)  LC_0 Logic Functioning bit
 (0 2)  (1144 258)  (1144 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 258)  (1145 258)  routing T_22_16.glb_netwk_6 <X> T_22_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 258)  (1146 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1149 258)  (1149 258)  routing T_22_16.sp4_v_b_0 <X> T_22_16.sp4_h_l_37
 (6 2)  (1150 258)  (1150 258)  routing T_22_16.sp4_h_l_42 <X> T_22_16.sp4_v_t_37
 (10 2)  (1154 258)  (1154 258)  routing T_22_16.sp4_v_b_8 <X> T_22_16.sp4_h_l_36
 (15 2)  (1159 258)  (1159 258)  routing T_22_16.sp4_v_b_21 <X> T_22_16.lc_trk_g0_5
 (16 2)  (1160 258)  (1160 258)  routing T_22_16.sp4_v_b_21 <X> T_22_16.lc_trk_g0_5
 (17 2)  (1161 258)  (1161 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (1170 258)  (1170 258)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 258)  (1172 258)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 258)  (1173 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 258)  (1174 258)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 258)  (1176 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 258)  (1177 258)  routing T_22_16.lc_trk_g2_0 <X> T_22_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 258)  (1180 258)  LC_1 Logic Functioning bit
 (37 2)  (1181 258)  (1181 258)  LC_1 Logic Functioning bit
 (38 2)  (1182 258)  (1182 258)  LC_1 Logic Functioning bit
 (42 2)  (1186 258)  (1186 258)  LC_1 Logic Functioning bit
 (45 2)  (1189 258)  (1189 258)  LC_1 Logic Functioning bit
 (47 2)  (1191 258)  (1191 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (19 3)  (1163 259)  (1163 259)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (27 3)  (1171 259)  (1171 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 259)  (1172 259)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 259)  (1173 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 259)  (1174 259)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (1176 259)  (1176 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1180 259)  (1180 259)  LC_1 Logic Functioning bit
 (43 3)  (1187 259)  (1187 259)  LC_1 Logic Functioning bit
 (47 3)  (1191 259)  (1191 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1192 259)  (1192 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (1165 260)  (1165 260)  routing T_22_16.wire_logic_cluster/lc_3/out <X> T_22_16.lc_trk_g1_3
 (22 4)  (1166 260)  (1166 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (1171 260)  (1171 260)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (1172 260)  (1172 260)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 260)  (1173 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 260)  (1174 260)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 260)  (1176 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 260)  (1177 260)  routing T_22_16.lc_trk_g2_1 <X> T_22_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 260)  (1179 260)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (36 4)  (1180 260)  (1180 260)  LC_2 Logic Functioning bit
 (45 4)  (1189 260)  (1189 260)  LC_2 Logic Functioning bit
 (48 4)  (1192 260)  (1192 260)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (11 5)  (1155 261)  (1155 261)  routing T_22_16.sp4_h_l_44 <X> T_22_16.sp4_h_r_5
 (13 5)  (1157 261)  (1157 261)  routing T_22_16.sp4_h_l_44 <X> T_22_16.sp4_h_r_5
 (14 5)  (1158 261)  (1158 261)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g1_0
 (15 5)  (1159 261)  (1159 261)  routing T_22_16.top_op_0 <X> T_22_16.lc_trk_g1_0
 (17 5)  (1161 261)  (1161 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1170 261)  (1170 261)  routing T_22_16.lc_trk_g0_2 <X> T_22_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 261)  (1173 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (1176 261)  (1176 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1177 261)  (1177 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (35 5)  (1179 261)  (1179 261)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.input_2_2
 (36 5)  (1180 261)  (1180 261)  LC_2 Logic Functioning bit
 (37 5)  (1181 261)  (1181 261)  LC_2 Logic Functioning bit
 (39 5)  (1183 261)  (1183 261)  LC_2 Logic Functioning bit
 (40 5)  (1184 261)  (1184 261)  LC_2 Logic Functioning bit
 (42 5)  (1186 261)  (1186 261)  LC_2 Logic Functioning bit
 (47 5)  (1191 261)  (1191 261)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1192 261)  (1192 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1195 261)  (1195 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (1197 261)  (1197 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (1156 262)  (1156 262)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_40
 (21 6)  (1165 262)  (1165 262)  routing T_22_16.wire_logic_cluster/lc_7/out <X> T_22_16.lc_trk_g1_7
 (22 6)  (1166 262)  (1166 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1170 262)  (1170 262)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 262)  (1172 262)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 262)  (1173 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 262)  (1174 262)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 262)  (1176 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 262)  (1177 262)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 262)  (1180 262)  LC_3 Logic Functioning bit
 (37 6)  (1181 262)  (1181 262)  LC_3 Logic Functioning bit
 (38 6)  (1182 262)  (1182 262)  LC_3 Logic Functioning bit
 (42 6)  (1186 262)  (1186 262)  LC_3 Logic Functioning bit
 (45 6)  (1189 262)  (1189 262)  LC_3 Logic Functioning bit
 (47 6)  (1191 262)  (1191 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (11 7)  (1155 263)  (1155 263)  routing T_22_16.sp4_v_t_40 <X> T_22_16.sp4_h_l_40
 (27 7)  (1171 263)  (1171 263)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 263)  (1172 263)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 263)  (1173 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 263)  (1174 263)  routing T_22_16.lc_trk_g2_6 <X> T_22_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 263)  (1175 263)  routing T_22_16.lc_trk_g2_2 <X> T_22_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 263)  (1176 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1179 263)  (1179 263)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.input_2_3
 (36 7)  (1180 263)  (1180 263)  LC_3 Logic Functioning bit
 (43 7)  (1187 263)  (1187 263)  LC_3 Logic Functioning bit
 (46 7)  (1190 263)  (1190 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (1192 263)  (1192 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (53 7)  (1197 263)  (1197 263)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (1154 264)  (1154 264)  routing T_22_16.sp4_v_t_39 <X> T_22_16.sp4_h_r_7
 (15 8)  (1159 264)  (1159 264)  routing T_22_16.sp12_v_b_1 <X> T_22_16.lc_trk_g2_1
 (17 8)  (1161 264)  (1161 264)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (1162 264)  (1162 264)  routing T_22_16.sp12_v_b_1 <X> T_22_16.lc_trk_g2_1
 (25 8)  (1169 264)  (1169 264)  routing T_22_16.sp12_v_t_1 <X> T_22_16.lc_trk_g2_2
 (29 8)  (1173 264)  (1173 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 264)  (1175 264)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 264)  (1176 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 264)  (1177 264)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 264)  (1180 264)  LC_4 Logic Functioning bit
 (37 8)  (1181 264)  (1181 264)  LC_4 Logic Functioning bit
 (38 8)  (1182 264)  (1182 264)  LC_4 Logic Functioning bit
 (39 8)  (1183 264)  (1183 264)  LC_4 Logic Functioning bit
 (40 8)  (1184 264)  (1184 264)  LC_4 Logic Functioning bit
 (42 8)  (1186 264)  (1186 264)  LC_4 Logic Functioning bit
 (51 8)  (1195 264)  (1195 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (1160 265)  (1160 265)  routing T_22_16.sp12_v_b_8 <X> T_22_16.lc_trk_g2_0
 (17 9)  (1161 265)  (1161 265)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (1162 265)  (1162 265)  routing T_22_16.sp12_v_b_1 <X> T_22_16.lc_trk_g2_1
 (22 9)  (1166 265)  (1166 265)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (1168 265)  (1168 265)  routing T_22_16.sp12_v_t_1 <X> T_22_16.lc_trk_g2_2
 (25 9)  (1169 265)  (1169 265)  routing T_22_16.sp12_v_t_1 <X> T_22_16.lc_trk_g2_2
 (30 9)  (1174 265)  (1174 265)  routing T_22_16.lc_trk_g0_3 <X> T_22_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 265)  (1175 265)  routing T_22_16.lc_trk_g2_7 <X> T_22_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 265)  (1180 265)  LC_4 Logic Functioning bit
 (37 9)  (1181 265)  (1181 265)  LC_4 Logic Functioning bit
 (38 9)  (1182 265)  (1182 265)  LC_4 Logic Functioning bit
 (39 9)  (1183 265)  (1183 265)  LC_4 Logic Functioning bit
 (40 9)  (1184 265)  (1184 265)  LC_4 Logic Functioning bit
 (42 9)  (1186 265)  (1186 265)  LC_4 Logic Functioning bit
 (2 10)  (1146 266)  (1146 266)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (4 10)  (1148 266)  (1148 266)  routing T_22_16.sp4_h_r_6 <X> T_22_16.sp4_v_t_43
 (5 10)  (1149 266)  (1149 266)  routing T_22_16.sp4_v_t_43 <X> T_22_16.sp4_h_l_43
 (16 10)  (1160 266)  (1160 266)  routing T_22_16.sp12_v_t_10 <X> T_22_16.lc_trk_g2_5
 (17 10)  (1161 266)  (1161 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (22 10)  (1166 266)  (1166 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (1168 266)  (1168 266)  routing T_22_16.tnr_op_7 <X> T_22_16.lc_trk_g2_7
 (25 10)  (1169 266)  (1169 266)  routing T_22_16.wire_logic_cluster/lc_6/out <X> T_22_16.lc_trk_g2_6
 (27 10)  (1171 266)  (1171 266)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 266)  (1172 266)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 266)  (1173 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 266)  (1174 266)  routing T_22_16.lc_trk_g3_5 <X> T_22_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 266)  (1175 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 266)  (1176 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 266)  (1177 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 266)  (1178 266)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 266)  (1180 266)  LC_5 Logic Functioning bit
 (41 10)  (1185 266)  (1185 266)  LC_5 Logic Functioning bit
 (43 10)  (1187 266)  (1187 266)  LC_5 Logic Functioning bit
 (45 10)  (1189 266)  (1189 266)  LC_5 Logic Functioning bit
 (5 11)  (1149 267)  (1149 267)  routing T_22_16.sp4_h_r_6 <X> T_22_16.sp4_v_t_43
 (6 11)  (1150 267)  (1150 267)  routing T_22_16.sp4_v_t_43 <X> T_22_16.sp4_h_l_43
 (22 11)  (1166 267)  (1166 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 267)  (1170 267)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 267)  (1171 267)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1172 267)  (1172 267)  routing T_22_16.lc_trk_g3_2 <X> T_22_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 267)  (1173 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 267)  (1175 267)  routing T_22_16.lc_trk_g3_7 <X> T_22_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1176 267)  (1176 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1177 267)  (1177 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.input_2_5
 (34 11)  (1178 267)  (1178 267)  routing T_22_16.lc_trk_g3_0 <X> T_22_16.input_2_5
 (37 11)  (1181 267)  (1181 267)  LC_5 Logic Functioning bit
 (41 11)  (1185 267)  (1185 267)  LC_5 Logic Functioning bit
 (43 11)  (1187 267)  (1187 267)  LC_5 Logic Functioning bit
 (53 11)  (1197 267)  (1197 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 12)  (1158 268)  (1158 268)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (19 12)  (1163 268)  (1163 268)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (28 12)  (1172 268)  (1172 268)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 268)  (1173 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 268)  (1174 268)  routing T_22_16.lc_trk_g2_5 <X> T_22_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 268)  (1175 268)  routing T_22_16.lc_trk_g0_5 <X> T_22_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 268)  (1176 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 268)  (1181 268)  LC_6 Logic Functioning bit
 (39 12)  (1183 268)  (1183 268)  LC_6 Logic Functioning bit
 (14 13)  (1158 269)  (1158 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (15 13)  (1159 269)  (1159 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (16 13)  (1160 269)  (1160 269)  routing T_22_16.sp4_h_r_40 <X> T_22_16.lc_trk_g3_0
 (17 13)  (1161 269)  (1161 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (22 13)  (1166 269)  (1166 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1167 269)  (1167 269)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g3_2
 (24 13)  (1168 269)  (1168 269)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g3_2
 (25 13)  (1169 269)  (1169 269)  routing T_22_16.sp4_h_l_15 <X> T_22_16.lc_trk_g3_2
 (37 13)  (1181 269)  (1181 269)  LC_6 Logic Functioning bit
 (39 13)  (1183 269)  (1183 269)  LC_6 Logic Functioning bit
 (6 14)  (1150 270)  (1150 270)  routing T_22_16.sp4_h_l_41 <X> T_22_16.sp4_v_t_44
 (14 14)  (1158 270)  (1158 270)  routing T_22_16.rgt_op_4 <X> T_22_16.lc_trk_g3_4
 (17 14)  (1161 270)  (1161 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 270)  (1162 270)  routing T_22_16.wire_logic_cluster/lc_5/out <X> T_22_16.lc_trk_g3_5
 (22 14)  (1166 270)  (1166 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1167 270)  (1167 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (24 14)  (1168 270)  (1168 270)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (26 14)  (1170 270)  (1170 270)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (1173 270)  (1173 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 270)  (1175 270)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 270)  (1176 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 270)  (1178 270)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 270)  (1180 270)  LC_7 Logic Functioning bit
 (37 14)  (1181 270)  (1181 270)  LC_7 Logic Functioning bit
 (39 14)  (1183 270)  (1183 270)  LC_7 Logic Functioning bit
 (43 14)  (1187 270)  (1187 270)  LC_7 Logic Functioning bit
 (45 14)  (1189 270)  (1189 270)  LC_7 Logic Functioning bit
 (50 14)  (1194 270)  (1194 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1159 271)  (1159 271)  routing T_22_16.rgt_op_4 <X> T_22_16.lc_trk_g3_4
 (17 15)  (1161 271)  (1161 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (21 15)  (1165 271)  (1165 271)  routing T_22_16.sp4_h_r_31 <X> T_22_16.lc_trk_g3_7
 (27 15)  (1171 271)  (1171 271)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 271)  (1172 271)  routing T_22_16.lc_trk_g3_4 <X> T_22_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 271)  (1173 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 271)  (1175 271)  routing T_22_16.lc_trk_g1_7 <X> T_22_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 271)  (1180 271)  LC_7 Logic Functioning bit
 (38 15)  (1182 271)  (1182 271)  LC_7 Logic Functioning bit
 (53 15)  (1197 271)  (1197 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_16

 (21 0)  (1219 256)  (1219 256)  routing T_23_16.lft_op_3 <X> T_23_16.lc_trk_g0_3
 (22 0)  (1220 256)  (1220 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1222 256)  (1222 256)  routing T_23_16.lft_op_3 <X> T_23_16.lc_trk_g0_3
 (25 0)  (1223 256)  (1223 256)  routing T_23_16.lft_op_2 <X> T_23_16.lc_trk_g0_2
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g3_0 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1235 256)  (1235 256)  LC_0 Logic Functioning bit
 (41 0)  (1239 256)  (1239 256)  LC_0 Logic Functioning bit
 (43 0)  (1241 256)  (1241 256)  LC_0 Logic Functioning bit
 (22 1)  (1220 257)  (1220 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1222 257)  (1222 257)  routing T_23_16.lft_op_2 <X> T_23_16.lc_trk_g0_2
 (26 1)  (1224 257)  (1224 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1225 257)  (1225 257)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 257)  (1228 257)  routing T_23_16.lc_trk_g0_3 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1231 257)  (1231 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.input_2_0
 (35 1)  (1233 257)  (1233 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.input_2_0
 (37 1)  (1235 257)  (1235 257)  LC_0 Logic Functioning bit
 (46 1)  (1244 257)  (1244 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1198 258)  (1198 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 258)  (1199 258)  routing T_23_16.glb_netwk_6 <X> T_23_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 258)  (1200 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1209 258)  (1209 258)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_t_39
 (15 2)  (1213 258)  (1213 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (17 2)  (1215 258)  (1215 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1216 258)  (1216 258)  routing T_23_16.lft_op_5 <X> T_23_16.lc_trk_g0_5
 (22 2)  (1220 258)  (1220 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1221 258)  (1221 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (24 2)  (1222 258)  (1222 258)  routing T_23_16.sp4_v_b_23 <X> T_23_16.lc_trk_g0_7
 (26 2)  (1224 258)  (1224 258)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 258)  (1225 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 258)  (1226 258)  routing T_23_16.lc_trk_g3_1 <X> T_23_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 258)  (1227 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 258)  (1230 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 258)  (1232 258)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (1233 258)  (1233 258)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.input_2_1
 (36 2)  (1234 258)  (1234 258)  LC_1 Logic Functioning bit
 (41 2)  (1239 258)  (1239 258)  LC_1 Logic Functioning bit
 (43 2)  (1241 258)  (1241 258)  LC_1 Logic Functioning bit
 (45 2)  (1243 258)  (1243 258)  LC_1 Logic Functioning bit
 (51 2)  (1249 258)  (1249 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1220 259)  (1220 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1222 259)  (1222 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (25 3)  (1223 259)  (1223 259)  routing T_23_16.top_op_6 <X> T_23_16.lc_trk_g0_6
 (26 3)  (1224 259)  (1224 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 259)  (1226 259)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 259)  (1227 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1230 259)  (1230 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1231 259)  (1231 259)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.input_2_1
 (34 3)  (1232 259)  (1232 259)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.input_2_1
 (36 3)  (1234 259)  (1234 259)  LC_1 Logic Functioning bit
 (37 3)  (1235 259)  (1235 259)  LC_1 Logic Functioning bit
 (38 3)  (1236 259)  (1236 259)  LC_1 Logic Functioning bit
 (41 3)  (1239 259)  (1239 259)  LC_1 Logic Functioning bit
 (43 3)  (1241 259)  (1241 259)  LC_1 Logic Functioning bit
 (51 3)  (1249 259)  (1249 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (1210 260)  (1210 260)  routing T_23_16.sp4_h_l_39 <X> T_23_16.sp4_h_r_5
 (15 4)  (1213 260)  (1213 260)  routing T_23_16.sp4_h_r_9 <X> T_23_16.lc_trk_g1_1
 (16 4)  (1214 260)  (1214 260)  routing T_23_16.sp4_h_r_9 <X> T_23_16.lc_trk_g1_1
 (17 4)  (1215 260)  (1215 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (1216 260)  (1216 260)  routing T_23_16.sp4_h_r_9 <X> T_23_16.lc_trk_g1_1
 (21 4)  (1219 260)  (1219 260)  routing T_23_16.wire_logic_cluster/lc_3/out <X> T_23_16.lc_trk_g1_3
 (22 4)  (1220 260)  (1220 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (1226 260)  (1226 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 260)  (1227 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 260)  (1228 260)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 260)  (1230 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 260)  (1231 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 260)  (1232 260)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (1233 260)  (1233 260)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.input_2_2
 (36 4)  (1234 260)  (1234 260)  LC_2 Logic Functioning bit
 (37 4)  (1235 260)  (1235 260)  LC_2 Logic Functioning bit
 (39 4)  (1237 260)  (1237 260)  LC_2 Logic Functioning bit
 (43 4)  (1241 260)  (1241 260)  LC_2 Logic Functioning bit
 (45 4)  (1243 260)  (1243 260)  LC_2 Logic Functioning bit
 (13 5)  (1211 261)  (1211 261)  routing T_23_16.sp4_h_l_39 <X> T_23_16.sp4_h_r_5
 (27 5)  (1225 261)  (1225 261)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 261)  (1227 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 261)  (1228 261)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 261)  (1229 261)  routing T_23_16.lc_trk_g3_2 <X> T_23_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1230 261)  (1230 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (1232 261)  (1232 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.input_2_2
 (35 5)  (1233 261)  (1233 261)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.input_2_2
 (36 5)  (1234 261)  (1234 261)  LC_2 Logic Functioning bit
 (37 5)  (1235 261)  (1235 261)  LC_2 Logic Functioning bit
 (38 5)  (1236 261)  (1236 261)  LC_2 Logic Functioning bit
 (39 5)  (1237 261)  (1237 261)  LC_2 Logic Functioning bit
 (51 5)  (1249 261)  (1249 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 6)  (1203 262)  (1203 262)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_38
 (11 6)  (1209 262)  (1209 262)  routing T_23_16.sp4_h_l_37 <X> T_23_16.sp4_v_t_40
 (21 6)  (1219 262)  (1219 262)  routing T_23_16.wire_logic_cluster/lc_7/out <X> T_23_16.lc_trk_g1_7
 (22 6)  (1220 262)  (1220 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1223 262)  (1223 262)  routing T_23_16.sp4_v_t_3 <X> T_23_16.lc_trk_g1_6
 (26 6)  (1224 262)  (1224 262)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 262)  (1225 262)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 262)  (1227 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 262)  (1230 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 262)  (1232 262)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 262)  (1233 262)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.input_2_3
 (36 6)  (1234 262)  (1234 262)  LC_3 Logic Functioning bit
 (37 6)  (1235 262)  (1235 262)  LC_3 Logic Functioning bit
 (39 6)  (1237 262)  (1237 262)  LC_3 Logic Functioning bit
 (43 6)  (1241 262)  (1241 262)  LC_3 Logic Functioning bit
 (45 6)  (1243 262)  (1243 262)  LC_3 Logic Functioning bit
 (48 6)  (1246 262)  (1246 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (4 7)  (1202 263)  (1202 263)  routing T_23_16.sp4_h_r_0 <X> T_23_16.sp4_h_l_38
 (22 7)  (1220 263)  (1220 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (1221 263)  (1221 263)  routing T_23_16.sp4_v_t_3 <X> T_23_16.lc_trk_g1_6
 (25 7)  (1223 263)  (1223 263)  routing T_23_16.sp4_v_t_3 <X> T_23_16.lc_trk_g1_6
 (26 7)  (1224 263)  (1224 263)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 263)  (1226 263)  routing T_23_16.lc_trk_g2_7 <X> T_23_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 263)  (1227 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 263)  (1229 263)  routing T_23_16.lc_trk_g1_3 <X> T_23_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 263)  (1230 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1231 263)  (1231 263)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.input_2_3
 (34 7)  (1232 263)  (1232 263)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.input_2_3
 (35 7)  (1233 263)  (1233 263)  routing T_23_16.lc_trk_g3_6 <X> T_23_16.input_2_3
 (36 7)  (1234 263)  (1234 263)  LC_3 Logic Functioning bit
 (37 7)  (1235 263)  (1235 263)  LC_3 Logic Functioning bit
 (38 7)  (1236 263)  (1236 263)  LC_3 Logic Functioning bit
 (39 7)  (1237 263)  (1237 263)  LC_3 Logic Functioning bit
 (2 8)  (1200 264)  (1200 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 8)  (1220 264)  (1220 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (1221 264)  (1221 264)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g2_3
 (26 8)  (1224 264)  (1224 264)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 264)  (1225 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 264)  (1227 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 264)  (1228 264)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 264)  (1229 264)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 264)  (1230 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1233 264)  (1233 264)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.input_2_4
 (36 8)  (1234 264)  (1234 264)  LC_4 Logic Functioning bit
 (39 8)  (1237 264)  (1237 264)  LC_4 Logic Functioning bit
 (43 8)  (1241 264)  (1241 264)  LC_4 Logic Functioning bit
 (21 9)  (1219 265)  (1219 265)  routing T_23_16.sp12_v_b_19 <X> T_23_16.lc_trk_g2_3
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1222 265)  (1222 265)  routing T_23_16.tnl_op_2 <X> T_23_16.lc_trk_g2_2
 (25 9)  (1223 265)  (1223 265)  routing T_23_16.tnl_op_2 <X> T_23_16.lc_trk_g2_2
 (28 9)  (1226 265)  (1226 265)  routing T_23_16.lc_trk_g2_4 <X> T_23_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 265)  (1227 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 265)  (1228 265)  routing T_23_16.lc_trk_g1_6 <X> T_23_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 265)  (1229 265)  routing T_23_16.lc_trk_g0_7 <X> T_23_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 265)  (1230 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1231 265)  (1231 265)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.input_2_4
 (34 9)  (1232 265)  (1232 265)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.input_2_4
 (35 9)  (1233 265)  (1233 265)  routing T_23_16.lc_trk_g3_7 <X> T_23_16.input_2_4
 (36 9)  (1234 265)  (1234 265)  LC_4 Logic Functioning bit
 (37 9)  (1235 265)  (1235 265)  LC_4 Logic Functioning bit
 (39 9)  (1237 265)  (1237 265)  LC_4 Logic Functioning bit
 (42 9)  (1240 265)  (1240 265)  LC_4 Logic Functioning bit
 (43 9)  (1241 265)  (1241 265)  LC_4 Logic Functioning bit
 (17 10)  (1215 266)  (1215 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1219 266)  (1219 266)  routing T_23_16.sp4_v_t_18 <X> T_23_16.lc_trk_g2_7
 (22 10)  (1220 266)  (1220 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1221 266)  (1221 266)  routing T_23_16.sp4_v_t_18 <X> T_23_16.lc_trk_g2_7
 (26 10)  (1224 266)  (1224 266)  routing T_23_16.lc_trk_g0_5 <X> T_23_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (1227 266)  (1227 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 266)  (1228 266)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 266)  (1230 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 266)  (1234 266)  LC_5 Logic Functioning bit
 (38 10)  (1236 266)  (1236 266)  LC_5 Logic Functioning bit
 (41 10)  (1239 266)  (1239 266)  LC_5 Logic Functioning bit
 (43 10)  (1241 266)  (1241 266)  LC_5 Logic Functioning bit
 (9 11)  (1207 267)  (1207 267)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_v_t_42
 (10 11)  (1208 267)  (1208 267)  routing T_23_16.sp4_v_b_11 <X> T_23_16.sp4_v_t_42
 (12 11)  (1210 267)  (1210 267)  routing T_23_16.sp4_h_l_45 <X> T_23_16.sp4_v_t_45
 (14 11)  (1212 267)  (1212 267)  routing T_23_16.sp12_v_b_20 <X> T_23_16.lc_trk_g2_4
 (16 11)  (1214 267)  (1214 267)  routing T_23_16.sp12_v_b_20 <X> T_23_16.lc_trk_g2_4
 (17 11)  (1215 267)  (1215 267)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (29 11)  (1227 267)  (1227 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 267)  (1228 267)  routing T_23_16.lc_trk_g0_6 <X> T_23_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1229 267)  (1229 267)  routing T_23_16.lc_trk_g0_2 <X> T_23_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (1235 267)  (1235 267)  LC_5 Logic Functioning bit
 (39 11)  (1237 267)  (1237 267)  LC_5 Logic Functioning bit
 (41 11)  (1239 267)  (1239 267)  LC_5 Logic Functioning bit
 (43 11)  (1241 267)  (1241 267)  LC_5 Logic Functioning bit
 (53 11)  (1251 267)  (1251 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (1203 268)  (1203 268)  routing T_23_16.sp4_v_t_44 <X> T_23_16.sp4_h_r_9
 (17 12)  (1215 268)  (1215 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 268)  (1216 268)  routing T_23_16.wire_logic_cluster/lc_1/out <X> T_23_16.lc_trk_g3_1
 (25 12)  (1223 268)  (1223 268)  routing T_23_16.wire_logic_cluster/lc_2/out <X> T_23_16.lc_trk_g3_2
 (14 13)  (1212 269)  (1212 269)  routing T_23_16.tnl_op_0 <X> T_23_16.lc_trk_g3_0
 (15 13)  (1213 269)  (1213 269)  routing T_23_16.tnl_op_0 <X> T_23_16.lc_trk_g3_0
 (17 13)  (1215 269)  (1215 269)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (1220 269)  (1220 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (8 14)  (1206 270)  (1206 270)  routing T_23_16.sp4_h_r_2 <X> T_23_16.sp4_h_l_47
 (10 14)  (1208 270)  (1208 270)  routing T_23_16.sp4_h_r_2 <X> T_23_16.sp4_h_l_47
 (12 14)  (1210 270)  (1210 270)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_h_l_46
 (22 14)  (1220 270)  (1220 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1223 270)  (1223 270)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g3_6
 (27 14)  (1225 270)  (1225 270)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 270)  (1227 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 270)  (1228 270)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 270)  (1230 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 270)  (1232 270)  routing T_23_16.lc_trk_g1_1 <X> T_23_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (1233 270)  (1233 270)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.input_2_7
 (36 14)  (1234 270)  (1234 270)  LC_7 Logic Functioning bit
 (38 14)  (1236 270)  (1236 270)  LC_7 Logic Functioning bit
 (41 14)  (1239 270)  (1239 270)  LC_7 Logic Functioning bit
 (45 14)  (1243 270)  (1243 270)  LC_7 Logic Functioning bit
 (11 15)  (1209 271)  (1209 271)  routing T_23_16.sp4_v_t_46 <X> T_23_16.sp4_h_l_46
 (14 15)  (1212 271)  (1212 271)  routing T_23_16.sp4_r_v_b_44 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (1220 271)  (1220 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1221 271)  (1221 271)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g3_6
 (25 15)  (1223 271)  (1223 271)  routing T_23_16.sp4_v_b_38 <X> T_23_16.lc_trk_g3_6
 (26 15)  (1224 271)  (1224 271)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 271)  (1226 271)  routing T_23_16.lc_trk_g2_3 <X> T_23_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 271)  (1227 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 271)  (1228 271)  routing T_23_16.lc_trk_g1_7 <X> T_23_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (1230 271)  (1230 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1231 271)  (1231 271)  routing T_23_16.lc_trk_g2_5 <X> T_23_16.input_2_7
 (37 15)  (1235 271)  (1235 271)  LC_7 Logic Functioning bit
 (38 15)  (1236 271)  (1236 271)  LC_7 Logic Functioning bit
 (41 15)  (1239 271)  (1239 271)  LC_7 Logic Functioning bit


LogicTile_24_16

 (27 0)  (1279 256)  (1279 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 256)  (1280 256)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 256)  (1281 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 256)  (1284 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 256)  (1285 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 256)  (1286 256)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 256)  (1288 256)  LC_0 Logic Functioning bit
 (40 0)  (1292 256)  (1292 256)  LC_0 Logic Functioning bit
 (42 0)  (1294 256)  (1294 256)  LC_0 Logic Functioning bit
 (45 0)  (1297 256)  (1297 256)  LC_0 Logic Functioning bit
 (47 0)  (1299 256)  (1299 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (1278 257)  (1278 257)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 257)  (1279 257)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 257)  (1281 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 257)  (1283 257)  routing T_24_16.lc_trk_g3_2 <X> T_24_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 257)  (1284 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1285 257)  (1285 257)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.input_2_0
 (34 1)  (1286 257)  (1286 257)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.input_2_0
 (35 1)  (1287 257)  (1287 257)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.input_2_0
 (37 1)  (1289 257)  (1289 257)  LC_0 Logic Functioning bit
 (40 1)  (1292 257)  (1292 257)  LC_0 Logic Functioning bit
 (42 1)  (1294 257)  (1294 257)  LC_0 Logic Functioning bit
 (48 1)  (1300 257)  (1300 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1305 257)  (1305 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 258)  (1252 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 258)  (1253 258)  routing T_24_16.glb_netwk_6 <X> T_24_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 258)  (1254 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1256 258)  (1256 258)  routing T_24_16.sp4_v_b_0 <X> T_24_16.sp4_v_t_37
 (0 4)  (1252 260)  (1252 260)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (1 4)  (1253 260)  (1253 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1275 260)  (1275 260)  routing T_24_16.sp12_h_r_11 <X> T_24_16.lc_trk_g1_3
 (1 5)  (1253 261)  (1253 261)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_7/cen
 (8 5)  (1260 261)  (1260 261)  routing T_24_16.sp4_h_l_41 <X> T_24_16.sp4_v_b_4
 (9 5)  (1261 261)  (1261 261)  routing T_24_16.sp4_h_l_41 <X> T_24_16.sp4_v_b_4
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (24 9)  (1276 265)  (1276 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (25 9)  (1277 265)  (1277 265)  routing T_24_16.sp4_h_l_15 <X> T_24_16.lc_trk_g2_2
 (12 12)  (1264 268)  (1264 268)  routing T_24_16.sp4_v_t_46 <X> T_24_16.sp4_h_r_11
 (14 12)  (1266 268)  (1266 268)  routing T_24_16.wire_logic_cluster/lc_0/out <X> T_24_16.lc_trk_g3_0
 (21 12)  (1273 268)  (1273 268)  routing T_24_16.sp12_v_t_0 <X> T_24_16.lc_trk_g3_3
 (22 12)  (1274 268)  (1274 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1276 268)  (1276 268)  routing T_24_16.sp12_v_t_0 <X> T_24_16.lc_trk_g3_3
 (25 12)  (1277 268)  (1277 268)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g3_2
 (9 13)  (1261 269)  (1261 269)  routing T_24_16.sp4_v_t_39 <X> T_24_16.sp4_v_b_10
 (10 13)  (1262 269)  (1262 269)  routing T_24_16.sp4_v_t_39 <X> T_24_16.sp4_v_b_10
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1273 269)  (1273 269)  routing T_24_16.sp12_v_t_0 <X> T_24_16.lc_trk_g3_3
 (22 13)  (1274 269)  (1274 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 269)  (1275 269)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g3_2
 (24 13)  (1276 269)  (1276 269)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g3_2
 (25 13)  (1277 269)  (1277 269)  routing T_24_16.sp4_h_r_42 <X> T_24_16.lc_trk_g3_2


RAM_Tile_25_16

 (0 0)  (1306 256)  (1306 256)  Negative Clock bit

 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (25 2)  (1331 258)  (1331 258)  routing T_25_16.sp4_h_r_22 <X> T_25_16.lc_trk_g0_6
 (27 2)  (1333 258)  (1333 258)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WDATA_6
 (29 2)  (1335 258)  (1335 258)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_5 wire_bram/ram/WDATA_6
 (30 2)  (1336 258)  (1336 258)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WDATA_6
 (37 2)  (1343 258)  (1343 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 259)  (1320 259)  routing T_25_16.sp4_r_v_b_28 <X> T_25_16.lc_trk_g0_4
 (17 3)  (1323 259)  (1323 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 259)  (1328 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_22 lc_trk_g0_6
 (23 3)  (1329 259)  (1329 259)  routing T_25_16.sp4_h_r_22 <X> T_25_16.lc_trk_g0_6
 (24 3)  (1330 259)  (1330 259)  routing T_25_16.sp4_h_r_22 <X> T_25_16.lc_trk_g0_6
 (25 3)  (1331 259)  (1331 259)  routing T_25_16.sp4_h_r_22 <X> T_25_16.lc_trk_g0_6
 (4 4)  (1310 260)  (1310 260)  routing T_25_16.sp4_v_t_38 <X> T_25_16.sp4_v_b_3
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_h_r_11 <X> T_25_16.sp4_v_b_4
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp12_h_r_13 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (1333 262)  (1333 262)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WDATA_4
 (28 6)  (1334 262)  (1334 262)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WDATA_4
 (29 6)  (1335 262)  (1335 262)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_4
 (30 6)  (1336 262)  (1336 262)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WDATA_4
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (41 7)  (1347 263)  (1347 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_7
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (24 9)  (1330 265)  (1330 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (25 9)  (1331 265)  (1331 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (28 10)  (1334 266)  (1334 266)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WDATA_2
 (29 10)  (1335 266)  (1335 266)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (30 11)  (1336 267)  (1336 267)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WDATA_2
 (37 11)  (1343 267)  (1343 267)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (11 13)  (1317 269)  (1317 269)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_h_r_11
 (13 13)  (1319 269)  (1319 269)  routing T_25_16.sp4_h_l_38 <X> T_25_16.sp4_h_r_11
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (1321 270)  (1321 270)  routing T_25_16.sp4_h_l_16 <X> T_25_16.lc_trk_g3_5
 (16 14)  (1322 270)  (1322 270)  routing T_25_16.sp4_h_l_16 <X> T_25_16.lc_trk_g3_5
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (1335 270)  (1335 270)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_0
 (30 14)  (1336 270)  (1336 270)  routing T_25_16.lc_trk_g0_6 <X> T_25_16.wire_bram/ram/WDATA_0
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g0_4 <X> T_25_16.wire_bram/ram/WE
 (13 15)  (1319 271)  (1319 271)  routing T_25_16.sp4_v_b_6 <X> T_25_16.sp4_h_l_46
 (18 15)  (1324 271)  (1324 271)  routing T_25_16.sp4_h_l_16 <X> T_25_16.lc_trk_g3_5
 (30 15)  (1336 271)  (1336 271)  routing T_25_16.lc_trk_g0_6 <X> T_25_16.wire_bram/ram/WDATA_0
 (39 15)  (1345 271)  (1345 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_bram/ram/RDATA_0 sp4_v_b_14


LogicTile_26_16

 (4 4)  (1352 260)  (1352 260)  routing T_26_16.sp4_h_l_44 <X> T_26_16.sp4_v_b_3
 (6 4)  (1354 260)  (1354 260)  routing T_26_16.sp4_h_l_44 <X> T_26_16.sp4_v_b_3
 (5 5)  (1353 261)  (1353 261)  routing T_26_16.sp4_h_l_44 <X> T_26_16.sp4_v_b_3
 (10 15)  (1358 271)  (1358 271)  routing T_26_16.sp4_h_l_40 <X> T_26_16.sp4_v_t_47


LogicTile_6_15

 (3 0)  (291 240)  (291 240)  routing T_6_15.sp12_h_r_0 <X> T_6_15.sp12_v_b_0
 (3 1)  (291 241)  (291 241)  routing T_6_15.sp12_h_r_0 <X> T_6_15.sp12_v_b_0
 (27 2)  (315 242)  (315 242)  routing T_6_15.lc_trk_g1_1 <X> T_6_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 242)  (317 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (320 242)  (320 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 242)  (321 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 242)  (322 242)  routing T_6_15.lc_trk_g3_1 <X> T_6_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 242)  (324 242)  LC_1 Logic Functioning bit
 (38 2)  (326 242)  (326 242)  LC_1 Logic Functioning bit
 (36 3)  (324 243)  (324 243)  LC_1 Logic Functioning bit
 (38 3)  (326 243)  (326 243)  LC_1 Logic Functioning bit
 (17 4)  (305 244)  (305 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (306 244)  (306 244)  routing T_6_15.bnr_op_1 <X> T_6_15.lc_trk_g1_1
 (18 5)  (306 245)  (306 245)  routing T_6_15.bnr_op_1 <X> T_6_15.lc_trk_g1_1
 (5 12)  (293 252)  (293 252)  routing T_6_15.sp4_v_b_9 <X> T_6_15.sp4_h_r_9
 (15 12)  (303 252)  (303 252)  routing T_6_15.rgt_op_1 <X> T_6_15.lc_trk_g3_1
 (17 12)  (305 252)  (305 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (306 252)  (306 252)  routing T_6_15.rgt_op_1 <X> T_6_15.lc_trk_g3_1
 (6 13)  (294 253)  (294 253)  routing T_6_15.sp4_v_b_9 <X> T_6_15.sp4_h_r_9


LogicTile_7_15

 (27 0)  (369 240)  (369 240)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 240)  (370 240)  routing T_7_15.lc_trk_g3_0 <X> T_7_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 240)  (371 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 240)  (374 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 240)  (378 240)  LC_0 Logic Functioning bit
 (39 0)  (381 240)  (381 240)  LC_0 Logic Functioning bit
 (41 0)  (383 240)  (383 240)  LC_0 Logic Functioning bit
 (42 0)  (384 240)  (384 240)  LC_0 Logic Functioning bit
 (44 0)  (386 240)  (386 240)  LC_0 Logic Functioning bit
 (45 0)  (387 240)  (387 240)  LC_0 Logic Functioning bit
 (48 0)  (390 240)  (390 240)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (13 1)  (355 241)  (355 241)  routing T_7_15.sp4_v_t_44 <X> T_7_15.sp4_h_r_2
 (36 1)  (378 241)  (378 241)  LC_0 Logic Functioning bit
 (39 1)  (381 241)  (381 241)  LC_0 Logic Functioning bit
 (41 1)  (383 241)  (383 241)  LC_0 Logic Functioning bit
 (42 1)  (384 241)  (384 241)  LC_0 Logic Functioning bit
 (49 1)  (391 241)  (391 241)  Carry_In_Mux bit 

 (0 2)  (342 242)  (342 242)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (2 2)  (344 242)  (344 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 242)  (356 242)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (27 2)  (369 242)  (369 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 242)  (370 242)  routing T_7_15.lc_trk_g3_1 <X> T_7_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 242)  (371 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 242)  (374 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 242)  (378 242)  LC_1 Logic Functioning bit
 (39 2)  (381 242)  (381 242)  LC_1 Logic Functioning bit
 (41 2)  (383 242)  (383 242)  LC_1 Logic Functioning bit
 (42 2)  (384 242)  (384 242)  LC_1 Logic Functioning bit
 (44 2)  (386 242)  (386 242)  LC_1 Logic Functioning bit
 (45 2)  (387 242)  (387 242)  LC_1 Logic Functioning bit
 (0 3)  (342 243)  (342 243)  routing T_7_15.glb_netwk_3 <X> T_7_15.wire_logic_cluster/lc_7/clk
 (14 3)  (356 243)  (356 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (15 3)  (357 243)  (357 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (16 3)  (358 243)  (358 243)  routing T_7_15.sp4_h_l_9 <X> T_7_15.lc_trk_g0_4
 (17 3)  (359 243)  (359 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (36 3)  (378 243)  (378 243)  LC_1 Logic Functioning bit
 (39 3)  (381 243)  (381 243)  LC_1 Logic Functioning bit
 (41 3)  (383 243)  (383 243)  LC_1 Logic Functioning bit
 (42 3)  (384 243)  (384 243)  LC_1 Logic Functioning bit
 (21 4)  (363 244)  (363 244)  routing T_7_15.wire_logic_cluster/lc_3/out <X> T_7_15.lc_trk_g1_3
 (22 4)  (364 244)  (364 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 244)  (367 244)  routing T_7_15.wire_logic_cluster/lc_2/out <X> T_7_15.lc_trk_g1_2
 (27 4)  (369 244)  (369 244)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 244)  (371 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 244)  (374 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 244)  (378 244)  LC_2 Logic Functioning bit
 (39 4)  (381 244)  (381 244)  LC_2 Logic Functioning bit
 (41 4)  (383 244)  (383 244)  LC_2 Logic Functioning bit
 (42 4)  (384 244)  (384 244)  LC_2 Logic Functioning bit
 (44 4)  (386 244)  (386 244)  LC_2 Logic Functioning bit
 (45 4)  (387 244)  (387 244)  LC_2 Logic Functioning bit
 (22 5)  (364 245)  (364 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (372 245)  (372 245)  routing T_7_15.lc_trk_g1_2 <X> T_7_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 245)  (378 245)  LC_2 Logic Functioning bit
 (39 5)  (381 245)  (381 245)  LC_2 Logic Functioning bit
 (41 5)  (383 245)  (383 245)  LC_2 Logic Functioning bit
 (42 5)  (384 245)  (384 245)  LC_2 Logic Functioning bit
 (17 6)  (359 246)  (359 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 246)  (360 246)  routing T_7_15.wire_logic_cluster/lc_5/out <X> T_7_15.lc_trk_g1_5
 (27 6)  (369 246)  (369 246)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 246)  (371 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 246)  (374 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 246)  (378 246)  LC_3 Logic Functioning bit
 (39 6)  (381 246)  (381 246)  LC_3 Logic Functioning bit
 (41 6)  (383 246)  (383 246)  LC_3 Logic Functioning bit
 (42 6)  (384 246)  (384 246)  LC_3 Logic Functioning bit
 (44 6)  (386 246)  (386 246)  LC_3 Logic Functioning bit
 (45 6)  (387 246)  (387 246)  LC_3 Logic Functioning bit
 (30 7)  (372 247)  (372 247)  routing T_7_15.lc_trk_g1_3 <X> T_7_15.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 247)  (378 247)  LC_3 Logic Functioning bit
 (39 7)  (381 247)  (381 247)  LC_3 Logic Functioning bit
 (41 7)  (383 247)  (383 247)  LC_3 Logic Functioning bit
 (42 7)  (384 247)  (384 247)  LC_3 Logic Functioning bit
 (46 7)  (388 247)  (388 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (27 8)  (369 248)  (369 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 248)  (370 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 248)  (371 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 248)  (372 248)  routing T_7_15.lc_trk_g3_4 <X> T_7_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 248)  (374 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (378 248)  (378 248)  LC_4 Logic Functioning bit
 (39 8)  (381 248)  (381 248)  LC_4 Logic Functioning bit
 (41 8)  (383 248)  (383 248)  LC_4 Logic Functioning bit
 (42 8)  (384 248)  (384 248)  LC_4 Logic Functioning bit
 (44 8)  (386 248)  (386 248)  LC_4 Logic Functioning bit
 (45 8)  (387 248)  (387 248)  LC_4 Logic Functioning bit
 (36 9)  (378 249)  (378 249)  LC_4 Logic Functioning bit
 (39 9)  (381 249)  (381 249)  LC_4 Logic Functioning bit
 (41 9)  (383 249)  (383 249)  LC_4 Logic Functioning bit
 (42 9)  (384 249)  (384 249)  LC_4 Logic Functioning bit
 (27 10)  (369 250)  (369 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 250)  (371 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 250)  (372 250)  routing T_7_15.lc_trk_g1_5 <X> T_7_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 250)  (374 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 250)  (378 250)  LC_5 Logic Functioning bit
 (39 10)  (381 250)  (381 250)  LC_5 Logic Functioning bit
 (41 10)  (383 250)  (383 250)  LC_5 Logic Functioning bit
 (42 10)  (384 250)  (384 250)  LC_5 Logic Functioning bit
 (44 10)  (386 250)  (386 250)  LC_5 Logic Functioning bit
 (45 10)  (387 250)  (387 250)  LC_5 Logic Functioning bit
 (36 11)  (378 251)  (378 251)  LC_5 Logic Functioning bit
 (39 11)  (381 251)  (381 251)  LC_5 Logic Functioning bit
 (41 11)  (383 251)  (383 251)  LC_5 Logic Functioning bit
 (42 11)  (384 251)  (384 251)  LC_5 Logic Functioning bit
 (46 11)  (388 251)  (388 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (356 252)  (356 252)  routing T_7_15.wire_logic_cluster/lc_0/out <X> T_7_15.lc_trk_g3_0
 (17 12)  (359 252)  (359 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 252)  (360 252)  routing T_7_15.wire_logic_cluster/lc_1/out <X> T_7_15.lc_trk_g3_1
 (27 12)  (369 252)  (369 252)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 252)  (370 252)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 252)  (371 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 252)  (372 252)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 252)  (374 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 252)  (378 252)  LC_6 Logic Functioning bit
 (39 12)  (381 252)  (381 252)  LC_6 Logic Functioning bit
 (41 12)  (383 252)  (383 252)  LC_6 Logic Functioning bit
 (42 12)  (384 252)  (384 252)  LC_6 Logic Functioning bit
 (45 12)  (387 252)  (387 252)  LC_6 Logic Functioning bit
 (47 12)  (389 252)  (389 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (359 253)  (359 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (372 253)  (372 253)  routing T_7_15.lc_trk_g3_6 <X> T_7_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 253)  (378 253)  LC_6 Logic Functioning bit
 (39 13)  (381 253)  (381 253)  LC_6 Logic Functioning bit
 (41 13)  (383 253)  (383 253)  LC_6 Logic Functioning bit
 (42 13)  (384 253)  (384 253)  LC_6 Logic Functioning bit
 (1 14)  (343 254)  (343 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 254)  (356 254)  routing T_7_15.wire_logic_cluster/lc_4/out <X> T_7_15.lc_trk_g3_4
 (25 14)  (367 254)  (367 254)  routing T_7_15.wire_logic_cluster/lc_6/out <X> T_7_15.lc_trk_g3_6
 (1 15)  (343 255)  (343 255)  routing T_7_15.lc_trk_g0_4 <X> T_7_15.wire_logic_cluster/lc_7/s_r
 (17 15)  (359 255)  (359 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (364 255)  (364 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_8_15

 (19 2)  (415 242)  (415 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (6 4)  (402 244)  (402 244)  routing T_8_15.sp4_h_r_10 <X> T_8_15.sp4_v_b_3


LogicTile_9_15

 (21 0)  (459 240)  (459 240)  routing T_9_15.wire_logic_cluster/lc_3/out <X> T_9_15.lc_trk_g0_3
 (22 0)  (460 240)  (460 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (463 240)  (463 240)  routing T_9_15.wire_logic_cluster/lc_2/out <X> T_9_15.lc_trk_g0_2
 (27 0)  (465 240)  (465 240)  routing T_9_15.lc_trk_g1_0 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 240)  (471 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 240)  (473 240)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.input_2_0
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (41 0)  (479 240)  (479 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (45 0)  (483 240)  (483 240)  LC_0 Logic Functioning bit
 (9 1)  (447 241)  (447 241)  routing T_9_15.sp4_v_t_36 <X> T_9_15.sp4_v_b_1
 (22 1)  (460 241)  (460 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 241)  (466 241)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (472 241)  (472 241)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (41 1)  (479 241)  (479 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (51 1)  (489 241)  (489 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (438 242)  (438 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (1 2)  (439 242)  (439 242)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (440 242)  (440 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 242)  (452 242)  routing T_9_15.wire_logic_cluster/lc_4/out <X> T_9_15.lc_trk_g0_4
 (26 2)  (464 242)  (464 242)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 242)  (472 242)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 242)  (474 242)  LC_1 Logic Functioning bit
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (38 2)  (476 242)  (476 242)  LC_1 Logic Functioning bit
 (42 2)  (480 242)  (480 242)  LC_1 Logic Functioning bit
 (45 2)  (483 242)  (483 242)  LC_1 Logic Functioning bit
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (464 243)  (464 243)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 243)  (469 243)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 243)  (470 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (471 243)  (471 243)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.input_2_1
 (36 3)  (474 243)  (474 243)  LC_1 Logic Functioning bit
 (37 3)  (475 243)  (475 243)  LC_1 Logic Functioning bit
 (42 3)  (480 243)  (480 243)  LC_1 Logic Functioning bit
 (43 3)  (481 243)  (481 243)  LC_1 Logic Functioning bit
 (48 3)  (486 243)  (486 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (449 244)  (449 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (13 4)  (451 244)  (451 244)  routing T_9_15.sp4_v_t_44 <X> T_9_15.sp4_v_b_5
 (14 4)  (452 244)  (452 244)  routing T_9_15.wire_logic_cluster/lc_0/out <X> T_9_15.lc_trk_g1_0
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (27 4)  (465 244)  (465 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 244)  (466 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 244)  (467 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 244)  (468 244)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 244)  (470 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (474 244)  (474 244)  LC_2 Logic Functioning bit
 (37 4)  (475 244)  (475 244)  LC_2 Logic Functioning bit
 (38 4)  (476 244)  (476 244)  LC_2 Logic Functioning bit
 (42 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (45 4)  (483 244)  (483 244)  LC_2 Logic Functioning bit
 (48 4)  (486 244)  (486 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (17 5)  (455 245)  (455 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (456 245)  (456 245)  routing T_9_15.sp4_r_v_b_25 <X> T_9_15.lc_trk_g1_1
 (26 5)  (464 245)  (464 245)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 245)  (466 245)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 245)  (467 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 245)  (468 245)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 245)  (470 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (473 245)  (473 245)  routing T_9_15.lc_trk_g0_2 <X> T_9_15.input_2_2
 (36 5)  (474 245)  (474 245)  LC_2 Logic Functioning bit
 (37 5)  (475 245)  (475 245)  LC_2 Logic Functioning bit
 (42 5)  (480 245)  (480 245)  LC_2 Logic Functioning bit
 (43 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (15 6)  (453 246)  (453 246)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (455 246)  (455 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 246)  (462 246)  routing T_9_15.top_op_7 <X> T_9_15.lc_trk_g1_7
 (26 6)  (464 246)  (464 246)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 246)  (465 246)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 246)  (467 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 246)  (470 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 246)  (472 246)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 246)  (474 246)  LC_3 Logic Functioning bit
 (38 6)  (476 246)  (476 246)  LC_3 Logic Functioning bit
 (42 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (43 6)  (481 246)  (481 246)  LC_3 Logic Functioning bit
 (45 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (18 7)  (456 247)  (456 247)  routing T_9_15.top_op_5 <X> T_9_15.lc_trk_g1_5
 (21 7)  (459 247)  (459 247)  routing T_9_15.top_op_7 <X> T_9_15.lc_trk_g1_7
 (26 7)  (464 247)  (464 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 247)  (465 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 247)  (466 247)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 247)  (467 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 247)  (468 247)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 247)  (470 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (473 247)  (473 247)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.input_2_3
 (42 7)  (480 247)  (480 247)  LC_3 Logic Functioning bit
 (43 7)  (481 247)  (481 247)  LC_3 Logic Functioning bit
 (11 8)  (449 248)  (449 248)  routing T_9_15.sp4_h_r_3 <X> T_9_15.sp4_v_b_8
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 248)  (456 248)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g2_1
 (29 8)  (467 248)  (467 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 248)  (469 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 248)  (470 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 248)  (471 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 248)  (472 248)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 248)  (473 248)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.input_2_4
 (36 8)  (474 248)  (474 248)  LC_4 Logic Functioning bit
 (37 8)  (475 248)  (475 248)  LC_4 Logic Functioning bit
 (38 8)  (476 248)  (476 248)  LC_4 Logic Functioning bit
 (42 8)  (480 248)  (480 248)  LC_4 Logic Functioning bit
 (45 8)  (483 248)  (483 248)  LC_4 Logic Functioning bit
 (46 8)  (484 248)  (484 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (460 249)  (460 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (461 249)  (461 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (24 9)  (462 249)  (462 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (25 9)  (463 249)  (463 249)  routing T_9_15.sp4_h_l_15 <X> T_9_15.lc_trk_g2_2
 (27 9)  (465 249)  (465 249)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 249)  (467 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 249)  (468 249)  routing T_9_15.lc_trk_g0_3 <X> T_9_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 249)  (469 249)  routing T_9_15.lc_trk_g3_6 <X> T_9_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 249)  (470 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 249)  (474 249)  LC_4 Logic Functioning bit
 (43 9)  (481 249)  (481 249)  LC_4 Logic Functioning bit
 (53 9)  (491 249)  (491 249)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (6 12)  (444 252)  (444 252)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_v_b_9
 (5 13)  (443 253)  (443 253)  routing T_9_15.sp4_v_t_43 <X> T_9_15.sp4_v_b_9
 (9 13)  (447 253)  (447 253)  routing T_9_15.sp4_v_t_47 <X> T_9_15.sp4_v_b_10
 (19 13)  (457 253)  (457 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 15)  (460 255)  (460 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 255)  (461 255)  routing T_9_15.sp4_v_b_46 <X> T_9_15.lc_trk_g3_6
 (24 15)  (462 255)  (462 255)  routing T_9_15.sp4_v_b_46 <X> T_9_15.lc_trk_g3_6


LogicTile_10_15

 (11 0)  (503 240)  (503 240)  routing T_10_15.sp4_v_t_46 <X> T_10_15.sp4_v_b_2
 (15 0)  (507 240)  (507 240)  routing T_10_15.sp4_h_r_9 <X> T_10_15.lc_trk_g0_1
 (16 0)  (508 240)  (508 240)  routing T_10_15.sp4_h_r_9 <X> T_10_15.lc_trk_g0_1
 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 240)  (510 240)  routing T_10_15.sp4_h_r_9 <X> T_10_15.lc_trk_g0_1
 (22 0)  (514 240)  (514 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (515 240)  (515 240)  routing T_10_15.sp12_h_r_11 <X> T_10_15.lc_trk_g0_3
 (25 0)  (517 240)  (517 240)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (26 0)  (518 240)  (518 240)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 240)  (520 240)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 240)  (521 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 240)  (524 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 240)  (527 240)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_0
 (36 0)  (528 240)  (528 240)  LC_0 Logic Functioning bit
 (47 0)  (539 240)  (539 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (504 241)  (504 241)  routing T_10_15.sp4_v_t_46 <X> T_10_15.sp4_v_b_2
 (22 1)  (514 241)  (514 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 241)  (515 241)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (24 1)  (516 241)  (516 241)  routing T_10_15.sp4_h_r_10 <X> T_10_15.lc_trk_g0_2
 (26 1)  (518 241)  (518 241)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 241)  (519 241)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 241)  (520 241)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 241)  (521 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 241)  (522 241)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 241)  (523 241)  routing T_10_15.lc_trk_g0_3 <X> T_10_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 241)  (524 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 241)  (525 241)  routing T_10_15.lc_trk_g2_4 <X> T_10_15.input_2_0
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_6 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (508 242)  (508 242)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g0_5
 (17 2)  (509 242)  (509 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (510 242)  (510 242)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g0_5
 (14 3)  (506 243)  (506 243)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g0_4
 (15 3)  (507 243)  (507 243)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g0_4
 (16 3)  (508 243)  (508 243)  routing T_10_15.sp4_h_r_4 <X> T_10_15.lc_trk_g0_4
 (17 3)  (509 243)  (509 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (510 243)  (510 243)  routing T_10_15.sp4_v_b_13 <X> T_10_15.lc_trk_g0_5
 (22 3)  (514 243)  (514 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (515 243)  (515 243)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g0_6
 (24 3)  (516 243)  (516 243)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g0_6
 (25 3)  (517 243)  (517 243)  routing T_10_15.sp4_h_r_6 <X> T_10_15.lc_trk_g0_6
 (1 4)  (493 244)  (493 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (506 244)  (506 244)  routing T_10_15.sp12_h_r_0 <X> T_10_15.lc_trk_g1_0
 (27 4)  (519 244)  (519 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 244)  (522 244)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 244)  (523 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 244)  (528 244)  LC_2 Logic Functioning bit
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (46 4)  (538 244)  (538 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (493 245)  (493 245)  routing T_10_15.lc_trk_g0_2 <X> T_10_15.wire_logic_cluster/lc_7/cen
 (14 5)  (506 245)  (506 245)  routing T_10_15.sp12_h_r_0 <X> T_10_15.lc_trk_g1_0
 (15 5)  (507 245)  (507 245)  routing T_10_15.sp12_h_r_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 245)  (520 245)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (37 5)  (529 245)  (529 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (39 5)  (531 245)  (531 245)  LC_2 Logic Functioning bit
 (40 5)  (532 245)  (532 245)  LC_2 Logic Functioning bit
 (42 5)  (534 245)  (534 245)  LC_2 Logic Functioning bit
 (16 6)  (508 246)  (508 246)  routing T_10_15.sp12_h_r_13 <X> T_10_15.lc_trk_g1_5
 (17 6)  (509 246)  (509 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 8)  (513 248)  (513 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (515 248)  (515 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (24 8)  (516 248)  (516 248)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (27 8)  (519 248)  (519 248)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 248)  (526 248)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (38 8)  (530 248)  (530 248)  LC_4 Logic Functioning bit
 (41 8)  (533 248)  (533 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (45 8)  (537 248)  (537 248)  LC_4 Logic Functioning bit
 (46 8)  (538 248)  (538 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (5 9)  (497 249)  (497 249)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_b_6
 (21 9)  (513 249)  (513 249)  routing T_10_15.sp4_h_r_43 <X> T_10_15.lc_trk_g2_3
 (26 9)  (518 249)  (518 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 249)  (519 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 249)  (520 249)  routing T_10_15.lc_trk_g3_3 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (39 9)  (531 249)  (531 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 250)  (522 250)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 250)  (523 250)  routing T_10_15.lc_trk_g0_4 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 250)  (528 250)  LC_5 Logic Functioning bit
 (38 10)  (530 250)  (530 250)  LC_5 Logic Functioning bit
 (42 10)  (534 250)  (534 250)  LC_5 Logic Functioning bit
 (4 11)  (496 251)  (496 251)  routing T_10_15.sp4_h_r_10 <X> T_10_15.sp4_h_l_43
 (5 11)  (497 251)  (497 251)  routing T_10_15.sp4_h_l_43 <X> T_10_15.sp4_v_t_43
 (6 11)  (498 251)  (498 251)  routing T_10_15.sp4_h_r_10 <X> T_10_15.sp4_h_l_43
 (14 11)  (506 251)  (506 251)  routing T_10_15.sp4_r_v_b_36 <X> T_10_15.lc_trk_g2_4
 (17 11)  (509 251)  (509 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 251)  (522 251)  routing T_10_15.lc_trk_g0_6 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (525 251)  (525 251)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_5
 (34 11)  (526 251)  (526 251)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.input_2_5
 (37 11)  (529 251)  (529 251)  LC_5 Logic Functioning bit
 (39 11)  (531 251)  (531 251)  LC_5 Logic Functioning bit
 (42 11)  (534 251)  (534 251)  LC_5 Logic Functioning bit
 (3 12)  (495 252)  (495 252)  routing T_10_15.sp12_v_t_22 <X> T_10_15.sp12_h_r_1
 (6 12)  (498 252)  (498 252)  routing T_10_15.sp4_h_r_4 <X> T_10_15.sp4_v_b_9
 (11 12)  (503 252)  (503 252)  routing T_10_15.sp4_h_r_6 <X> T_10_15.sp4_v_b_11
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (513 252)  (513 252)  routing T_10_15.sp4_v_t_14 <X> T_10_15.lc_trk_g3_3
 (22 12)  (514 252)  (514 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (515 252)  (515 252)  routing T_10_15.sp4_v_t_14 <X> T_10_15.lc_trk_g3_3
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 252)  (522 252)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_4 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 252)  (528 252)  LC_6 Logic Functioning bit
 (38 12)  (530 252)  (530 252)  LC_6 Logic Functioning bit
 (42 12)  (534 252)  (534 252)  LC_6 Logic Functioning bit
 (43 12)  (535 252)  (535 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (50 12)  (542 252)  (542 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 253)  (506 253)  routing T_10_15.sp4_r_v_b_40 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (510 253)  (510 253)  routing T_10_15.sp4_r_v_b_41 <X> T_10_15.lc_trk_g3_1
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (38 13)  (530 253)  (530 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (43 13)  (535 253)  (535 253)  LC_6 Logic Functioning bit
 (1 14)  (493 254)  (493 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 254)  (506 254)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (21 14)  (513 254)  (513 254)  routing T_10_15.sp4_h_l_34 <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (515 254)  (515 254)  routing T_10_15.sp4_h_l_34 <X> T_10_15.lc_trk_g3_7
 (24 14)  (516 254)  (516 254)  routing T_10_15.sp4_h_l_34 <X> T_10_15.lc_trk_g3_7
 (0 15)  (492 255)  (492 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 255)  (493 255)  routing T_10_15.lc_trk_g1_5 <X> T_10_15.wire_logic_cluster/lc_7/s_r
 (14 15)  (506 255)  (506 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (16 15)  (508 255)  (508 255)  routing T_10_15.sp4_v_b_36 <X> T_10_15.lc_trk_g3_4
 (17 15)  (509 255)  (509 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (513 255)  (513 255)  routing T_10_15.sp4_h_l_34 <X> T_10_15.lc_trk_g3_7
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (515 255)  (515 255)  routing T_10_15.sp4_h_r_30 <X> T_10_15.lc_trk_g3_6
 (24 15)  (516 255)  (516 255)  routing T_10_15.sp4_h_r_30 <X> T_10_15.lc_trk_g3_6
 (25 15)  (517 255)  (517 255)  routing T_10_15.sp4_h_r_30 <X> T_10_15.lc_trk_g3_6


LogicTile_11_15

 (3 0)  (549 240)  (549 240)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_b_0
 (4 0)  (550 240)  (550 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0
 (5 0)  (551 240)  (551 240)  routing T_11_15.sp4_v_b_6 <X> T_11_15.sp4_h_r_0
 (6 0)  (552 240)  (552 240)  routing T_11_15.sp4_v_t_41 <X> T_11_15.sp4_v_b_0
 (15 0)  (561 240)  (561 240)  routing T_11_15.sp12_h_r_1 <X> T_11_15.lc_trk_g0_1
 (17 0)  (563 240)  (563 240)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (564 240)  (564 240)  routing T_11_15.sp12_h_r_1 <X> T_11_15.lc_trk_g0_1
 (25 0)  (571 240)  (571 240)  routing T_11_15.sp4_h_r_10 <X> T_11_15.lc_trk_g0_2
 (3 1)  (549 241)  (549 241)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_b_0
 (4 1)  (550 241)  (550 241)  routing T_11_15.sp4_v_b_6 <X> T_11_15.sp4_h_r_0
 (6 1)  (552 241)  (552 241)  routing T_11_15.sp4_v_b_6 <X> T_11_15.sp4_h_r_0
 (14 1)  (560 241)  (560 241)  routing T_11_15.sp4_r_v_b_35 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (564 241)  (564 241)  routing T_11_15.sp12_h_r_1 <X> T_11_15.lc_trk_g0_1
 (22 1)  (568 241)  (568 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 241)  (569 241)  routing T_11_15.sp4_h_r_10 <X> T_11_15.lc_trk_g0_2
 (24 1)  (570 241)  (570 241)  routing T_11_15.sp4_h_r_10 <X> T_11_15.lc_trk_g0_2
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 242)  (560 242)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (29 2)  (575 242)  (575 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 242)  (576 242)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 242)  (578 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 242)  (579 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 242)  (580 242)  routing T_11_15.lc_trk_g3_1 <X> T_11_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 242)  (582 242)  LC_1 Logic Functioning bit
 (38 2)  (584 242)  (584 242)  LC_1 Logic Functioning bit
 (41 2)  (587 242)  (587 242)  LC_1 Logic Functioning bit
 (43 2)  (589 242)  (589 242)  LC_1 Logic Functioning bit
 (52 2)  (598 242)  (598 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (10 3)  (556 243)  (556 243)  routing T_11_15.sp4_h_l_45 <X> T_11_15.sp4_v_t_36
 (15 3)  (561 243)  (561 243)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (16 3)  (562 243)  (562 243)  routing T_11_15.sp4_h_l_1 <X> T_11_15.lc_trk_g0_4
 (17 3)  (563 243)  (563 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (27 3)  (573 243)  (573 243)  routing T_11_15.lc_trk_g1_0 <X> T_11_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 243)  (575 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (586 243)  (586 243)  LC_1 Logic Functioning bit
 (42 3)  (588 243)  (588 243)  LC_1 Logic Functioning bit
 (46 3)  (592 243)  (592 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (594 243)  (594 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (597 243)  (597 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (551 244)  (551 244)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (14 4)  (560 244)  (560 244)  routing T_11_15.sp12_h_r_0 <X> T_11_15.lc_trk_g1_0
 (21 4)  (567 244)  (567 244)  routing T_11_15.sp4_h_r_19 <X> T_11_15.lc_trk_g1_3
 (22 4)  (568 244)  (568 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (569 244)  (569 244)  routing T_11_15.sp4_h_r_19 <X> T_11_15.lc_trk_g1_3
 (24 4)  (570 244)  (570 244)  routing T_11_15.sp4_h_r_19 <X> T_11_15.lc_trk_g1_3
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g2_1 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 244)  (582 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (4 5)  (550 245)  (550 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (6 5)  (552 245)  (552 245)  routing T_11_15.sp4_v_b_9 <X> T_11_15.sp4_h_r_3
 (9 5)  (555 245)  (555 245)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_v_b_4
 (10 5)  (556 245)  (556 245)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_v_b_4
 (14 5)  (560 245)  (560 245)  routing T_11_15.sp12_h_r_0 <X> T_11_15.lc_trk_g1_0
 (15 5)  (561 245)  (561 245)  routing T_11_15.sp12_h_r_0 <X> T_11_15.lc_trk_g1_0
 (17 5)  (563 245)  (563 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (21 5)  (567 245)  (567 245)  routing T_11_15.sp4_h_r_19 <X> T_11_15.lc_trk_g1_3
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_4 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 245)  (578 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (37 5)  (583 245)  (583 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (48 5)  (594 245)  (594 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_t_23
 (11 6)  (557 246)  (557 246)  routing T_11_15.sp4_h_l_37 <X> T_11_15.sp4_v_t_40
 (21 6)  (567 246)  (567 246)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g1_7
 (22 6)  (568 246)  (568 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (569 246)  (569 246)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g1_7
 (24 6)  (570 246)  (570 246)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g1_7
 (29 6)  (575 246)  (575 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 246)  (576 246)  routing T_11_15.lc_trk_g0_4 <X> T_11_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 246)  (577 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 246)  (578 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 246)  (580 246)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 246)  (582 246)  LC_3 Logic Functioning bit
 (38 6)  (584 246)  (584 246)  LC_3 Logic Functioning bit
 (47 6)  (593 246)  (593 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (594 246)  (594 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (3 7)  (549 247)  (549 247)  routing T_11_15.sp12_h_r_0 <X> T_11_15.sp12_v_t_23
 (21 7)  (567 247)  (567 247)  routing T_11_15.sp4_h_l_10 <X> T_11_15.lc_trk_g1_7
 (31 7)  (577 247)  (577 247)  routing T_11_15.lc_trk_g1_7 <X> T_11_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 247)  (582 247)  LC_3 Logic Functioning bit
 (38 7)  (584 247)  (584 247)  LC_3 Logic Functioning bit
 (12 8)  (558 248)  (558 248)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_h_r_8
 (17 8)  (563 248)  (563 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (568 248)  (568 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (18 9)  (564 249)  (564 249)  routing T_11_15.sp4_r_v_b_33 <X> T_11_15.lc_trk_g2_1
 (11 10)  (557 250)  (557 250)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_v_t_45
 (13 10)  (559 250)  (559 250)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_v_t_45
 (27 10)  (573 250)  (573 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 250)  (574 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 250)  (575 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 250)  (576 250)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 250)  (577 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 250)  (578 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 250)  (579 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 250)  (580 250)  routing T_11_15.lc_trk_g3_5 <X> T_11_15.wire_logic_cluster/lc_5/in_3
 (46 10)  (592 250)  (592 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (11 11)  (557 251)  (557 251)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_h_l_45
 (12 11)  (558 251)  (558 251)  routing T_11_15.sp4_h_r_2 <X> T_11_15.sp4_v_t_45
 (13 11)  (559 251)  (559 251)  routing T_11_15.sp4_h_r_0 <X> T_11_15.sp4_h_l_45
 (15 11)  (561 251)  (561 251)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g2_4
 (16 11)  (562 251)  (562 251)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g2_4
 (17 11)  (563 251)  (563 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (572 251)  (572 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 251)  (574 251)  routing T_11_15.lc_trk_g2_3 <X> T_11_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 251)  (575 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 251)  (576 251)  routing T_11_15.lc_trk_g3_7 <X> T_11_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (586 251)  (586 251)  LC_5 Logic Functioning bit
 (42 11)  (588 251)  (588 251)  LC_5 Logic Functioning bit
 (11 12)  (557 252)  (557 252)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_v_b_11
 (17 12)  (563 252)  (563 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (571 252)  (571 252)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g3_2
 (12 13)  (558 253)  (558 253)  routing T_11_15.sp4_v_t_45 <X> T_11_15.sp4_v_b_11
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (11 14)  (557 254)  (557 254)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_46
 (13 14)  (559 254)  (559 254)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_46
 (16 14)  (562 254)  (562 254)  routing T_11_15.sp12_v_b_21 <X> T_11_15.lc_trk_g3_5
 (17 14)  (563 254)  (563 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (19 14)  (565 254)  (565 254)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (568 254)  (568 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (569 254)  (569 254)  routing T_11_15.sp12_v_b_23 <X> T_11_15.lc_trk_g3_7
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 254)  (580 254)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 254)  (582 254)  LC_7 Logic Functioning bit
 (38 14)  (584 254)  (584 254)  LC_7 Logic Functioning bit
 (41 14)  (587 254)  (587 254)  LC_7 Logic Functioning bit
 (43 14)  (589 254)  (589 254)  LC_7 Logic Functioning bit
 (12 15)  (558 255)  (558 255)  routing T_11_15.sp4_h_r_5 <X> T_11_15.sp4_v_t_46
 (18 15)  (564 255)  (564 255)  routing T_11_15.sp12_v_b_21 <X> T_11_15.lc_trk_g3_5
 (21 15)  (567 255)  (567 255)  routing T_11_15.sp12_v_b_23 <X> T_11_15.lc_trk_g3_7
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 255)  (576 255)  routing T_11_15.lc_trk_g0_2 <X> T_11_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g1_3 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit
 (41 15)  (587 255)  (587 255)  LC_7 Logic Functioning bit
 (43 15)  (589 255)  (589 255)  LC_7 Logic Functioning bit
 (46 15)  (592 255)  (592 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_15

 (6 0)  (606 240)  (606 240)  routing T_12_15.sp4_h_r_7 <X> T_12_15.sp4_v_b_0
 (11 0)  (611 240)  (611 240)  routing T_12_15.sp4_h_r_9 <X> T_12_15.sp4_v_b_2
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 240)  (631 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 240)  (633 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (4 1)  (604 241)  (604 241)  routing T_12_15.sp4_v_t_42 <X> T_12_15.sp4_h_r_0
 (8 1)  (608 241)  (608 241)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_b_1
 (26 1)  (626 241)  (626 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 241)  (630 241)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_0
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (46 2)  (646 242)  (646 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (650 242)  (650 242)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (608 243)  (608 243)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_t_36
 (9 3)  (609 243)  (609 243)  routing T_12_15.sp4_h_r_1 <X> T_12_15.sp4_v_t_36
 (14 3)  (614 243)  (614 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g0_4
 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_h_r_4 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.sp4_r_v_b_30 <X> T_12_15.lc_trk_g0_6
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (0 4)  (600 244)  (600 244)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (1 4)  (601 244)  (601 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (1 5)  (601 245)  (601 245)  routing T_12_15.lc_trk_g2_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp4_r_v_b_27 <X> T_12_15.lc_trk_g1_3
 (14 6)  (614 246)  (614 246)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g1_4
 (15 6)  (615 246)  (615 246)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g1_5
 (16 6)  (616 246)  (616 246)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 246)  (618 246)  routing T_12_15.sp4_h_r_13 <X> T_12_15.lc_trk_g1_5
 (26 6)  (626 246)  (626 246)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (15 7)  (615 247)  (615 247)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g1_4
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (628 247)  (628 247)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (604 248)  (604 248)  routing T_12_15.sp4_h_l_37 <X> T_12_15.sp4_v_b_6
 (6 8)  (606 248)  (606 248)  routing T_12_15.sp4_h_l_37 <X> T_12_15.sp4_v_b_6
 (25 8)  (625 248)  (625 248)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (5 9)  (605 249)  (605 249)  routing T_12_15.sp4_h_l_37 <X> T_12_15.sp4_v_b_6
 (8 9)  (608 249)  (608 249)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_7
 (9 9)  (609 249)  (609 249)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_7
 (22 9)  (622 249)  (622 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (623 249)  (623 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (24 9)  (624 249)  (624 249)  routing T_12_15.sp4_h_r_34 <X> T_12_15.lc_trk_g2_2
 (5 10)  (605 250)  (605 250)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_h_l_43
 (6 10)  (606 250)  (606 250)  routing T_12_15.sp4_h_l_36 <X> T_12_15.sp4_v_t_43
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (28 10)  (628 250)  (628 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (41 10)  (641 250)  (641 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (52 10)  (652 250)  (652 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (604 251)  (604 251)  routing T_12_15.sp4_h_r_3 <X> T_12_15.sp4_h_l_43
 (22 11)  (622 251)  (622 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (623 251)  (623 251)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g2_6
 (25 11)  (625 251)  (625 251)  routing T_12_15.sp12_v_t_21 <X> T_12_15.lc_trk_g2_6
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g2_6 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 251)  (631 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (11 12)  (611 252)  (611 252)  routing T_12_15.sp4_h_r_6 <X> T_12_15.sp4_v_b_11
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp12_v_t_6 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g3_3
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 252)  (633 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 252)  (634 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 252)  (635 252)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_6
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (42 12)  (642 252)  (642 252)  LC_6 Logic Functioning bit
 (22 13)  (622 253)  (622 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 253)  (632 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (633 253)  (633 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_6
 (34 13)  (634 253)  (634 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_6
 (35 13)  (635 253)  (635 253)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_6
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 254)  (604 254)  routing T_12_15.sp4_h_r_9 <X> T_12_15.sp4_v_t_44
 (8 14)  (608 254)  (608 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (9 14)  (609 254)  (609 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (10 14)  (610 254)  (610 254)  routing T_12_15.sp4_v_t_41 <X> T_12_15.sp4_h_l_47
 (21 14)  (621 254)  (621 254)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (624 254)  (624 254)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (50 14)  (650 254)  (650 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (600 255)  (600 255)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 255)  (605 255)  routing T_12_15.sp4_h_r_9 <X> T_12_15.sp4_v_t_44
 (14 15)  (614 255)  (614 255)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g3_4
 (15 15)  (615 255)  (615 255)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g3_4
 (16 15)  (616 255)  (616 255)  routing T_12_15.sp4_h_l_17 <X> T_12_15.lc_trk_g3_4
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (621 255)  (621 255)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g3_7
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 255)  (628 255)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (42 15)  (642 255)  (642 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (48 15)  (648 255)  (648 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_13_15

 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 240)  (690 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (47 0)  (701 240)  (701 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (659 241)  (659 241)  routing T_13_15.sp4_h_r_0 <X> T_13_15.sp4_v_b_0
 (11 1)  (665 241)  (665 241)  routing T_13_15.sp4_h_l_39 <X> T_13_15.sp4_h_r_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 242)  (687 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (1 4)  (655 244)  (655 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (4 4)  (658 244)  (658 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (21 4)  (675 244)  (675 244)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.sp4_h_r_11 <X> T_13_15.lc_trk_g1_3
 (0 5)  (654 245)  (654 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 5)  (655 245)  (655 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (5 5)  (659 245)  (659 245)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 7)  (660 247)  (660 247)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_h_l_38
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 247)  (677 247)  routing T_13_15.sp12_h_r_14 <X> T_13_15.lc_trk_g1_6
 (21 8)  (675 248)  (675 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_l_17 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (654 254)  (654 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp12_v_t_10 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r


LogicTile_14_15

 (13 0)  (721 240)  (721 240)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_v_b_2
 (15 0)  (723 240)  (723 240)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g0_1
 (16 0)  (724 240)  (724 240)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (726 240)  (726 240)  routing T_14_15.sp4_h_r_9 <X> T_14_15.lc_trk_g0_1
 (21 0)  (729 240)  (729 240)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g0_3
 (22 0)  (730 240)  (730 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (37 0)  (745 240)  (745 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (39 0)  (747 240)  (747 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (8 1)  (716 241)  (716 241)  routing T_14_15.sp4_h_r_1 <X> T_14_15.sp4_v_b_1
 (12 1)  (720 241)  (720 241)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_v_b_2
 (19 1)  (727 241)  (727 241)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 241)  (744 241)  LC_0 Logic Functioning bit
 (38 1)  (746 241)  (746 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (717 242)  (717 242)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_36
 (10 2)  (718 242)  (718 242)  routing T_14_15.sp4_h_r_10 <X> T_14_15.sp4_h_l_36
 (15 2)  (723 242)  (723 242)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g0_5
 (16 2)  (724 242)  (724 242)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g0_5
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 243)  (738 243)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 243)  (739 243)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (0 4)  (708 244)  (708 244)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 244)  (723 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 244)  (726 244)  routing T_14_15.lft_op_1 <X> T_14_15.lc_trk_g1_1
 (21 4)  (729 244)  (729 244)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (28 4)  (736 244)  (736 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 244)  (750 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (46 4)  (754 244)  (754 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (758 244)  (758 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (760 244)  (760 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (708 245)  (708 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (15 5)  (723 245)  (723 245)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g1_0
 (16 5)  (724 245)  (724 245)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (729 245)  (729 245)  routing T_14_15.sp12_h_r_3 <X> T_14_15.lc_trk_g1_3
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 245)  (744 245)  LC_2 Logic Functioning bit
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (8 6)  (716 246)  (716 246)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_h_l_41
 (15 6)  (723 246)  (723 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (16 6)  (724 246)  (724 246)  routing T_14_15.sp4_v_b_21 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 246)  (729 246)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (733 246)  (733 246)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g1_6
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (8 7)  (716 247)  (716 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_41
 (9 7)  (717 247)  (717 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_41
 (15 7)  (723 247)  (723 247)  routing T_14_15.bot_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (731 247)  (731 247)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g1_6
 (25 7)  (733 247)  (733 247)  routing T_14_15.sp4_v_t_3 <X> T_14_15.lc_trk_g1_6
 (27 7)  (735 247)  (735 247)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_b_1
 (15 8)  (723 248)  (723 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (16 8)  (724 248)  (724 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.sp4_h_r_33 <X> T_14_15.lc_trk_g2_1
 (25 8)  (733 248)  (733 248)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 248)  (744 248)  LC_4 Logic Functioning bit
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (38 8)  (746 248)  (746 248)  LC_4 Logic Functioning bit
 (41 8)  (749 248)  (749 248)  LC_4 Logic Functioning bit
 (43 8)  (751 248)  (751 248)  LC_4 Logic Functioning bit
 (3 9)  (711 249)  (711 249)  routing T_14_15.sp12_h_r_1 <X> T_14_15.sp12_v_b_1
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 249)  (732 249)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g2_2
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (35 9)  (743 249)  (743 249)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.input_2_4
 (36 9)  (744 249)  (744 249)  LC_4 Logic Functioning bit
 (40 9)  (748 249)  (748 249)  LC_4 Logic Functioning bit
 (42 9)  (750 249)  (750 249)  LC_4 Logic Functioning bit
 (4 10)  (712 250)  (712 250)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 250)  (726 250)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g2_5
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 250)  (742 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (713 251)  (713 251)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_v_t_43
 (6 11)  (714 251)  (714 251)  routing T_14_15.sp4_h_r_6 <X> T_14_15.sp4_h_l_43
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (27 11)  (735 251)  (735 251)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (40 11)  (748 251)  (748 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (14 12)  (722 252)  (722 252)  routing T_14_15.sp4_v_b_24 <X> T_14_15.lc_trk_g3_0
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (729 252)  (729 252)  routing T_14_15.sp4_h_r_35 <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 252)  (731 252)  routing T_14_15.sp4_h_r_35 <X> T_14_15.lc_trk_g3_3
 (24 12)  (732 252)  (732 252)  routing T_14_15.sp4_h_r_35 <X> T_14_15.lc_trk_g3_3
 (25 12)  (733 252)  (733 252)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g3_0 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (43 12)  (751 252)  (751 252)  LC_6 Logic Functioning bit
 (11 13)  (719 253)  (719 253)  routing T_14_15.sp4_h_l_38 <X> T_14_15.sp4_h_r_11
 (13 13)  (721 253)  (721 253)  routing T_14_15.sp4_h_l_38 <X> T_14_15.sp4_h_r_11
 (16 13)  (724 253)  (724 253)  routing T_14_15.sp4_v_b_24 <X> T_14_15.lc_trk_g3_0
 (17 13)  (725 253)  (725 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 253)  (731 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (25 13)  (733 253)  (733 253)  routing T_14_15.sp4_h_r_42 <X> T_14_15.lc_trk_g3_2
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 254)  (713 254)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (8 14)  (716 254)  (716 254)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_47
 (10 14)  (718 254)  (718 254)  routing T_14_15.sp4_h_r_2 <X> T_14_15.sp4_h_l_47
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_v_t_46
 (15 14)  (723 254)  (723 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (16 14)  (724 254)  (724 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 254)  (739 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 254)  (742 254)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 254)  (744 254)  LC_7 Logic Functioning bit
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (38 14)  (746 254)  (746 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (43 14)  (751 254)  (751 254)  LC_7 Logic Functioning bit
 (50 14)  (758 254)  (758 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 255)  (712 255)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (6 15)  (714 255)  (714 255)  routing T_14_15.sp4_v_t_38 <X> T_14_15.sp4_h_l_44
 (8 15)  (716 255)  (716 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (9 15)  (717 255)  (717 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (10 15)  (718 255)  (718 255)  routing T_14_15.sp4_h_r_4 <X> T_14_15.sp4_v_t_47
 (12 15)  (720 255)  (720 255)  routing T_14_15.sp4_v_b_8 <X> T_14_15.sp4_v_t_46
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_h_r_45 <X> T_14_15.lc_trk_g3_5
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 255)  (731 255)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6
 (25 15)  (733 255)  (733 255)  routing T_14_15.sp4_v_b_38 <X> T_14_15.lc_trk_g3_6
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g0_3 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 255)  (738 255)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 255)  (745 255)  LC_7 Logic Functioning bit
 (39 15)  (747 255)  (747 255)  LC_7 Logic Functioning bit
 (43 15)  (751 255)  (751 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.sp4_r_v_b_33 <X> T_15_15.lc_trk_g0_2
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (52 1)  (814 241)  (814 241)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 242)  (765 242)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_h_l_23
 (8 2)  (770 242)  (770 242)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_36
 (9 2)  (771 242)  (771 242)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_36
 (10 2)  (772 242)  (772 242)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_36
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (39 2)  (801 242)  (801 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (45 2)  (807 242)  (807 242)  LC_1 Logic Functioning bit
 (3 3)  (765 243)  (765 243)  routing T_15_15.sp12_h_r_0 <X> T_15_15.sp12_h_l_23
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 243)  (798 243)  LC_1 Logic Functioning bit
 (38 3)  (800 243)  (800 243)  LC_1 Logic Functioning bit
 (48 3)  (810 243)  (810 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (763 244)  (763 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 244)  (776 244)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (16 4)  (778 244)  (778 244)  routing T_15_15.sp4_v_b_9 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.sp4_v_b_9 <X> T_15_15.lc_trk_g1_1
 (25 4)  (787 244)  (787 244)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (1 5)  (763 245)  (763 245)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/cen
 (14 5)  (776 245)  (776 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_h_l_5 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (780 245)  (780 245)  routing T_15_15.sp4_v_b_9 <X> T_15_15.lc_trk_g1_1
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (25 5)  (787 245)  (787 245)  routing T_15_15.sp4_h_l_7 <X> T_15_15.lc_trk_g1_2
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (9 6)  (771 246)  (771 246)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_41
 (10 6)  (772 246)  (772 246)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_h_l_41
 (12 6)  (774 246)  (774 246)  routing T_15_15.sp4_v_b_5 <X> T_15_15.sp4_h_l_40
 (13 6)  (775 246)  (775 246)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 246)  (785 246)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_3
 (36 6)  (798 246)  (798 246)  LC_3 Logic Functioning bit
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (43 6)  (805 246)  (805 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (47 6)  (809 246)  (809 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_40
 (21 7)  (783 247)  (783 247)  routing T_15_15.sp4_v_b_15 <X> T_15_15.lc_trk_g1_7
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_3
 (35 7)  (797 247)  (797 247)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.input_2_3
 (36 7)  (798 247)  (798 247)  LC_3 Logic Functioning bit
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (38 7)  (800 247)  (800 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (5 8)  (767 248)  (767 248)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_h_r_6
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 248)  (790 248)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 248)  (798 248)  LC_4 Logic Functioning bit
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (46 8)  (808 248)  (808 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (4 9)  (766 249)  (766 249)  routing T_15_15.sp4_h_l_38 <X> T_15_15.sp4_h_r_6
 (22 9)  (784 249)  (784 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 249)  (799 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (41 9)  (803 249)  (803 249)  LC_4 Logic Functioning bit
 (43 9)  (805 249)  (805 249)  LC_4 Logic Functioning bit
 (19 10)  (781 250)  (781 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (21 11)  (783 251)  (783 251)  routing T_15_15.sp4_v_t_26 <X> T_15_15.lc_trk_g2_7
 (5 12)  (767 252)  (767 252)  routing T_15_15.sp4_v_b_3 <X> T_15_15.sp4_h_r_9
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g3_1
 (4 13)  (766 253)  (766 253)  routing T_15_15.sp4_v_b_3 <X> T_15_15.sp4_h_r_9
 (6 13)  (768 253)  (768 253)  routing T_15_15.sp4_v_b_3 <X> T_15_15.sp4_h_r_9
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_v_t_21 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_v_b_33 <X> T_15_15.lc_trk_g3_1
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 253)  (787 253)  routing T_15_15.sp4_r_v_b_42 <X> T_15_15.lc_trk_g3_2
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (770 254)  (770 254)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_47
 (9 14)  (771 254)  (771 254)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_47
 (10 14)  (772 254)  (772 254)  routing T_15_15.sp4_v_t_41 <X> T_15_15.sp4_h_l_47
 (11 14)  (773 254)  (773 254)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_46
 (13 14)  (775 254)  (775 254)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_46
 (15 14)  (777 254)  (777 254)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g3_5
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g3_5
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (785 254)  (785 254)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g3_7
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (12 15)  (774 255)  (774 255)  routing T_15_15.sp4_h_r_5 <X> T_15_15.sp4_v_t_46
 (18 15)  (780 255)  (780 255)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g3_5
 (21 15)  (783 255)  (783 255)  routing T_15_15.sp4_h_r_31 <X> T_15_15.lc_trk_g3_7


LogicTile_16_15

 (9 0)  (825 240)  (825 240)  routing T_16_15.sp4_v_t_36 <X> T_16_15.sp4_h_r_1
 (25 0)  (841 240)  (841 240)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g0_2
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 240)  (847 240)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.input_2_0
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (5 1)  (821 241)  (821 241)  routing T_16_15.sp4_h_r_0 <X> T_16_15.sp4_v_b_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (843 241)  (843 241)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (48 1)  (864 241)  (864 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (824 242)  (824 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (10 2)  (826 242)  (826 242)  routing T_16_15.sp4_h_r_5 <X> T_16_15.sp4_h_l_36
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 242)  (839 242)  routing T_16_15.sp4_v_b_23 <X> T_16_15.lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.sp4_v_b_23 <X> T_16_15.lc_trk_g0_7
 (31 2)  (847 242)  (847 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 242)  (851 242)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.input_2_1
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_9 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (834 243)  (834 243)  routing T_16_15.sp4_r_v_b_29 <X> T_16_15.lc_trk_g0_5
 (28 3)  (844 243)  (844 243)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (852 243)  (852 243)  LC_1 Logic Functioning bit
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (39 3)  (855 243)  (855 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (0 4)  (816 244)  (816 244)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 4)  (817 244)  (817 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (830 244)  (830 244)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (837 244)  (837 244)  routing T_16_15.sp4_h_r_19 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (839 244)  (839 244)  routing T_16_15.sp4_h_r_19 <X> T_16_15.lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.sp4_h_r_19 <X> T_16_15.lc_trk_g1_3
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (0 5)  (816 245)  (816 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (1 5)  (817 245)  (817 245)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_7/cen
 (14 5)  (830 245)  (830 245)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (834 245)  (834 245)  routing T_16_15.sp4_r_v_b_25 <X> T_16_15.lc_trk_g1_1
 (21 5)  (837 245)  (837 245)  routing T_16_15.sp4_h_r_19 <X> T_16_15.lc_trk_g1_3
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 245)  (849 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.input_2_2
 (8 6)  (824 246)  (824 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (9 6)  (825 246)  (825 246)  routing T_16_15.sp4_v_t_41 <X> T_16_15.sp4_h_l_41
 (25 6)  (841 246)  (841 246)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g1_6
 (31 6)  (847 246)  (847 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (4 7)  (820 247)  (820 247)  routing T_16_15.sp4_v_b_10 <X> T_16_15.sp4_h_l_38
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g1_6
 (25 7)  (841 247)  (841 247)  routing T_16_15.sp12_h_l_5 <X> T_16_15.lc_trk_g1_6
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (14 8)  (830 248)  (830 248)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (838 248)  (838 248)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 248)  (839 248)  routing T_16_15.sp12_v_b_19 <X> T_16_15.lc_trk_g2_3
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (827 249)  (827 249)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_h_r_8
 (13 9)  (829 249)  (829 249)  routing T_16_15.sp4_h_l_37 <X> T_16_15.sp4_h_r_8
 (15 9)  (831 249)  (831 249)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (834 249)  (834 249)  routing T_16_15.sp4_r_v_b_33 <X> T_16_15.lc_trk_g2_1
 (21 9)  (837 249)  (837 249)  routing T_16_15.sp12_v_b_19 <X> T_16_15.lc_trk_g2_3
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 249)  (844 249)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (5 10)  (821 250)  (821 250)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (8 10)  (824 250)  (824 250)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_h_l_42
 (10 10)  (826 250)  (826 250)  routing T_16_15.sp4_h_r_11 <X> T_16_15.sp4_h_l_42
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (46 10)  (862 250)  (862 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (820 251)  (820 251)  routing T_16_15.sp4_h_r_3 <X> T_16_15.sp4_h_l_43
 (13 11)  (829 251)  (829 251)  routing T_16_15.sp4_v_b_3 <X> T_16_15.sp4_h_l_45
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (38 11)  (854 251)  (854 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 252)  (839 252)  routing T_16_15.sp12_v_b_11 <X> T_16_15.lc_trk_g3_3
 (25 12)  (841 252)  (841 252)  routing T_16_15.rgt_op_2 <X> T_16_15.lc_trk_g3_2
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (41 12)  (857 252)  (857 252)  LC_6 Logic Functioning bit
 (43 12)  (859 252)  (859 252)  LC_6 Logic Functioning bit
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 253)  (840 253)  routing T_16_15.rgt_op_2 <X> T_16_15.lc_trk_g3_2
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 253)  (852 253)  LC_6 Logic Functioning bit
 (37 13)  (853 253)  (853 253)  LC_6 Logic Functioning bit
 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (48 13)  (864 253)  (864 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 254)  (832 254)  routing T_16_15.sp12_v_t_10 <X> T_16_15.lc_trk_g3_5
 (17 14)  (833 254)  (833 254)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (22 14)  (838 254)  (838 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 254)  (839 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (24 14)  (840 254)  (840 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (0 15)  (816 255)  (816 255)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (6 15)  (822 255)  (822 255)  routing T_16_15.sp4_h_r_9 <X> T_16_15.sp4_h_l_44
 (9 15)  (825 255)  (825 255)  routing T_16_15.sp4_v_b_10 <X> T_16_15.sp4_v_t_47
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_3 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (6 0)  (880 240)  (880 240)  routing T_17_15.sp4_h_r_7 <X> T_17_15.sp4_v_b_0
 (14 0)  (888 240)  (888 240)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g0_0
 (21 0)  (895 240)  (895 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 240)  (907 240)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (46 0)  (920 240)  (920 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (921 240)  (921 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (882 241)  (882 241)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_b_1
 (11 1)  (885 241)  (885 241)  routing T_17_15.sp4_h_l_39 <X> T_17_15.sp4_h_r_2
 (17 1)  (891 241)  (891 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (48 1)  (922 241)  (922 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (925 241)  (925 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (875 242)  (875 242)  routing T_17_15.glb_netwk_6 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 242)  (909 242)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_1
 (26 3)  (900 243)  (900 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 243)  (902 243)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 243)  (904 243)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 243)  (906 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (907 243)  (907 243)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_1
 (35 3)  (909 243)  (909 243)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.input_2_1
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (0 4)  (874 244)  (874 244)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (878 244)  (878 244)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (6 4)  (880 244)  (880 244)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (16 4)  (890 244)  (890 244)  routing T_17_15.sp12_h_r_9 <X> T_17_15.lc_trk_g1_1
 (17 4)  (891 244)  (891 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 244)  (908 244)  routing T_17_15.lc_trk_g3_0 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 244)  (911 244)  LC_2 Logic Functioning bit
 (38 4)  (912 244)  (912 244)  LC_2 Logic Functioning bit
 (41 4)  (915 244)  (915 244)  LC_2 Logic Functioning bit
 (43 4)  (917 244)  (917 244)  LC_2 Logic Functioning bit
 (45 4)  (919 244)  (919 244)  LC_2 Logic Functioning bit
 (46 4)  (920 244)  (920 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (922 244)  (922 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (924 244)  (924 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (5 5)  (879 245)  (879 245)  routing T_17_15.sp4_h_l_44 <X> T_17_15.sp4_v_b_3
 (15 5)  (889 245)  (889 245)  routing T_17_15.bot_op_0 <X> T_17_15.lc_trk_g1_0
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 245)  (910 245)  LC_2 Logic Functioning bit
 (39 5)  (913 245)  (913 245)  LC_2 Logic Functioning bit
 (40 5)  (914 245)  (914 245)  LC_2 Logic Functioning bit
 (42 5)  (916 245)  (916 245)  LC_2 Logic Functioning bit
 (47 5)  (921 245)  (921 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (2 6)  (876 246)  (876 246)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (5 6)  (879 246)  (879 246)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_38
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (42 6)  (916 246)  (916 246)  LC_3 Logic Functioning bit
 (6 7)  (880 247)  (880 247)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_38
 (8 7)  (882 247)  (882 247)  routing T_17_15.sp4_v_b_1 <X> T_17_15.sp4_v_t_41
 (10 7)  (884 247)  (884 247)  routing T_17_15.sp4_v_b_1 <X> T_17_15.sp4_v_t_41
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 247)  (906 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 247)  (908 247)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.input_2_3
 (42 7)  (916 247)  (916 247)  LC_3 Logic Functioning bit
 (51 7)  (925 247)  (925 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (885 248)  (885 248)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_b_8
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 248)  (892 248)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g2_1
 (25 8)  (899 248)  (899 248)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g2_2
 (31 8)  (905 248)  (905 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 248)  (907 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 248)  (910 248)  LC_4 Logic Functioning bit
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (8 10)  (882 250)  (882 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (9 10)  (883 250)  (883 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (10 10)  (884 250)  (884 250)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_h_l_42
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 250)  (901 250)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 250)  (908 250)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (37 10)  (911 250)  (911 250)  LC_5 Logic Functioning bit
 (39 10)  (913 250)  (913 250)  LC_5 Logic Functioning bit
 (43 10)  (917 250)  (917 250)  LC_5 Logic Functioning bit
 (50 10)  (924 250)  (924 250)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (14 11)  (888 251)  (888 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (15 11)  (889 251)  (889 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (16 11)  (890 251)  (890 251)  routing T_17_15.sp4_h_l_17 <X> T_17_15.lc_trk_g2_4
 (17 11)  (891 251)  (891 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 251)  (902 251)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 251)  (911 251)  LC_5 Logic Functioning bit
 (39 11)  (913 251)  (913 251)  LC_5 Logic Functioning bit
 (51 11)  (925 251)  (925 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (888 252)  (888 252)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g3_0
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (19 12)  (893 252)  (893 252)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (895 252)  (895 252)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g3_3
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 252)  (897 252)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g3_3
 (27 12)  (901 252)  (901 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 252)  (904 252)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (17 13)  (891 253)  (891 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (18 13)  (892 253)  (892 253)  routing T_17_15.sp4_v_b_33 <X> T_17_15.lc_trk_g3_1
 (21 13)  (895 253)  (895 253)  routing T_17_15.sp4_v_t_22 <X> T_17_15.lc_trk_g3_3
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g3_6 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 253)  (905 253)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (0 14)  (874 254)  (874 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (886 254)  (886 254)  routing T_17_15.sp4_v_b_11 <X> T_17_15.sp4_h_l_46
 (26 14)  (900 254)  (900 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 254)  (901 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 254)  (902 254)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 254)  (903 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 254)  (906 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 254)  (908 254)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 254)  (910 254)  LC_7 Logic Functioning bit
 (37 14)  (911 254)  (911 254)  LC_7 Logic Functioning bit
 (39 14)  (913 254)  (913 254)  LC_7 Logic Functioning bit
 (43 14)  (917 254)  (917 254)  LC_7 Logic Functioning bit
 (50 14)  (924 254)  (924 254)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (875 255)  (875 255)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 255)  (896 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 255)  (897 255)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g3_6
 (24 15)  (898 255)  (898 255)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g3_6
 (26 15)  (900 255)  (900 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 255)  (902 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 255)  (903 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (911 255)  (911 255)  LC_7 Logic Functioning bit
 (39 15)  (913 255)  (913 255)  LC_7 Logic Functioning bit
 (51 15)  (925 255)  (925 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_15

 (17 0)  (945 240)  (945 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 240)  (946 240)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g0_1
 (26 0)  (954 240)  (954 240)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 240)  (960 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 240)  (962 240)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.input_2_0
 (37 0)  (965 240)  (965 240)  LC_0 Logic Functioning bit
 (39 0)  (967 240)  (967 240)  LC_0 Logic Functioning bit
 (45 0)  (973 240)  (973 240)  LC_0 Logic Functioning bit
 (22 1)  (950 241)  (950 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (954 241)  (954 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 241)  (955 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 241)  (956 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 241)  (957 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 241)  (959 241)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.input_2_0
 (36 1)  (964 241)  (964 241)  LC_0 Logic Functioning bit
 (37 1)  (965 241)  (965 241)  LC_0 Logic Functioning bit
 (38 1)  (966 241)  (966 241)  LC_0 Logic Functioning bit
 (42 1)  (970 241)  (970 241)  LC_0 Logic Functioning bit
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_6 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (949 242)  (949 242)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g0_7
 (22 2)  (950 242)  (950 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (953 242)  (953 242)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g0_6
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 242)  (958 242)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 242)  (959 242)  routing T_18_15.lc_trk_g0_4 <X> T_18_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (6 3)  (934 243)  (934 243)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_h_l_37
 (14 3)  (942 243)  (942 243)  routing T_18_15.sp4_h_r_4 <X> T_18_15.lc_trk_g0_4
 (15 3)  (943 243)  (943 243)  routing T_18_15.sp4_h_r_4 <X> T_18_15.lc_trk_g0_4
 (16 3)  (944 243)  (944 243)  routing T_18_15.sp4_h_r_4 <X> T_18_15.lc_trk_g0_4
 (17 3)  (945 243)  (945 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (955 243)  (955 243)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 243)  (957 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 243)  (958 243)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (960 243)  (960 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (961 243)  (961 243)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.input_2_1
 (34 3)  (962 243)  (962 243)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.input_2_1
 (36 3)  (964 243)  (964 243)  LC_1 Logic Functioning bit
 (37 3)  (965 243)  (965 243)  LC_1 Logic Functioning bit
 (39 3)  (967 243)  (967 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 244)  (942 244)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 244)  (962 244)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 244)  (963 244)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_2
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (41 4)  (969 244)  (969 244)  LC_2 Logic Functioning bit
 (43 4)  (971 244)  (971 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (14 5)  (942 245)  (942 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (15 5)  (943 245)  (943 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (16 5)  (944 245)  (944 245)  routing T_18_15.sp4_h_l_5 <X> T_18_15.lc_trk_g1_0
 (17 5)  (945 245)  (945 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (951 245)  (951 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (24 5)  (952 245)  (952 245)  routing T_18_15.sp4_v_b_18 <X> T_18_15.lc_trk_g1_2
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 245)  (960 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (961 245)  (961 245)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_2
 (34 5)  (962 245)  (962 245)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_2
 (35 5)  (963 245)  (963 245)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_2
 (39 5)  (967 245)  (967 245)  LC_2 Logic Functioning bit
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (51 5)  (979 245)  (979 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_v_b_0 <X> T_18_15.sp12_v_t_23
 (8 6)  (936 246)  (936 246)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_h_l_41
 (10 6)  (938 246)  (938 246)  routing T_18_15.sp4_h_r_8 <X> T_18_15.sp4_h_l_41
 (12 6)  (940 246)  (940 246)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_40
 (14 6)  (942 246)  (942 246)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 246)  (956 246)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 246)  (958 246)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (963 246)  (963 246)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_3
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (11 7)  (939 247)  (939 247)  routing T_18_15.sp4_v_t_40 <X> T_18_15.sp4_h_l_40
 (14 7)  (942 247)  (942 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (15 7)  (943 247)  (943 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (16 7)  (944 247)  (944 247)  routing T_18_15.sp4_h_l_9 <X> T_18_15.lc_trk_g1_4
 (17 7)  (945 247)  (945 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (955 247)  (955 247)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 247)  (957 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 247)  (959 247)  routing T_18_15.lc_trk_g0_2 <X> T_18_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 247)  (960 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (961 247)  (961 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_3
 (34 7)  (962 247)  (962 247)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.input_2_3
 (36 7)  (964 247)  (964 247)  LC_3 Logic Functioning bit
 (37 7)  (965 247)  (965 247)  LC_3 Logic Functioning bit
 (39 7)  (967 247)  (967 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (8 8)  (936 248)  (936 248)  routing T_18_15.sp4_h_l_46 <X> T_18_15.sp4_h_r_7
 (10 8)  (938 248)  (938 248)  routing T_18_15.sp4_h_l_46 <X> T_18_15.sp4_h_r_7
 (26 8)  (954 248)  (954 248)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 248)  (961 248)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 248)  (962 248)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (15 9)  (943 249)  (943 249)  routing T_18_15.tnr_op_0 <X> T_18_15.lc_trk_g2_0
 (17 9)  (945 249)  (945 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 249)  (959 249)  routing T_18_15.lc_trk_g3_2 <X> T_18_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 249)  (960 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 249)  (962 249)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.input_2_4
 (35 9)  (963 249)  (963 249)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.input_2_4
 (36 9)  (964 249)  (964 249)  LC_4 Logic Functioning bit
 (37 9)  (965 249)  (965 249)  LC_4 Logic Functioning bit
 (38 9)  (966 249)  (966 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (3 10)  (931 250)  (931 250)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_h_l_22
 (5 10)  (933 250)  (933 250)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (8 10)  (936 250)  (936 250)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_h_l_42
 (9 10)  (937 250)  (937 250)  routing T_18_15.sp4_v_t_42 <X> T_18_15.sp4_h_l_42
 (14 10)  (942 250)  (942 250)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g2_4
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (954 250)  (954 250)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 250)  (956 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 250)  (959 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 250)  (961 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 250)  (962 250)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (41 10)  (969 250)  (969 250)  LC_5 Logic Functioning bit
 (43 10)  (971 250)  (971 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (3 11)  (931 251)  (931 251)  routing T_18_15.sp12_h_r_1 <X> T_18_15.sp12_h_l_22
 (6 11)  (934 251)  (934 251)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_h_l_43
 (17 11)  (945 251)  (945 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp4_r_v_b_39 <X> T_18_15.lc_trk_g2_7
 (22 11)  (950 251)  (950 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (954 251)  (954 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 251)  (956 251)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 251)  (957 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 251)  (959 251)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 251)  (960 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (962 251)  (962 251)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.input_2_5
 (38 11)  (966 251)  (966 251)  LC_5 Logic Functioning bit
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (51 11)  (979 251)  (979 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (6 12)  (934 252)  (934 252)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_9
 (11 12)  (939 252)  (939 252)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_v_b_11
 (13 12)  (941 252)  (941 252)  routing T_18_15.sp4_v_t_38 <X> T_18_15.sp4_v_b_11
 (14 12)  (942 252)  (942 252)  routing T_18_15.wire_logic_cluster/lc_0/out <X> T_18_15.lc_trk_g3_0
 (21 12)  (949 252)  (949 252)  routing T_18_15.rgt_op_3 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.rgt_op_3 <X> T_18_15.lc_trk_g3_3
 (26 12)  (954 252)  (954 252)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 252)  (962 252)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 252)  (963 252)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (5 13)  (933 253)  (933 253)  routing T_18_15.sp4_v_t_43 <X> T_18_15.sp4_v_b_9
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (19 13)  (947 253)  (947 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (950 253)  (950 253)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (951 253)  (951 253)  routing T_18_15.sp12_v_t_9 <X> T_18_15.lc_trk_g3_2
 (26 13)  (954 253)  (954 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 253)  (956 253)  routing T_18_15.lc_trk_g2_6 <X> T_18_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 253)  (957 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g0_7 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (960 253)  (960 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (961 253)  (961 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (34 13)  (962 253)  (962 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (35 13)  (963 253)  (963 253)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_6
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (5 14)  (933 254)  (933 254)  routing T_18_15.sp4_v_t_44 <X> T_18_15.sp4_h_l_44
 (8 14)  (936 254)  (936 254)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_47
 (14 14)  (942 254)  (942 254)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g3_4
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 254)  (951 254)  routing T_18_15.sp12_v_t_12 <X> T_18_15.lc_trk_g3_7
 (26 14)  (954 254)  (954 254)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g2_0 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 254)  (959 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (6 15)  (934 255)  (934 255)  routing T_18_15.sp4_v_t_44 <X> T_18_15.sp4_h_l_44
 (8 15)  (936 255)  (936 255)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_47
 (9 15)  (937 255)  (937 255)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_v_t_47
 (14 15)  (942 255)  (942 255)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g3_4
 (16 15)  (944 255)  (944 255)  routing T_18_15.sp4_v_b_36 <X> T_18_15.lc_trk_g3_4
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g1_4 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 255)  (960 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 255)  (962 255)  routing T_18_15.lc_trk_g1_0 <X> T_18_15.input_2_7
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (25 0)  (1007 240)  (1007 240)  routing T_19_15.wire_logic_cluster/lc_2/out <X> T_19_15.lc_trk_g0_2
 (26 0)  (1008 240)  (1008 240)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 240)  (1010 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 240)  (1011 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 240)  (1012 240)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 240)  (1013 240)  routing T_19_15.lc_trk_g0_5 <X> T_19_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 240)  (1014 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 240)  (1019 240)  LC_0 Logic Functioning bit
 (42 0)  (1024 240)  (1024 240)  LC_0 Logic Functioning bit
 (45 0)  (1027 240)  (1027 240)  LC_0 Logic Functioning bit
 (22 1)  (1004 241)  (1004 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1009 241)  (1009 241)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 241)  (1010 241)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 241)  (1011 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 241)  (1014 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (1016 241)  (1016 241)  routing T_19_15.lc_trk_g1_1 <X> T_19_15.input_2_0
 (36 1)  (1018 241)  (1018 241)  LC_0 Logic Functioning bit
 (37 1)  (1019 241)  (1019 241)  LC_0 Logic Functioning bit
 (38 1)  (1020 241)  (1020 241)  LC_0 Logic Functioning bit
 (42 1)  (1024 241)  (1024 241)  LC_0 Logic Functioning bit
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_6 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 242)  (990 242)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_h_l_36
 (10 2)  (992 242)  (992 242)  routing T_19_15.sp4_h_r_5 <X> T_19_15.sp4_h_l_36
 (15 2)  (997 242)  (997 242)  routing T_19_15.lft_op_5 <X> T_19_15.lc_trk_g0_5
 (17 2)  (999 242)  (999 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 242)  (1000 242)  routing T_19_15.lft_op_5 <X> T_19_15.lc_trk_g0_5
 (22 2)  (1004 242)  (1004 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (1005 242)  (1005 242)  routing T_19_15.sp12_h_l_12 <X> T_19_15.lc_trk_g0_7
 (26 2)  (1008 242)  (1008 242)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 242)  (1009 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 242)  (1010 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 242)  (1011 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 242)  (1012 242)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 242)  (1014 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 242)  (1015 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 242)  (1016 242)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (1019 242)  (1019 242)  LC_1 Logic Functioning bit
 (39 2)  (1021 242)  (1021 242)  LC_1 Logic Functioning bit
 (45 2)  (1027 242)  (1027 242)  LC_1 Logic Functioning bit
 (8 3)  (990 243)  (990 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (9 3)  (991 243)  (991 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (10 3)  (992 243)  (992 243)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_t_36
 (14 3)  (996 243)  (996 243)  routing T_19_15.sp4_r_v_b_28 <X> T_19_15.lc_trk_g0_4
 (17 3)  (999 243)  (999 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (28 3)  (1010 243)  (1010 243)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 243)  (1011 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 243)  (1013 243)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1014 243)  (1014 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1015 243)  (1015 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (34 3)  (1016 243)  (1016 243)  routing T_19_15.lc_trk_g3_0 <X> T_19_15.input_2_1
 (36 3)  (1018 243)  (1018 243)  LC_1 Logic Functioning bit
 (37 3)  (1019 243)  (1019 243)  LC_1 Logic Functioning bit
 (38 3)  (1020 243)  (1020 243)  LC_1 Logic Functioning bit
 (42 3)  (1024 243)  (1024 243)  LC_1 Logic Functioning bit
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (990 244)  (990 244)  routing T_19_15.sp4_h_l_45 <X> T_19_15.sp4_h_r_4
 (10 4)  (992 244)  (992 244)  routing T_19_15.sp4_h_l_45 <X> T_19_15.sp4_h_r_4
 (12 4)  (994 244)  (994 244)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_h_r_5
 (16 4)  (998 244)  (998 244)  routing T_19_15.sp12_h_l_14 <X> T_19_15.lc_trk_g1_1
 (17 4)  (999 244)  (999 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 244)  (1010 244)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 244)  (1012 244)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 244)  (1013 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 244)  (1016 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 244)  (1019 244)  LC_2 Logic Functioning bit
 (39 4)  (1021 244)  (1021 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (11 5)  (993 245)  (993 245)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_h_r_5
 (13 5)  (995 245)  (995 245)  routing T_19_15.sp4_v_b_11 <X> T_19_15.sp4_h_r_5
 (14 5)  (996 245)  (996 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (15 5)  (997 245)  (997 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (16 5)  (998 245)  (998 245)  routing T_19_15.sp4_h_r_0 <X> T_19_15.lc_trk_g1_0
 (17 5)  (999 245)  (999 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (1000 245)  (1000 245)  routing T_19_15.sp12_h_l_14 <X> T_19_15.lc_trk_g1_1
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 245)  (1014 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (1015 245)  (1015 245)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.input_2_2
 (34 5)  (1016 245)  (1016 245)  routing T_19_15.lc_trk_g3_1 <X> T_19_15.input_2_2
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (43 5)  (1025 245)  (1025 245)  LC_2 Logic Functioning bit
 (8 6)  (990 246)  (990 246)  routing T_19_15.sp4_h_r_4 <X> T_19_15.sp4_h_l_41
 (12 6)  (994 246)  (994 246)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (17 6)  (999 246)  (999 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 246)  (1000 246)  routing T_19_15.wire_logic_cluster/lc_5/out <X> T_19_15.lc_trk_g1_5
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 246)  (1012 246)  routing T_19_15.lc_trk_g0_4 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_3
 (36 6)  (1018 246)  (1018 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (13 7)  (995 247)  (995 247)  routing T_19_15.sp4_h_r_2 <X> T_19_15.sp4_h_l_40
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1005 247)  (1005 247)  routing T_19_15.sp4_h_r_6 <X> T_19_15.lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.sp4_h_r_6 <X> T_19_15.lc_trk_g1_6
 (25 7)  (1007 247)  (1007 247)  routing T_19_15.sp4_h_r_6 <X> T_19_15.lc_trk_g1_6
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1017 247)  (1017 247)  routing T_19_15.lc_trk_g0_7 <X> T_19_15.input_2_3
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (40 7)  (1022 247)  (1022 247)  LC_3 Logic Functioning bit
 (41 7)  (1023 247)  (1023 247)  LC_3 Logic Functioning bit
 (42 7)  (1024 247)  (1024 247)  LC_3 Logic Functioning bit
 (26 8)  (1008 248)  (1008 248)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 248)  (1010 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 248)  (1011 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 248)  (1012 248)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 248)  (1014 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 248)  (1016 248)  routing T_19_15.lc_trk_g1_0 <X> T_19_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 248)  (1019 248)  LC_4 Logic Functioning bit
 (39 8)  (1021 248)  (1021 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (46 8)  (1028 248)  (1028 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (996 249)  (996 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (15 9)  (997 249)  (997 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (16 9)  (998 249)  (998 249)  routing T_19_15.sp4_h_r_24 <X> T_19_15.lc_trk_g2_0
 (17 9)  (999 249)  (999 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 249)  (1010 249)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 249)  (1014 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 249)  (1017 249)  routing T_19_15.lc_trk_g0_2 <X> T_19_15.input_2_4
 (36 9)  (1018 249)  (1018 249)  LC_4 Logic Functioning bit
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (43 9)  (1025 249)  (1025 249)  LC_4 Logic Functioning bit
 (14 10)  (996 250)  (996 250)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g2_4
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (1008 250)  (1008 250)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 250)  (1010 250)  routing T_19_15.lc_trk_g2_0 <X> T_19_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 250)  (1011 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 250)  (1013 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 250)  (1014 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 250)  (1015 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 250)  (1016 250)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 250)  (1017 250)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.input_2_5
 (38 10)  (1020 250)  (1020 250)  LC_5 Logic Functioning bit
 (41 10)  (1023 250)  (1023 250)  LC_5 Logic Functioning bit
 (43 10)  (1025 250)  (1025 250)  LC_5 Logic Functioning bit
 (45 10)  (1027 250)  (1027 250)  LC_5 Logic Functioning bit
 (13 11)  (995 251)  (995 251)  routing T_19_15.sp4_v_b_3 <X> T_19_15.sp4_h_l_45
 (15 11)  (997 251)  (997 251)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g2_4
 (16 11)  (998 251)  (998 251)  routing T_19_15.sp4_h_r_36 <X> T_19_15.lc_trk_g2_4
 (17 11)  (999 251)  (999 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (1009 251)  (1009 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 251)  (1010 251)  routing T_19_15.lc_trk_g3_4 <X> T_19_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 251)  (1011 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 251)  (1014 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1015 251)  (1015 251)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.input_2_5
 (39 11)  (1021 251)  (1021 251)  LC_5 Logic Functioning bit
 (40 11)  (1022 251)  (1022 251)  LC_5 Logic Functioning bit
 (43 11)  (1025 251)  (1025 251)  LC_5 Logic Functioning bit
 (10 12)  (992 252)  (992 252)  routing T_19_15.sp4_v_t_40 <X> T_19_15.sp4_h_r_10
 (14 12)  (996 252)  (996 252)  routing T_19_15.wire_logic_cluster/lc_0/out <X> T_19_15.lc_trk_g3_0
 (17 12)  (999 252)  (999 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 252)  (1000 252)  routing T_19_15.wire_logic_cluster/lc_1/out <X> T_19_15.lc_trk_g3_1
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (1007 252)  (1007 252)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g3_2
 (26 12)  (1008 252)  (1008 252)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 252)  (1010 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 252)  (1012 252)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 252)  (1016 252)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 252)  (1017 252)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.input_2_6
 (37 12)  (1019 252)  (1019 252)  LC_6 Logic Functioning bit
 (39 12)  (1021 252)  (1021 252)  LC_6 Logic Functioning bit
 (45 12)  (1027 252)  (1027 252)  LC_6 Logic Functioning bit
 (8 13)  (990 253)  (990 253)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_v_b_10
 (10 13)  (992 253)  (992 253)  routing T_19_15.sp4_v_t_42 <X> T_19_15.sp4_v_b_10
 (17 13)  (999 253)  (999 253)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (1003 253)  (1003 253)  routing T_19_15.sp4_r_v_b_43 <X> T_19_15.lc_trk_g3_3
 (22 13)  (1004 253)  (1004 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 253)  (1006 253)  routing T_19_15.rgt_op_2 <X> T_19_15.lc_trk_g3_2
 (27 13)  (1009 253)  (1009 253)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 253)  (1010 253)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g3_2 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1016 253)  (1016 253)  routing T_19_15.lc_trk_g1_5 <X> T_19_15.input_2_6
 (36 13)  (1018 253)  (1018 253)  LC_6 Logic Functioning bit
 (37 13)  (1019 253)  (1019 253)  LC_6 Logic Functioning bit
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (43 13)  (1025 253)  (1025 253)  LC_6 Logic Functioning bit
 (15 14)  (997 254)  (997 254)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (16 14)  (998 254)  (998 254)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (1007 254)  (1007 254)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g3_6
 (26 14)  (1008 254)  (1008 254)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 254)  (1009 254)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 254)  (1012 254)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_4 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 254)  (1017 254)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_7
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (14 15)  (996 255)  (996 255)  routing T_19_15.sp12_v_b_20 <X> T_19_15.lc_trk_g3_4
 (16 15)  (998 255)  (998 255)  routing T_19_15.sp12_v_b_20 <X> T_19_15.lc_trk_g3_4
 (17 15)  (999 255)  (999 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (18 15)  (1000 255)  (1000 255)  routing T_19_15.sp4_h_l_16 <X> T_19_15.lc_trk_g3_5
 (22 15)  (1004 255)  (1004 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1010 255)  (1010 255)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 255)  (1014 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 255)  (1015 255)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_7
 (34 15)  (1016 255)  (1016 255)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_7
 (35 15)  (1017 255)  (1017 255)  routing T_19_15.lc_trk_g3_6 <X> T_19_15.input_2_7
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (38 15)  (1020 255)  (1020 255)  LC_7 Logic Functioning bit
 (42 15)  (1024 255)  (1024 255)  LC_7 Logic Functioning bit


LogicTile_20_15

 (4 0)  (1040 240)  (1040 240)  routing T_20_15.sp4_v_t_37 <X> T_20_15.sp4_v_b_0
 (15 0)  (1051 240)  (1051 240)  routing T_20_15.sp4_h_r_1 <X> T_20_15.lc_trk_g0_1
 (16 0)  (1052 240)  (1052 240)  routing T_20_15.sp4_h_r_1 <X> T_20_15.lc_trk_g0_1
 (17 0)  (1053 240)  (1053 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (19 0)  (1055 240)  (1055 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (29 0)  (1065 240)  (1065 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (1072 240)  (1072 240)  LC_0 Logic Functioning bit
 (38 0)  (1074 240)  (1074 240)  LC_0 Logic Functioning bit
 (41 0)  (1077 240)  (1077 240)  LC_0 Logic Functioning bit
 (43 0)  (1079 240)  (1079 240)  LC_0 Logic Functioning bit
 (8 1)  (1044 241)  (1044 241)  routing T_20_15.sp4_h_r_1 <X> T_20_15.sp4_v_b_1
 (11 1)  (1047 241)  (1047 241)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_h_r_2
 (13 1)  (1049 241)  (1049 241)  routing T_20_15.sp4_h_l_43 <X> T_20_15.sp4_h_r_2
 (18 1)  (1054 241)  (1054 241)  routing T_20_15.sp4_h_r_1 <X> T_20_15.lc_trk_g0_1
 (28 1)  (1064 241)  (1064 241)  routing T_20_15.lc_trk_g2_0 <X> T_20_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 241)  (1065 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (1072 241)  (1072 241)  LC_0 Logic Functioning bit
 (37 1)  (1073 241)  (1073 241)  LC_0 Logic Functioning bit
 (38 1)  (1074 241)  (1074 241)  LC_0 Logic Functioning bit
 (39 1)  (1075 241)  (1075 241)  LC_0 Logic Functioning bit
 (40 1)  (1076 241)  (1076 241)  LC_0 Logic Functioning bit
 (41 1)  (1077 241)  (1077 241)  LC_0 Logic Functioning bit
 (42 1)  (1078 241)  (1078 241)  LC_0 Logic Functioning bit
 (43 1)  (1079 241)  (1079 241)  LC_0 Logic Functioning bit
 (48 1)  (1084 241)  (1084 241)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1036 242)  (1036 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 242)  (1037 242)  routing T_20_15.glb_netwk_6 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (1049 242)  (1049 242)  routing T_20_15.sp4_v_b_2 <X> T_20_15.sp4_v_t_39
 (14 2)  (1050 242)  (1050 242)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g0_4
 (22 2)  (1058 242)  (1058 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1059 242)  (1059 242)  routing T_20_15.sp4_h_r_7 <X> T_20_15.lc_trk_g0_7
 (24 2)  (1060 242)  (1060 242)  routing T_20_15.sp4_h_r_7 <X> T_20_15.lc_trk_g0_7
 (25 2)  (1061 242)  (1061 242)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g0_6
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 242)  (1066 242)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 242)  (1072 242)  LC_1 Logic Functioning bit
 (38 2)  (1074 242)  (1074 242)  LC_1 Logic Functioning bit
 (39 2)  (1075 242)  (1075 242)  LC_1 Logic Functioning bit
 (46 2)  (1082 242)  (1082 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (1051 243)  (1051 243)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g0_4
 (16 3)  (1052 243)  (1052 243)  routing T_20_15.sp4_h_l_1 <X> T_20_15.lc_trk_g0_4
 (17 3)  (1053 243)  (1053 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (1057 243)  (1057 243)  routing T_20_15.sp4_h_r_7 <X> T_20_15.lc_trk_g0_7
 (22 3)  (1058 243)  (1058 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1059 243)  (1059 243)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g0_6
 (24 3)  (1060 243)  (1060 243)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g0_6
 (25 3)  (1061 243)  (1061 243)  routing T_20_15.sp4_h_l_11 <X> T_20_15.lc_trk_g0_6
 (26 3)  (1062 243)  (1062 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 243)  (1063 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 243)  (1064 243)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 243)  (1066 243)  routing T_20_15.lc_trk_g0_6 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (1068 243)  (1068 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (1069 243)  (1069 243)  routing T_20_15.lc_trk_g2_1 <X> T_20_15.input_2_1
 (37 3)  (1073 243)  (1073 243)  LC_1 Logic Functioning bit
 (39 3)  (1075 243)  (1075 243)  LC_1 Logic Functioning bit
 (48 3)  (1084 243)  (1084 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1087 243)  (1087 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (9 4)  (1045 244)  (1045 244)  routing T_20_15.sp4_v_t_41 <X> T_20_15.sp4_h_r_4
 (17 4)  (1053 244)  (1053 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1054 244)  (1054 244)  routing T_20_15.wire_logic_cluster/lc_1/out <X> T_20_15.lc_trk_g1_1
 (25 4)  (1061 244)  (1061 244)  routing T_20_15.wire_logic_cluster/lc_2/out <X> T_20_15.lc_trk_g1_2
 (26 4)  (1062 244)  (1062 244)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 244)  (1063 244)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 244)  (1065 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 244)  (1068 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 244)  (1069 244)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 244)  (1070 244)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 244)  (1072 244)  LC_2 Logic Functioning bit
 (38 4)  (1074 244)  (1074 244)  LC_2 Logic Functioning bit
 (41 4)  (1077 244)  (1077 244)  LC_2 Logic Functioning bit
 (42 4)  (1078 244)  (1078 244)  LC_2 Logic Functioning bit
 (43 4)  (1079 244)  (1079 244)  LC_2 Logic Functioning bit
 (45 4)  (1081 244)  (1081 244)  LC_2 Logic Functioning bit
 (50 4)  (1086 244)  (1086 244)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (1088 244)  (1088 244)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (1058 245)  (1058 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1063 245)  (1063 245)  routing T_20_15.lc_trk_g1_5 <X> T_20_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 245)  (1065 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 245)  (1066 245)  routing T_20_15.lc_trk_g1_2 <X> T_20_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1067 245)  (1067 245)  routing T_20_15.lc_trk_g3_2 <X> T_20_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 245)  (1073 245)  LC_2 Logic Functioning bit
 (38 5)  (1074 245)  (1074 245)  LC_2 Logic Functioning bit
 (41 5)  (1077 245)  (1077 245)  LC_2 Logic Functioning bit
 (42 5)  (1078 245)  (1078 245)  LC_2 Logic Functioning bit
 (43 5)  (1079 245)  (1079 245)  LC_2 Logic Functioning bit
 (5 6)  (1041 246)  (1041 246)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_h_l_38
 (15 6)  (1051 246)  (1051 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (16 6)  (1052 246)  (1052 246)  routing T_20_15.sp4_v_b_21 <X> T_20_15.lc_trk_g1_5
 (17 6)  (1053 246)  (1053 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 6)  (1062 246)  (1062 246)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (1065 246)  (1065 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 246)  (1066 246)  routing T_20_15.lc_trk_g0_4 <X> T_20_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 246)  (1068 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 246)  (1069 246)  routing T_20_15.lc_trk_g2_0 <X> T_20_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 246)  (1071 246)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_3
 (36 6)  (1072 246)  (1072 246)  LC_3 Logic Functioning bit
 (41 6)  (1077 246)  (1077 246)  LC_3 Logic Functioning bit
 (43 6)  (1079 246)  (1079 246)  LC_3 Logic Functioning bit
 (47 6)  (1083 246)  (1083 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (1040 247)  (1040 247)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_h_l_38
 (6 7)  (1042 247)  (1042 247)  routing T_20_15.sp4_v_t_44 <X> T_20_15.sp4_h_l_38
 (26 7)  (1062 247)  (1062 247)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 247)  (1064 247)  routing T_20_15.lc_trk_g2_7 <X> T_20_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 247)  (1065 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 247)  (1068 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (1069 247)  (1069 247)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_3
 (34 7)  (1070 247)  (1070 247)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_3
 (35 7)  (1071 247)  (1071 247)  routing T_20_15.lc_trk_g3_6 <X> T_20_15.input_2_3
 (37 7)  (1073 247)  (1073 247)  LC_3 Logic Functioning bit
 (47 7)  (1083 247)  (1083 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (9 8)  (1045 248)  (1045 248)  routing T_20_15.sp4_v_t_42 <X> T_20_15.sp4_h_r_7
 (14 8)  (1050 248)  (1050 248)  routing T_20_15.sp4_h_l_21 <X> T_20_15.lc_trk_g2_0
 (16 8)  (1052 248)  (1052 248)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g2_1
 (17 8)  (1053 248)  (1053 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1054 248)  (1054 248)  routing T_20_15.sp4_v_t_12 <X> T_20_15.lc_trk_g2_1
 (27 8)  (1063 248)  (1063 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 248)  (1064 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 248)  (1065 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 248)  (1066 248)  routing T_20_15.lc_trk_g3_4 <X> T_20_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 248)  (1068 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 248)  (1069 248)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 248)  (1070 248)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (1071 248)  (1071 248)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.input_2_4
 (36 8)  (1072 248)  (1072 248)  LC_4 Logic Functioning bit
 (37 8)  (1073 248)  (1073 248)  LC_4 Logic Functioning bit
 (38 8)  (1074 248)  (1074 248)  LC_4 Logic Functioning bit
 (42 8)  (1078 248)  (1078 248)  LC_4 Logic Functioning bit
 (45 8)  (1081 248)  (1081 248)  LC_4 Logic Functioning bit
 (48 8)  (1084 248)  (1084 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (15 9)  (1051 249)  (1051 249)  routing T_20_15.sp4_h_l_21 <X> T_20_15.lc_trk_g2_0
 (16 9)  (1052 249)  (1052 249)  routing T_20_15.sp4_h_l_21 <X> T_20_15.lc_trk_g2_0
 (17 9)  (1053 249)  (1053 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (27 9)  (1063 249)  (1063 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 249)  (1064 249)  routing T_20_15.lc_trk_g3_1 <X> T_20_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 249)  (1065 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 249)  (1068 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (1069 249)  (1069 249)  routing T_20_15.lc_trk_g2_4 <X> T_20_15.input_2_4
 (36 9)  (1072 249)  (1072 249)  LC_4 Logic Functioning bit
 (37 9)  (1073 249)  (1073 249)  LC_4 Logic Functioning bit
 (42 9)  (1078 249)  (1078 249)  LC_4 Logic Functioning bit
 (43 9)  (1079 249)  (1079 249)  LC_4 Logic Functioning bit
 (4 10)  (1040 250)  (1040 250)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (6 10)  (1042 250)  (1042 250)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (14 10)  (1050 250)  (1050 250)  routing T_20_15.wire_logic_cluster/lc_4/out <X> T_20_15.lc_trk_g2_4
 (15 10)  (1051 250)  (1051 250)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g2_5
 (16 10)  (1052 250)  (1052 250)  routing T_20_15.sp4_v_t_32 <X> T_20_15.lc_trk_g2_5
 (17 10)  (1053 250)  (1053 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (19 10)  (1055 250)  (1055 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (1057 250)  (1057 250)  routing T_20_15.sp4_v_t_26 <X> T_20_15.lc_trk_g2_7
 (22 10)  (1058 250)  (1058 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1059 250)  (1059 250)  routing T_20_15.sp4_v_t_26 <X> T_20_15.lc_trk_g2_7
 (25 10)  (1061 250)  (1061 250)  routing T_20_15.wire_logic_cluster/lc_6/out <X> T_20_15.lc_trk_g2_6
 (26 10)  (1062 250)  (1062 250)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1063 250)  (1063 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 250)  (1064 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 250)  (1065 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 250)  (1066 250)  routing T_20_15.lc_trk_g3_5 <X> T_20_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 250)  (1068 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 250)  (1070 250)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 250)  (1072 250)  LC_5 Logic Functioning bit
 (41 10)  (1077 250)  (1077 250)  LC_5 Logic Functioning bit
 (43 10)  (1079 250)  (1079 250)  LC_5 Logic Functioning bit
 (45 10)  (1081 250)  (1081 250)  LC_5 Logic Functioning bit
 (48 10)  (1084 250)  (1084 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (5 11)  (1041 251)  (1041 251)  routing T_20_15.sp4_h_r_0 <X> T_20_15.sp4_v_t_43
 (17 11)  (1053 251)  (1053 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1057 251)  (1057 251)  routing T_20_15.sp4_v_t_26 <X> T_20_15.lc_trk_g2_7
 (22 11)  (1058 251)  (1058 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1062 251)  (1062 251)  routing T_20_15.lc_trk_g0_7 <X> T_20_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 251)  (1065 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (1068 251)  (1068 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (1069 251)  (1069 251)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.input_2_5
 (34 11)  (1070 251)  (1070 251)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.input_2_5
 (37 11)  (1073 251)  (1073 251)  LC_5 Logic Functioning bit
 (41 11)  (1077 251)  (1077 251)  LC_5 Logic Functioning bit
 (43 11)  (1079 251)  (1079 251)  LC_5 Logic Functioning bit
 (4 12)  (1040 252)  (1040 252)  routing T_20_15.sp4_h_l_44 <X> T_20_15.sp4_v_b_9
 (12 12)  (1048 252)  (1048 252)  routing T_20_15.sp4_h_l_45 <X> T_20_15.sp4_h_r_11
 (14 12)  (1050 252)  (1050 252)  routing T_20_15.sp4_v_b_24 <X> T_20_15.lc_trk_g3_0
 (15 12)  (1051 252)  (1051 252)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g3_1
 (17 12)  (1053 252)  (1053 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1054 252)  (1054 252)  routing T_20_15.rgt_op_1 <X> T_20_15.lc_trk_g3_1
 (25 12)  (1061 252)  (1061 252)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (28 12)  (1064 252)  (1064 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 252)  (1065 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 252)  (1066 252)  routing T_20_15.lc_trk_g2_5 <X> T_20_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 252)  (1068 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 252)  (1069 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 252)  (1070 252)  routing T_20_15.lc_trk_g3_0 <X> T_20_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 252)  (1071 252)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (36 12)  (1072 252)  (1072 252)  LC_6 Logic Functioning bit
 (37 12)  (1073 252)  (1073 252)  LC_6 Logic Functioning bit
 (38 12)  (1074 252)  (1074 252)  LC_6 Logic Functioning bit
 (42 12)  (1078 252)  (1078 252)  LC_6 Logic Functioning bit
 (45 12)  (1081 252)  (1081 252)  LC_6 Logic Functioning bit
 (5 13)  (1041 253)  (1041 253)  routing T_20_15.sp4_h_l_44 <X> T_20_15.sp4_v_b_9
 (13 13)  (1049 253)  (1049 253)  routing T_20_15.sp4_h_l_45 <X> T_20_15.sp4_h_r_11
 (16 13)  (1052 253)  (1052 253)  routing T_20_15.sp4_v_b_24 <X> T_20_15.lc_trk_g3_0
 (17 13)  (1053 253)  (1053 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (22 13)  (1058 253)  (1058 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1059 253)  (1059 253)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (24 13)  (1060 253)  (1060 253)  routing T_20_15.sp4_h_r_34 <X> T_20_15.lc_trk_g3_2
 (27 13)  (1063 253)  (1063 253)  routing T_20_15.lc_trk_g1_1 <X> T_20_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 253)  (1065 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 253)  (1068 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1069 253)  (1069 253)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (35 13)  (1071 253)  (1071 253)  routing T_20_15.lc_trk_g2_6 <X> T_20_15.input_2_6
 (36 13)  (1072 253)  (1072 253)  LC_6 Logic Functioning bit
 (43 13)  (1079 253)  (1079 253)  LC_6 Logic Functioning bit
 (47 13)  (1083 253)  (1083 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (48 13)  (1084 253)  (1084 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (1048 254)  (1048 254)  routing T_20_15.sp4_v_t_46 <X> T_20_15.sp4_h_l_46
 (14 14)  (1050 254)  (1050 254)  routing T_20_15.bnl_op_4 <X> T_20_15.lc_trk_g3_4
 (17 14)  (1053 254)  (1053 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 254)  (1054 254)  routing T_20_15.wire_logic_cluster/lc_5/out <X> T_20_15.lc_trk_g3_5
 (25 14)  (1061 254)  (1061 254)  routing T_20_15.rgt_op_6 <X> T_20_15.lc_trk_g3_6
 (11 15)  (1047 255)  (1047 255)  routing T_20_15.sp4_v_t_46 <X> T_20_15.sp4_h_l_46
 (14 15)  (1050 255)  (1050 255)  routing T_20_15.bnl_op_4 <X> T_20_15.lc_trk_g3_4
 (17 15)  (1053 255)  (1053 255)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (1058 255)  (1058 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (1060 255)  (1060 255)  routing T_20_15.rgt_op_6 <X> T_20_15.lc_trk_g3_6


LogicTile_21_15

 (15 0)  (1105 240)  (1105 240)  routing T_21_15.lft_op_1 <X> T_21_15.lc_trk_g0_1
 (17 0)  (1107 240)  (1107 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1108 240)  (1108 240)  routing T_21_15.lft_op_1 <X> T_21_15.lc_trk_g0_1
 (25 0)  (1115 240)  (1115 240)  routing T_21_15.wire_logic_cluster/lc_2/out <X> T_21_15.lc_trk_g0_2
 (28 0)  (1118 240)  (1118 240)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 240)  (1119 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 240)  (1121 240)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 240)  (1122 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 240)  (1124 240)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 240)  (1126 240)  LC_0 Logic Functioning bit
 (37 0)  (1127 240)  (1127 240)  LC_0 Logic Functioning bit
 (38 0)  (1128 240)  (1128 240)  LC_0 Logic Functioning bit
 (39 0)  (1129 240)  (1129 240)  LC_0 Logic Functioning bit
 (40 0)  (1130 240)  (1130 240)  LC_0 Logic Functioning bit
 (41 0)  (1131 240)  (1131 240)  LC_0 Logic Functioning bit
 (42 0)  (1132 240)  (1132 240)  LC_0 Logic Functioning bit
 (43 0)  (1133 240)  (1133 240)  LC_0 Logic Functioning bit
 (17 1)  (1107 241)  (1107 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (1116 241)  (1116 241)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 241)  (1118 241)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 241)  (1119 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 241)  (1120 241)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1122 241)  (1122 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1125 241)  (1125 241)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.input_2_0
 (36 1)  (1126 241)  (1126 241)  LC_0 Logic Functioning bit
 (37 1)  (1127 241)  (1127 241)  LC_0 Logic Functioning bit
 (38 1)  (1128 241)  (1128 241)  LC_0 Logic Functioning bit
 (39 1)  (1129 241)  (1129 241)  LC_0 Logic Functioning bit
 (41 1)  (1131 241)  (1131 241)  LC_0 Logic Functioning bit
 (42 1)  (1132 241)  (1132 241)  LC_0 Logic Functioning bit
 (43 1)  (1133 241)  (1133 241)  LC_0 Logic Functioning bit
 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (1104 242)  (1104 242)  routing T_21_15.sp12_h_l_3 <X> T_21_15.lc_trk_g0_4
 (27 2)  (1117 242)  (1117 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 242)  (1118 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 242)  (1119 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 242)  (1120 242)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 242)  (1122 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 242)  (1124 242)  routing T_21_15.lc_trk_g1_1 <X> T_21_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 242)  (1126 242)  LC_1 Logic Functioning bit
 (38 2)  (1128 242)  (1128 242)  LC_1 Logic Functioning bit
 (40 2)  (1130 242)  (1130 242)  LC_1 Logic Functioning bit
 (41 2)  (1131 242)  (1131 242)  LC_1 Logic Functioning bit
 (43 2)  (1133 242)  (1133 242)  LC_1 Logic Functioning bit
 (50 2)  (1140 242)  (1140 242)  Cascade bit: LH_LC01_inmux02_5

 (9 3)  (1099 243)  (1099 243)  routing T_21_15.sp4_v_b_1 <X> T_21_15.sp4_v_t_36
 (12 3)  (1102 243)  (1102 243)  routing T_21_15.sp4_h_l_39 <X> T_21_15.sp4_v_t_39
 (14 3)  (1104 243)  (1104 243)  routing T_21_15.sp12_h_l_3 <X> T_21_15.lc_trk_g0_4
 (15 3)  (1105 243)  (1105 243)  routing T_21_15.sp12_h_l_3 <X> T_21_15.lc_trk_g0_4
 (17 3)  (1107 243)  (1107 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (22 3)  (1112 243)  (1112 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1114 243)  (1114 243)  routing T_21_15.bot_op_6 <X> T_21_15.lc_trk_g0_6
 (30 3)  (1120 243)  (1120 243)  routing T_21_15.lc_trk_g3_7 <X> T_21_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 243)  (1126 243)  LC_1 Logic Functioning bit
 (38 3)  (1128 243)  (1128 243)  LC_1 Logic Functioning bit
 (40 3)  (1130 243)  (1130 243)  LC_1 Logic Functioning bit
 (41 3)  (1131 243)  (1131 243)  LC_1 Logic Functioning bit
 (43 3)  (1133 243)  (1133 243)  LC_1 Logic Functioning bit
 (17 4)  (1107 244)  (1107 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (1108 244)  (1108 244)  routing T_21_15.bnr_op_1 <X> T_21_15.lc_trk_g1_1
 (28 4)  (1118 244)  (1118 244)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 244)  (1119 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 244)  (1120 244)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 244)  (1121 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 244)  (1122 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 244)  (1123 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 244)  (1124 244)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 244)  (1126 244)  LC_2 Logic Functioning bit
 (37 4)  (1127 244)  (1127 244)  LC_2 Logic Functioning bit
 (38 4)  (1128 244)  (1128 244)  LC_2 Logic Functioning bit
 (39 4)  (1129 244)  (1129 244)  LC_2 Logic Functioning bit
 (41 4)  (1131 244)  (1131 244)  LC_2 Logic Functioning bit
 (43 4)  (1133 244)  (1133 244)  LC_2 Logic Functioning bit
 (46 4)  (1136 244)  (1136 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (18 5)  (1108 245)  (1108 245)  routing T_21_15.bnr_op_1 <X> T_21_15.lc_trk_g1_1
 (31 5)  (1121 245)  (1121 245)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 245)  (1126 245)  LC_2 Logic Functioning bit
 (37 5)  (1127 245)  (1127 245)  LC_2 Logic Functioning bit
 (38 5)  (1128 245)  (1128 245)  LC_2 Logic Functioning bit
 (39 5)  (1129 245)  (1129 245)  LC_2 Logic Functioning bit
 (41 5)  (1131 245)  (1131 245)  LC_2 Logic Functioning bit
 (43 5)  (1133 245)  (1133 245)  LC_2 Logic Functioning bit
 (12 6)  (1102 246)  (1102 246)  routing T_21_15.sp4_v_b_5 <X> T_21_15.sp4_h_l_40
 (14 6)  (1104 246)  (1104 246)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (26 6)  (1116 246)  (1116 246)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1118 246)  (1118 246)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 246)  (1119 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1122 246)  (1122 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 246)  (1123 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 246)  (1124 246)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1125 246)  (1125 246)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_3
 (36 6)  (1126 246)  (1126 246)  LC_3 Logic Functioning bit
 (38 6)  (1128 246)  (1128 246)  LC_3 Logic Functioning bit
 (41 6)  (1131 246)  (1131 246)  LC_3 Logic Functioning bit
 (43 6)  (1133 246)  (1133 246)  LC_3 Logic Functioning bit
 (48 6)  (1138 246)  (1138 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (1142 246)  (1142 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (1105 247)  (1105 247)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (16 7)  (1106 247)  (1106 247)  routing T_21_15.sp4_h_l_1 <X> T_21_15.lc_trk_g1_4
 (17 7)  (1107 247)  (1107 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (26 7)  (1116 247)  (1116 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 247)  (1117 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 247)  (1118 247)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 247)  (1119 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1120 247)  (1120 247)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 247)  (1121 247)  routing T_21_15.lc_trk_g3_3 <X> T_21_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1122 247)  (1122 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1123 247)  (1123 247)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_3
 (37 7)  (1127 247)  (1127 247)  LC_3 Logic Functioning bit
 (38 7)  (1128 247)  (1128 247)  LC_3 Logic Functioning bit
 (39 7)  (1129 247)  (1129 247)  LC_3 Logic Functioning bit
 (40 7)  (1130 247)  (1130 247)  LC_3 Logic Functioning bit
 (42 7)  (1132 247)  (1132 247)  LC_3 Logic Functioning bit
 (16 8)  (1106 248)  (1106 248)  routing T_21_15.sp4_v_t_12 <X> T_21_15.lc_trk_g2_1
 (17 8)  (1107 248)  (1107 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1108 248)  (1108 248)  routing T_21_15.sp4_v_t_12 <X> T_21_15.lc_trk_g2_1
 (22 8)  (1112 248)  (1112 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1114 248)  (1114 248)  routing T_21_15.tnr_op_3 <X> T_21_15.lc_trk_g2_3
 (26 8)  (1116 248)  (1116 248)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (1119 248)  (1119 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 248)  (1122 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 248)  (1123 248)  routing T_21_15.lc_trk_g2_1 <X> T_21_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 248)  (1126 248)  LC_4 Logic Functioning bit
 (41 8)  (1131 248)  (1131 248)  LC_4 Logic Functioning bit
 (43 8)  (1133 248)  (1133 248)  LC_4 Logic Functioning bit
 (45 8)  (1135 248)  (1135 248)  LC_4 Logic Functioning bit
 (46 8)  (1136 248)  (1136 248)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (1102 249)  (1102 249)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_b_8
 (22 9)  (1112 249)  (1112 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (1114 249)  (1114 249)  routing T_21_15.tnr_op_2 <X> T_21_15.lc_trk_g2_2
 (28 9)  (1118 249)  (1118 249)  routing T_21_15.lc_trk_g2_4 <X> T_21_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 249)  (1119 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (1122 249)  (1122 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (1123 249)  (1123 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_4
 (34 9)  (1124 249)  (1124 249)  routing T_21_15.lc_trk_g3_1 <X> T_21_15.input_2_4
 (36 9)  (1126 249)  (1126 249)  LC_4 Logic Functioning bit
 (37 9)  (1127 249)  (1127 249)  LC_4 Logic Functioning bit
 (39 9)  (1129 249)  (1129 249)  LC_4 Logic Functioning bit
 (40 9)  (1130 249)  (1130 249)  LC_4 Logic Functioning bit
 (41 9)  (1131 249)  (1131 249)  LC_4 Logic Functioning bit
 (42 9)  (1132 249)  (1132 249)  LC_4 Logic Functioning bit
 (43 9)  (1133 249)  (1133 249)  LC_4 Logic Functioning bit
 (8 10)  (1098 250)  (1098 250)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_h_l_42
 (10 10)  (1100 250)  (1100 250)  routing T_21_15.sp4_h_r_11 <X> T_21_15.sp4_h_l_42
 (13 10)  (1103 250)  (1103 250)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_t_45
 (14 10)  (1104 250)  (1104 250)  routing T_21_15.wire_logic_cluster/lc_4/out <X> T_21_15.lc_trk_g2_4
 (15 10)  (1105 250)  (1105 250)  routing T_21_15.sp4_h_r_45 <X> T_21_15.lc_trk_g2_5
 (16 10)  (1106 250)  (1106 250)  routing T_21_15.sp4_h_r_45 <X> T_21_15.lc_trk_g2_5
 (17 10)  (1107 250)  (1107 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (1108 250)  (1108 250)  routing T_21_15.sp4_h_r_45 <X> T_21_15.lc_trk_g2_5
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (1115 250)  (1115 250)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g2_6
 (26 10)  (1116 250)  (1116 250)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1118 250)  (1118 250)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 250)  (1120 250)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 250)  (1121 250)  routing T_21_15.lc_trk_g0_4 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (1125 250)  (1125 250)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_5
 (36 10)  (1126 250)  (1126 250)  LC_5 Logic Functioning bit
 (37 10)  (1127 250)  (1127 250)  LC_5 Logic Functioning bit
 (38 10)  (1128 250)  (1128 250)  LC_5 Logic Functioning bit
 (41 10)  (1131 250)  (1131 250)  LC_5 Logic Functioning bit
 (43 10)  (1133 250)  (1133 250)  LC_5 Logic Functioning bit
 (12 11)  (1102 251)  (1102 251)  routing T_21_15.sp4_h_r_8 <X> T_21_15.sp4_v_t_45
 (17 11)  (1107 251)  (1107 251)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1108 251)  (1108 251)  routing T_21_15.sp4_h_r_45 <X> T_21_15.lc_trk_g2_5
 (22 11)  (1112 251)  (1112 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 251)  (1113 251)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g2_6
 (24 11)  (1114 251)  (1114 251)  routing T_21_15.sp4_h_r_38 <X> T_21_15.lc_trk_g2_6
 (26 11)  (1116 251)  (1116 251)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 251)  (1117 251)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g3_6 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 251)  (1120 251)  routing T_21_15.lc_trk_g2_6 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1123 251)  (1123 251)  routing T_21_15.lc_trk_g2_5 <X> T_21_15.input_2_5
 (36 11)  (1126 251)  (1126 251)  LC_5 Logic Functioning bit
 (37 11)  (1127 251)  (1127 251)  LC_5 Logic Functioning bit
 (38 11)  (1128 251)  (1128 251)  LC_5 Logic Functioning bit
 (39 11)  (1129 251)  (1129 251)  LC_5 Logic Functioning bit
 (40 11)  (1130 251)  (1130 251)  LC_5 Logic Functioning bit
 (42 11)  (1132 251)  (1132 251)  LC_5 Logic Functioning bit
 (15 12)  (1105 252)  (1105 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (16 12)  (1106 252)  (1106 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (17 12)  (1107 252)  (1107 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1108 252)  (1108 252)  routing T_21_15.sp4_h_r_33 <X> T_21_15.lc_trk_g3_1
 (22 12)  (1112 252)  (1112 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1114 252)  (1114 252)  routing T_21_15.tnr_op_3 <X> T_21_15.lc_trk_g3_3
 (28 12)  (1118 252)  (1118 252)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 252)  (1119 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 252)  (1121 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 252)  (1122 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 252)  (1124 252)  routing T_21_15.lc_trk_g1_4 <X> T_21_15.wire_logic_cluster/lc_6/in_3
 (10 13)  (1100 253)  (1100 253)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_v_b_10
 (26 13)  (1116 253)  (1116 253)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 253)  (1118 253)  routing T_21_15.lc_trk_g2_2 <X> T_21_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 253)  (1119 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1120 253)  (1120 253)  routing T_21_15.lc_trk_g2_3 <X> T_21_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (1126 253)  (1126 253)  LC_6 Logic Functioning bit
 (38 13)  (1128 253)  (1128 253)  LC_6 Logic Functioning bit
 (11 14)  (1101 254)  (1101 254)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_v_t_46
 (13 14)  (1103 254)  (1103 254)  routing T_21_15.sp4_v_b_3 <X> T_21_15.sp4_v_t_46
 (21 14)  (1111 254)  (1111 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (22 14)  (1112 254)  (1112 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1113 254)  (1113 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (24 14)  (1114 254)  (1114 254)  routing T_21_15.sp4_h_r_39 <X> T_21_15.lc_trk_g3_7
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (37 14)  (1127 254)  (1127 254)  LC_7 Logic Functioning bit
 (39 14)  (1129 254)  (1129 254)  LC_7 Logic Functioning bit
 (22 15)  (1112 255)  (1112 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1115 255)  (1115 255)  routing T_21_15.sp4_r_v_b_46 <X> T_21_15.lc_trk_g3_6
 (26 15)  (1116 255)  (1116 255)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 255)  (1118 255)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 255)  (1121 255)  routing T_21_15.lc_trk_g0_6 <X> T_21_15.wire_logic_cluster/lc_7/in_3


LogicTile_22_15

 (14 0)  (1158 240)  (1158 240)  routing T_22_15.sp4_h_r_8 <X> T_22_15.lc_trk_g0_0
 (15 0)  (1159 240)  (1159 240)  routing T_22_15.bot_op_1 <X> T_22_15.lc_trk_g0_1
 (17 0)  (1161 240)  (1161 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (1171 240)  (1171 240)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 240)  (1173 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 240)  (1175 240)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 240)  (1176 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 240)  (1178 240)  routing T_22_15.lc_trk_g1_4 <X> T_22_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 240)  (1180 240)  LC_0 Logic Functioning bit
 (37 0)  (1181 240)  (1181 240)  LC_0 Logic Functioning bit
 (38 0)  (1182 240)  (1182 240)  LC_0 Logic Functioning bit
 (41 0)  (1185 240)  (1185 240)  LC_0 Logic Functioning bit
 (42 0)  (1186 240)  (1186 240)  LC_0 Logic Functioning bit
 (43 0)  (1187 240)  (1187 240)  LC_0 Logic Functioning bit
 (46 0)  (1190 240)  (1190 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (1159 241)  (1159 241)  routing T_22_15.sp4_h_r_8 <X> T_22_15.lc_trk_g0_0
 (16 1)  (1160 241)  (1160 241)  routing T_22_15.sp4_h_r_8 <X> T_22_15.lc_trk_g0_0
 (17 1)  (1161 241)  (1161 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (29 1)  (1173 241)  (1173 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 241)  (1174 241)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 241)  (1176 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1177 241)  (1177 241)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.input_2_0
 (34 1)  (1178 241)  (1178 241)  routing T_22_15.lc_trk_g3_1 <X> T_22_15.input_2_0
 (36 1)  (1180 241)  (1180 241)  LC_0 Logic Functioning bit
 (37 1)  (1181 241)  (1181 241)  LC_0 Logic Functioning bit
 (39 1)  (1183 241)  (1183 241)  LC_0 Logic Functioning bit
 (42 1)  (1186 241)  (1186 241)  LC_0 Logic Functioning bit
 (43 1)  (1187 241)  (1187 241)  LC_0 Logic Functioning bit
 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_v_t_23 <X> T_22_15.sp12_h_l_23
 (12 2)  (1156 242)  (1156 242)  routing T_22_15.sp4_h_r_11 <X> T_22_15.sp4_h_l_39
 (15 2)  (1159 242)  (1159 242)  routing T_22_15.lft_op_5 <X> T_22_15.lc_trk_g0_5
 (17 2)  (1161 242)  (1161 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1162 242)  (1162 242)  routing T_22_15.lft_op_5 <X> T_22_15.lc_trk_g0_5
 (6 3)  (1150 243)  (1150 243)  routing T_22_15.sp4_h_r_0 <X> T_22_15.sp4_h_l_37
 (13 3)  (1157 243)  (1157 243)  routing T_22_15.sp4_h_r_11 <X> T_22_15.sp4_h_l_39
 (17 4)  (1161 244)  (1161 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (1166 244)  (1166 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1168 244)  (1168 244)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (27 4)  (1171 244)  (1171 244)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 244)  (1173 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 244)  (1176 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 244)  (1177 244)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_2/in_3
 (10 5)  (1154 245)  (1154 245)  routing T_22_15.sp4_h_r_11 <X> T_22_15.sp4_v_b_4
 (18 5)  (1162 245)  (1162 245)  routing T_22_15.sp4_r_v_b_25 <X> T_22_15.lc_trk_g1_1
 (21 5)  (1165 245)  (1165 245)  routing T_22_15.top_op_3 <X> T_22_15.lc_trk_g1_3
 (22 5)  (1166 245)  (1166 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1168 245)  (1168 245)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g1_2
 (25 5)  (1169 245)  (1169 245)  routing T_22_15.top_op_2 <X> T_22_15.lc_trk_g1_2
 (26 5)  (1170 245)  (1170 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 245)  (1171 245)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 245)  (1173 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 245)  (1174 245)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (1180 245)  (1180 245)  LC_2 Logic Functioning bit
 (38 5)  (1182 245)  (1182 245)  LC_2 Logic Functioning bit
 (40 5)  (1184 245)  (1184 245)  LC_2 Logic Functioning bit
 (42 5)  (1186 245)  (1186 245)  LC_2 Logic Functioning bit
 (47 5)  (1191 245)  (1191 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (1149 246)  (1149 246)  routing T_22_15.sp4_v_t_38 <X> T_22_15.sp4_h_l_38
 (8 6)  (1152 246)  (1152 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (9 6)  (1153 246)  (1153 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (10 6)  (1154 246)  (1154 246)  routing T_22_15.sp4_v_t_47 <X> T_22_15.sp4_h_l_41
 (21 6)  (1165 246)  (1165 246)  routing T_22_15.wire_logic_cluster/lc_7/out <X> T_22_15.lc_trk_g1_7
 (22 6)  (1166 246)  (1166 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1170 246)  (1170 246)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1172 246)  (1172 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 246)  (1173 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 246)  (1174 246)  routing T_22_15.lc_trk_g2_4 <X> T_22_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 246)  (1176 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 246)  (1178 246)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 246)  (1179 246)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.input_2_3
 (36 6)  (1180 246)  (1180 246)  LC_3 Logic Functioning bit
 (37 6)  (1181 246)  (1181 246)  LC_3 Logic Functioning bit
 (43 6)  (1187 246)  (1187 246)  LC_3 Logic Functioning bit
 (6 7)  (1150 247)  (1150 247)  routing T_22_15.sp4_v_t_38 <X> T_22_15.sp4_h_l_38
 (14 7)  (1158 247)  (1158 247)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g1_4
 (15 7)  (1159 247)  (1159 247)  routing T_22_15.top_op_4 <X> T_22_15.lc_trk_g1_4
 (17 7)  (1161 247)  (1161 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (1171 247)  (1171 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (1172 247)  (1172 247)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 247)  (1173 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1175 247)  (1175 247)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 247)  (1176 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1177 247)  (1177 247)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.input_2_3
 (35 7)  (1179 247)  (1179 247)  routing T_22_15.lc_trk_g2_7 <X> T_22_15.input_2_3
 (37 7)  (1181 247)  (1181 247)  LC_3 Logic Functioning bit
 (42 7)  (1186 247)  (1186 247)  LC_3 Logic Functioning bit
 (43 7)  (1187 247)  (1187 247)  LC_3 Logic Functioning bit
 (53 7)  (1197 247)  (1197 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (13 8)  (1157 248)  (1157 248)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_v_b_8
 (15 8)  (1159 248)  (1159 248)  routing T_22_15.sp4_h_r_25 <X> T_22_15.lc_trk_g2_1
 (16 8)  (1160 248)  (1160 248)  routing T_22_15.sp4_h_r_25 <X> T_22_15.lc_trk_g2_1
 (17 8)  (1161 248)  (1161 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (1171 248)  (1171 248)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 248)  (1173 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 248)  (1175 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 248)  (1176 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1177 248)  (1177 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 248)  (1178 248)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 248)  (1180 248)  LC_4 Logic Functioning bit
 (37 8)  (1181 248)  (1181 248)  LC_4 Logic Functioning bit
 (38 8)  (1182 248)  (1182 248)  LC_4 Logic Functioning bit
 (39 8)  (1183 248)  (1183 248)  LC_4 Logic Functioning bit
 (40 8)  (1184 248)  (1184 248)  LC_4 Logic Functioning bit
 (41 8)  (1185 248)  (1185 248)  LC_4 Logic Functioning bit
 (42 8)  (1186 248)  (1186 248)  LC_4 Logic Functioning bit
 (43 8)  (1187 248)  (1187 248)  LC_4 Logic Functioning bit
 (13 9)  (1157 249)  (1157 249)  routing T_22_15.sp4_v_t_38 <X> T_22_15.sp4_h_r_8
 (18 9)  (1162 249)  (1162 249)  routing T_22_15.sp4_h_r_25 <X> T_22_15.lc_trk_g2_1
 (26 9)  (1170 249)  (1170 249)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1171 249)  (1171 249)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 249)  (1173 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 249)  (1174 249)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 249)  (1175 249)  routing T_22_15.lc_trk_g3_6 <X> T_22_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (1176 249)  (1176 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1178 249)  (1178 249)  routing T_22_15.lc_trk_g1_1 <X> T_22_15.input_2_4
 (36 9)  (1180 249)  (1180 249)  LC_4 Logic Functioning bit
 (37 9)  (1181 249)  (1181 249)  LC_4 Logic Functioning bit
 (38 9)  (1182 249)  (1182 249)  LC_4 Logic Functioning bit
 (39 9)  (1183 249)  (1183 249)  LC_4 Logic Functioning bit
 (40 9)  (1184 249)  (1184 249)  LC_4 Logic Functioning bit
 (41 9)  (1185 249)  (1185 249)  LC_4 Logic Functioning bit
 (42 9)  (1186 249)  (1186 249)  LC_4 Logic Functioning bit
 (12 10)  (1156 250)  (1156 250)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_h_l_45
 (15 10)  (1159 250)  (1159 250)  routing T_22_15.tnl_op_5 <X> T_22_15.lc_trk_g2_5
 (17 10)  (1161 250)  (1161 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (1166 250)  (1166 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1167 250)  (1167 250)  routing T_22_15.sp4_v_b_47 <X> T_22_15.lc_trk_g2_7
 (24 10)  (1168 250)  (1168 250)  routing T_22_15.sp4_v_b_47 <X> T_22_15.lc_trk_g2_7
 (26 10)  (1170 250)  (1170 250)  routing T_22_15.lc_trk_g0_5 <X> T_22_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 250)  (1171 250)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 250)  (1173 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 250)  (1174 250)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1175 250)  (1175 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 250)  (1176 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 250)  (1177 250)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 250)  (1180 250)  LC_5 Logic Functioning bit
 (50 10)  (1194 250)  (1194 250)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (1152 251)  (1152 251)  routing T_22_15.sp4_h_l_42 <X> T_22_15.sp4_v_t_42
 (11 11)  (1155 251)  (1155 251)  routing T_22_15.sp4_v_t_45 <X> T_22_15.sp4_h_l_45
 (14 11)  (1158 251)  (1158 251)  routing T_22_15.sp4_h_l_17 <X> T_22_15.lc_trk_g2_4
 (15 11)  (1159 251)  (1159 251)  routing T_22_15.sp4_h_l_17 <X> T_22_15.lc_trk_g2_4
 (16 11)  (1160 251)  (1160 251)  routing T_22_15.sp4_h_l_17 <X> T_22_15.lc_trk_g2_4
 (17 11)  (1161 251)  (1161 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (1162 251)  (1162 251)  routing T_22_15.tnl_op_5 <X> T_22_15.lc_trk_g2_5
 (22 11)  (1166 251)  (1166 251)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (1167 251)  (1167 251)  routing T_22_15.sp12_v_t_21 <X> T_22_15.lc_trk_g2_6
 (25 11)  (1169 251)  (1169 251)  routing T_22_15.sp12_v_t_21 <X> T_22_15.lc_trk_g2_6
 (29 11)  (1173 251)  (1173 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 251)  (1174 251)  routing T_22_15.lc_trk_g1_7 <X> T_22_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 251)  (1175 251)  routing T_22_15.lc_trk_g2_6 <X> T_22_15.wire_logic_cluster/lc_5/in_3
 (8 12)  (1152 252)  (1152 252)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_r_10
 (9 12)  (1153 252)  (1153 252)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_r_10
 (15 12)  (1159 252)  (1159 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (16 12)  (1160 252)  (1160 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (17 12)  (1161 252)  (1161 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 252)  (1162 252)  routing T_22_15.sp4_h_r_33 <X> T_22_15.lc_trk_g3_1
 (29 12)  (1173 252)  (1173 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 252)  (1175 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 252)  (1176 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1177 252)  (1177 252)  routing T_22_15.lc_trk_g2_5 <X> T_22_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (1181 252)  (1181 252)  LC_6 Logic Functioning bit
 (39 12)  (1183 252)  (1183 252)  LC_6 Logic Functioning bit
 (37 13)  (1181 253)  (1181 253)  LC_6 Logic Functioning bit
 (39 13)  (1183 253)  (1183 253)  LC_6 Logic Functioning bit
 (48 13)  (1192 253)  (1192 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (9 14)  (1153 254)  (1153 254)  routing T_22_15.sp4_v_b_10 <X> T_22_15.sp4_h_l_47
 (21 14)  (1165 254)  (1165 254)  routing T_22_15.sp4_v_t_26 <X> T_22_15.lc_trk_g3_7
 (22 14)  (1166 254)  (1166 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1167 254)  (1167 254)  routing T_22_15.sp4_v_t_26 <X> T_22_15.lc_trk_g3_7
 (27 14)  (1171 254)  (1171 254)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 254)  (1173 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 254)  (1175 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 254)  (1176 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 254)  (1177 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 254)  (1178 254)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 254)  (1180 254)  LC_7 Logic Functioning bit
 (37 14)  (1181 254)  (1181 254)  LC_7 Logic Functioning bit
 (38 14)  (1182 254)  (1182 254)  LC_7 Logic Functioning bit
 (39 14)  (1183 254)  (1183 254)  LC_7 Logic Functioning bit
 (40 14)  (1184 254)  (1184 254)  LC_7 Logic Functioning bit
 (41 14)  (1185 254)  (1185 254)  LC_7 Logic Functioning bit
 (42 14)  (1186 254)  (1186 254)  LC_7 Logic Functioning bit
 (43 14)  (1187 254)  (1187 254)  LC_7 Logic Functioning bit
 (14 15)  (1158 255)  (1158 255)  routing T_22_15.sp12_v_b_20 <X> T_22_15.lc_trk_g3_4
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp12_v_b_20 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (1165 255)  (1165 255)  routing T_22_15.sp4_v_t_26 <X> T_22_15.lc_trk_g3_7
 (22 15)  (1166 255)  (1166 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1167 255)  (1167 255)  routing T_22_15.sp4_v_b_46 <X> T_22_15.lc_trk_g3_6
 (24 15)  (1168 255)  (1168 255)  routing T_22_15.sp4_v_b_46 <X> T_22_15.lc_trk_g3_6
 (28 15)  (1172 255)  (1172 255)  routing T_22_15.lc_trk_g2_1 <X> T_22_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 255)  (1173 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 255)  (1174 255)  routing T_22_15.lc_trk_g1_3 <X> T_22_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 255)  (1175 255)  routing T_22_15.lc_trk_g3_7 <X> T_22_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (1176 255)  (1176 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1178 255)  (1178 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_7
 (35 15)  (1179 255)  (1179 255)  routing T_22_15.lc_trk_g1_2 <X> T_22_15.input_2_7
 (36 15)  (1180 255)  (1180 255)  LC_7 Logic Functioning bit
 (37 15)  (1181 255)  (1181 255)  LC_7 Logic Functioning bit
 (38 15)  (1182 255)  (1182 255)  LC_7 Logic Functioning bit
 (39 15)  (1183 255)  (1183 255)  LC_7 Logic Functioning bit
 (40 15)  (1184 255)  (1184 255)  LC_7 Logic Functioning bit
 (42 15)  (1186 255)  (1186 255)  LC_7 Logic Functioning bit
 (43 15)  (1187 255)  (1187 255)  LC_7 Logic Functioning bit


LogicTile_23_15

 (11 0)  (1209 240)  (1209 240)  routing T_23_15.sp4_v_t_46 <X> T_23_15.sp4_v_b_2
 (28 0)  (1226 240)  (1226 240)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 240)  (1227 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 240)  (1229 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 240)  (1230 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 240)  (1231 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 240)  (1232 240)  routing T_23_15.lc_trk_g3_4 <X> T_23_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 240)  (1234 240)  LC_0 Logic Functioning bit
 (38 0)  (1236 240)  (1236 240)  LC_0 Logic Functioning bit
 (40 0)  (1238 240)  (1238 240)  LC_0 Logic Functioning bit
 (41 0)  (1239 240)  (1239 240)  LC_0 Logic Functioning bit
 (42 0)  (1240 240)  (1240 240)  LC_0 Logic Functioning bit
 (43 0)  (1241 240)  (1241 240)  LC_0 Logic Functioning bit
 (47 0)  (1245 240)  (1245 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (12 1)  (1210 241)  (1210 241)  routing T_23_15.sp4_v_t_46 <X> T_23_15.sp4_v_b_2
 (26 1)  (1224 241)  (1224 241)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 241)  (1226 241)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 241)  (1227 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (1228 241)  (1228 241)  routing T_23_15.lc_trk_g2_3 <X> T_23_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (1234 241)  (1234 241)  LC_0 Logic Functioning bit
 (37 1)  (1235 241)  (1235 241)  LC_0 Logic Functioning bit
 (38 1)  (1236 241)  (1236 241)  LC_0 Logic Functioning bit
 (39 1)  (1237 241)  (1237 241)  LC_0 Logic Functioning bit
 (40 1)  (1238 241)  (1238 241)  LC_0 Logic Functioning bit
 (41 1)  (1239 241)  (1239 241)  LC_0 Logic Functioning bit
 (42 1)  (1240 241)  (1240 241)  LC_0 Logic Functioning bit
 (43 1)  (1241 241)  (1241 241)  LC_0 Logic Functioning bit
 (47 1)  (1245 241)  (1245 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (3 2)  (1201 242)  (1201 242)  routing T_23_15.sp12_h_r_0 <X> T_23_15.sp12_h_l_23
 (12 2)  (1210 242)  (1210 242)  routing T_23_15.sp4_v_t_39 <X> T_23_15.sp4_h_l_39
 (21 2)  (1219 242)  (1219 242)  routing T_23_15.sp4_h_l_10 <X> T_23_15.lc_trk_g0_7
 (22 2)  (1220 242)  (1220 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1221 242)  (1221 242)  routing T_23_15.sp4_h_l_10 <X> T_23_15.lc_trk_g0_7
 (24 2)  (1222 242)  (1222 242)  routing T_23_15.sp4_h_l_10 <X> T_23_15.lc_trk_g0_7
 (3 3)  (1201 243)  (1201 243)  routing T_23_15.sp12_h_r_0 <X> T_23_15.sp12_h_l_23
 (11 3)  (1209 243)  (1209 243)  routing T_23_15.sp4_v_t_39 <X> T_23_15.sp4_h_l_39
 (21 3)  (1219 243)  (1219 243)  routing T_23_15.sp4_h_l_10 <X> T_23_15.lc_trk_g0_7
 (9 4)  (1207 244)  (1207 244)  routing T_23_15.sp4_v_t_41 <X> T_23_15.sp4_h_r_4
 (11 4)  (1209 244)  (1209 244)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (13 4)  (1211 244)  (1211 244)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (22 4)  (1220 244)  (1220 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1222 244)  (1222 244)  routing T_23_15.bot_op_3 <X> T_23_15.lc_trk_g1_3
 (12 5)  (1210 245)  (1210 245)  routing T_23_15.sp4_h_l_46 <X> T_23_15.sp4_v_b_5
 (6 6)  (1204 246)  (1204 246)  routing T_23_15.sp4_h_l_47 <X> T_23_15.sp4_v_t_38
 (11 6)  (1209 246)  (1209 246)  routing T_23_15.sp4_h_l_37 <X> T_23_15.sp4_v_t_40
 (26 6)  (1224 246)  (1224 246)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 246)  (1225 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 246)  (1228 246)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 246)  (1232 246)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 246)  (1234 246)  LC_3 Logic Functioning bit
 (37 6)  (1235 246)  (1235 246)  LC_3 Logic Functioning bit
 (38 6)  (1236 246)  (1236 246)  LC_3 Logic Functioning bit
 (39 6)  (1237 246)  (1237 246)  LC_3 Logic Functioning bit
 (40 6)  (1238 246)  (1238 246)  LC_3 Logic Functioning bit
 (41 6)  (1239 246)  (1239 246)  LC_3 Logic Functioning bit
 (42 6)  (1240 246)  (1240 246)  LC_3 Logic Functioning bit
 (43 6)  (1241 246)  (1241 246)  LC_3 Logic Functioning bit
 (46 6)  (1244 246)  (1244 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1221 247)  (1221 247)  routing T_23_15.sp4_h_r_6 <X> T_23_15.lc_trk_g1_6
 (24 7)  (1222 247)  (1222 247)  routing T_23_15.sp4_h_r_6 <X> T_23_15.lc_trk_g1_6
 (25 7)  (1223 247)  (1223 247)  routing T_23_15.sp4_h_r_6 <X> T_23_15.lc_trk_g1_6
 (26 7)  (1224 247)  (1224 247)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 247)  (1228 247)  routing T_23_15.lc_trk_g3_7 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 247)  (1234 247)  LC_3 Logic Functioning bit
 (37 7)  (1235 247)  (1235 247)  LC_3 Logic Functioning bit
 (38 7)  (1236 247)  (1236 247)  LC_3 Logic Functioning bit
 (39 7)  (1237 247)  (1237 247)  LC_3 Logic Functioning bit
 (41 7)  (1239 247)  (1239 247)  LC_3 Logic Functioning bit
 (43 7)  (1241 247)  (1241 247)  LC_3 Logic Functioning bit
 (13 8)  (1211 248)  (1211 248)  routing T_23_15.sp4_v_t_45 <X> T_23_15.sp4_v_b_8
 (16 8)  (1214 248)  (1214 248)  routing T_23_15.sp4_v_t_12 <X> T_23_15.lc_trk_g2_1
 (17 8)  (1215 248)  (1215 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (1216 248)  (1216 248)  routing T_23_15.sp4_v_t_12 <X> T_23_15.lc_trk_g2_1
 (22 8)  (1220 248)  (1220 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1222 248)  (1222 248)  routing T_23_15.tnl_op_3 <X> T_23_15.lc_trk_g2_3
 (29 8)  (1227 248)  (1227 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 248)  (1228 248)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 248)  (1230 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 248)  (1231 248)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 248)  (1232 248)  routing T_23_15.lc_trk_g3_0 <X> T_23_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 248)  (1234 248)  LC_4 Logic Functioning bit
 (43 8)  (1241 248)  (1241 248)  LC_4 Logic Functioning bit
 (47 8)  (1245 248)  (1245 248)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (1246 248)  (1246 248)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (1248 248)  (1248 248)  Cascade bit: LH_LC04_inmux02_5

 (9 9)  (1207 249)  (1207 249)  routing T_23_15.sp4_v_t_46 <X> T_23_15.sp4_v_b_7
 (10 9)  (1208 249)  (1208 249)  routing T_23_15.sp4_v_t_46 <X> T_23_15.sp4_v_b_7
 (14 9)  (1212 249)  (1212 249)  routing T_23_15.sp12_v_b_16 <X> T_23_15.lc_trk_g2_0
 (16 9)  (1214 249)  (1214 249)  routing T_23_15.sp12_v_b_16 <X> T_23_15.lc_trk_g2_0
 (17 9)  (1215 249)  (1215 249)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (1219 249)  (1219 249)  routing T_23_15.tnl_op_3 <X> T_23_15.lc_trk_g2_3
 (22 9)  (1220 249)  (1220 249)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (1222 249)  (1222 249)  routing T_23_15.tnl_op_2 <X> T_23_15.lc_trk_g2_2
 (25 9)  (1223 249)  (1223 249)  routing T_23_15.tnl_op_2 <X> T_23_15.lc_trk_g2_2
 (26 9)  (1224 249)  (1224 249)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 249)  (1225 249)  routing T_23_15.lc_trk_g1_3 <X> T_23_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 249)  (1227 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 249)  (1228 249)  routing T_23_15.lc_trk_g0_7 <X> T_23_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (1234 249)  (1234 249)  LC_4 Logic Functioning bit
 (37 9)  (1235 249)  (1235 249)  LC_4 Logic Functioning bit
 (43 9)  (1241 249)  (1241 249)  LC_4 Logic Functioning bit
 (5 10)  (1203 250)  (1203 250)  routing T_23_15.sp4_v_t_43 <X> T_23_15.sp4_h_l_43
 (19 10)  (1217 250)  (1217 250)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 10)  (1224 250)  (1224 250)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1226 250)  (1226 250)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 250)  (1227 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 250)  (1230 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 250)  (1231 250)  routing T_23_15.lc_trk_g2_0 <X> T_23_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 250)  (1234 250)  LC_5 Logic Functioning bit
 (39 10)  (1237 250)  (1237 250)  LC_5 Logic Functioning bit
 (43 10)  (1241 250)  (1241 250)  LC_5 Logic Functioning bit
 (48 10)  (1246 250)  (1246 250)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (6 11)  (1204 251)  (1204 251)  routing T_23_15.sp4_v_t_43 <X> T_23_15.sp4_h_l_43
 (8 11)  (1206 251)  (1206 251)  routing T_23_15.sp4_h_l_42 <X> T_23_15.sp4_v_t_42
 (26 11)  (1224 251)  (1224 251)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 251)  (1225 251)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 251)  (1227 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1228 251)  (1228 251)  routing T_23_15.lc_trk_g2_2 <X> T_23_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1230 251)  (1230 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1231 251)  (1231 251)  routing T_23_15.lc_trk_g2_1 <X> T_23_15.input_2_5
 (37 11)  (1235 251)  (1235 251)  LC_5 Logic Functioning bit
 (39 11)  (1237 251)  (1237 251)  LC_5 Logic Functioning bit
 (42 11)  (1240 251)  (1240 251)  LC_5 Logic Functioning bit
 (16 13)  (1214 253)  (1214 253)  routing T_23_15.sp12_v_b_8 <X> T_23_15.lc_trk_g3_0
 (17 13)  (1215 253)  (1215 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (5 14)  (1203 254)  (1203 254)  routing T_23_15.sp4_v_t_44 <X> T_23_15.sp4_h_l_44
 (12 14)  (1210 254)  (1210 254)  routing T_23_15.sp4_v_b_11 <X> T_23_15.sp4_h_l_46
 (14 14)  (1212 254)  (1212 254)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (22 14)  (1220 254)  (1220 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1221 254)  (1221 254)  routing T_23_15.sp12_v_b_23 <X> T_23_15.lc_trk_g3_7
 (6 15)  (1204 255)  (1204 255)  routing T_23_15.sp4_v_t_44 <X> T_23_15.sp4_h_l_44
 (15 15)  (1213 255)  (1213 255)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (16 15)  (1214 255)  (1214 255)  routing T_23_15.sp4_h_r_36 <X> T_23_15.lc_trk_g3_4
 (17 15)  (1215 255)  (1215 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (1219 255)  (1219 255)  routing T_23_15.sp12_v_b_23 <X> T_23_15.lc_trk_g3_7


LogicTile_24_15

 (0 2)  (1252 242)  (1252 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 242)  (1253 242)  routing T_24_15.glb_netwk_6 <X> T_24_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 242)  (1254 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 242)  (1257 242)  routing T_24_15.sp4_v_t_43 <X> T_24_15.sp4_h_l_37
 (8 2)  (1260 242)  (1260 242)  routing T_24_15.sp4_v_t_42 <X> T_24_15.sp4_h_l_36
 (9 2)  (1261 242)  (1261 242)  routing T_24_15.sp4_v_t_42 <X> T_24_15.sp4_h_l_36
 (10 2)  (1262 242)  (1262 242)  routing T_24_15.sp4_v_t_42 <X> T_24_15.sp4_h_l_36
 (17 2)  (1269 242)  (1269 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1270 242)  (1270 242)  routing T_24_15.wire_logic_cluster/lc_5/out <X> T_24_15.lc_trk_g0_5
 (26 2)  (1278 242)  (1278 242)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 242)  (1280 242)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 242)  (1281 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 242)  (1282 242)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 242)  (1285 242)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 242)  (1286 242)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 242)  (1288 242)  LC_1 Logic Functioning bit
 (37 2)  (1289 242)  (1289 242)  LC_1 Logic Functioning bit
 (40 2)  (1292 242)  (1292 242)  LC_1 Logic Functioning bit
 (41 2)  (1293 242)  (1293 242)  LC_1 Logic Functioning bit
 (43 2)  (1295 242)  (1295 242)  LC_1 Logic Functioning bit
 (4 3)  (1256 243)  (1256 243)  routing T_24_15.sp4_v_t_43 <X> T_24_15.sp4_h_l_37
 (6 3)  (1258 243)  (1258 243)  routing T_24_15.sp4_v_t_43 <X> T_24_15.sp4_h_l_37
 (12 3)  (1264 243)  (1264 243)  routing T_24_15.sp4_h_l_39 <X> T_24_15.sp4_v_t_39
 (28 3)  (1280 243)  (1280 243)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 243)  (1283 243)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1284 243)  (1284 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (1286 243)  (1286 243)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.input_2_1
 (36 3)  (1288 243)  (1288 243)  LC_1 Logic Functioning bit
 (37 3)  (1289 243)  (1289 243)  LC_1 Logic Functioning bit
 (40 3)  (1292 243)  (1292 243)  LC_1 Logic Functioning bit
 (41 3)  (1293 243)  (1293 243)  LC_1 Logic Functioning bit
 (42 3)  (1294 243)  (1294 243)  LC_1 Logic Functioning bit
 (43 3)  (1295 243)  (1295 243)  LC_1 Logic Functioning bit
 (46 3)  (1298 243)  (1298 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (14 5)  (1266 245)  (1266 245)  routing T_24_15.sp4_r_v_b_24 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (8 8)  (1260 248)  (1260 248)  routing T_24_15.sp4_h_l_46 <X> T_24_15.sp4_h_r_7
 (10 8)  (1262 248)  (1262 248)  routing T_24_15.sp4_h_l_46 <X> T_24_15.sp4_h_r_7
 (14 8)  (1266 248)  (1266 248)  routing T_24_15.sp4_v_b_24 <X> T_24_15.lc_trk_g2_0
 (10 9)  (1262 249)  (1262 249)  routing T_24_15.sp4_h_r_2 <X> T_24_15.sp4_v_b_7
 (16 9)  (1268 249)  (1268 249)  routing T_24_15.sp4_v_b_24 <X> T_24_15.lc_trk_g2_0
 (17 9)  (1269 249)  (1269 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (14 10)  (1266 250)  (1266 250)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g2_4
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1276 250)  (1276 250)  routing T_24_15.tnl_op_7 <X> T_24_15.lc_trk_g2_7
 (26 10)  (1278 250)  (1278 250)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 250)  (1280 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 250)  (1282 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g2_0 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 250)  (1287 250)  routing T_24_15.lc_trk_g0_5 <X> T_24_15.input_2_5
 (36 10)  (1288 250)  (1288 250)  LC_5 Logic Functioning bit
 (38 10)  (1290 250)  (1290 250)  LC_5 Logic Functioning bit
 (42 10)  (1294 250)  (1294 250)  LC_5 Logic Functioning bit
 (43 10)  (1295 250)  (1295 250)  LC_5 Logic Functioning bit
 (45 10)  (1297 250)  (1297 250)  LC_5 Logic Functioning bit
 (52 10)  (1304 250)  (1304 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (1266 251)  (1266 251)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g2_4
 (16 11)  (1268 251)  (1268 251)  routing T_24_15.sp4_v_b_36 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (1270 251)  (1270 251)  routing T_24_15.sp4_r_v_b_37 <X> T_24_15.lc_trk_g2_5
 (21 11)  (1273 251)  (1273 251)  routing T_24_15.tnl_op_7 <X> T_24_15.lc_trk_g2_7
 (22 11)  (1274 251)  (1274 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (1278 251)  (1278 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 251)  (1280 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 251)  (1282 251)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 251)  (1284 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (42 11)  (1294 251)  (1294 251)  LC_5 Logic Functioning bit
 (43 11)  (1295 251)  (1295 251)  LC_5 Logic Functioning bit
 (12 12)  (1264 252)  (1264 252)  routing T_24_15.sp4_v_t_46 <X> T_24_15.sp4_h_r_11
 (21 12)  (1273 252)  (1273 252)  routing T_24_15.bnl_op_3 <X> T_24_15.lc_trk_g3_3
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (1273 253)  (1273 253)  routing T_24_15.bnl_op_3 <X> T_24_15.lc_trk_g3_3


RAM_Tile_25_15

 (13 0)  (1319 240)  (1319 240)  routing T_25_15.sp4_v_t_39 <X> T_25_15.sp4_v_b_2
 (25 0)  (1331 240)  (1331 240)  routing T_25_15.sp4_h_r_18 <X> T_25_15.lc_trk_g0_2
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (22 1)  (1328 241)  (1328 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_18 lc_trk_g0_2
 (23 1)  (1329 241)  (1329 241)  routing T_25_15.sp4_h_r_18 <X> T_25_15.lc_trk_g0_2
 (24 1)  (1330 241)  (1330 241)  routing T_25_15.sp4_h_r_18 <X> T_25_15.lc_trk_g0_2
 (25 1)  (1331 241)  (1331 241)  routing T_25_15.sp4_h_r_18 <X> T_25_15.lc_trk_g0_2
 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (25 2)  (1331 242)  (1331 242)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g0_6
 (29 2)  (1335 242)  (1335 242)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_14
 (41 2)  (1347 242)  (1347 242)  Enable bit of Mux _out_links/OutMuxb_1 => wire_bram/ram/RDATA_14 sp4_r_v_b_35
 (22 3)  (1328 243)  (1328 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (1329 243)  (1329 243)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g0_6
 (24 3)  (1330 243)  (1330 243)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g0_6
 (25 3)  (1331 243)  (1331 243)  routing T_25_15.sp4_h_l_11 <X> T_25_15.lc_trk_g0_6
 (30 3)  (1336 243)  (1336 243)  routing T_25_15.lc_trk_g0_2 <X> T_25_15.wire_bram/ram/WDATA_14
 (15 4)  (1321 244)  (1321 244)  routing T_25_15.sp4_v_t_4 <X> T_25_15.lc_trk_g1_1
 (16 4)  (1322 244)  (1322 244)  routing T_25_15.sp4_v_t_4 <X> T_25_15.lc_trk_g1_1
 (17 4)  (1323 244)  (1323 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_t_4 lc_trk_g1_1
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (28 6)  (1334 246)  (1334 246)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/WDATA_12
 (29 6)  (1335 246)  (1335 246)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 246)  (1336 246)  routing T_25_15.lc_trk_g2_4 <X> T_25_15.wire_bram/ram/WDATA_12
 (37 6)  (1343 246)  (1343 246)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (11 8)  (1317 248)  (1317 248)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_v_b_8
 (12 9)  (1318 249)  (1318 249)  routing T_25_15.sp4_v_t_40 <X> T_25_15.sp4_v_b_8
 (27 10)  (1333 250)  (1333 250)  routing T_25_15.lc_trk_g1_1 <X> T_25_15.wire_bram/ram/WDATA_10
 (29 10)  (1335 250)  (1335 250)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g1_1 wire_bram/ram/WDATA_10
 (14 11)  (1320 251)  (1320 251)  routing T_25_15.sp4_h_r_28 <X> T_25_15.lc_trk_g2_4
 (15 11)  (1321 251)  (1321 251)  routing T_25_15.sp4_h_r_28 <X> T_25_15.lc_trk_g2_4
 (16 11)  (1322 251)  (1322 251)  routing T_25_15.sp4_h_r_28 <X> T_25_15.lc_trk_g2_4
 (17 11)  (1323 251)  (1323 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (38 11)  (1344 251)  (1344 251)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (11 12)  (1317 252)  (1317 252)  routing T_25_15.sp4_v_t_38 <X> T_25_15.sp4_v_b_11
 (13 12)  (1319 252)  (1319 252)  routing T_25_15.sp4_v_t_38 <X> T_25_15.sp4_v_b_11
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (12 14)  (1318 254)  (1318 254)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46
 (29 14)  (1335 254)  (1335 254)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g0_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 254)  (1336 254)  routing T_25_15.lc_trk_g0_6 <X> T_25_15.wire_bram/ram/WDATA_8
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (11 15)  (1317 255)  (1317 255)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_h_l_46
 (30 15)  (1336 255)  (1336 255)  routing T_25_15.lc_trk_g0_6 <X> T_25_15.wire_bram/ram/WDATA_8
 (37 15)  (1343 255)  (1343 255)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_8 sp4_h_l_19


LogicTile_26_15

 (4 1)  (1352 241)  (1352 241)  routing T_26_15.sp4_v_t_42 <X> T_26_15.sp4_h_r_0
 (6 3)  (1354 243)  (1354 243)  routing T_26_15.sp4_h_r_0 <X> T_26_15.sp4_h_l_37
 (6 4)  (1354 244)  (1354 244)  routing T_26_15.sp4_v_t_37 <X> T_26_15.sp4_v_b_3
 (5 5)  (1353 245)  (1353 245)  routing T_26_15.sp4_v_t_37 <X> T_26_15.sp4_v_b_3
 (3 6)  (1351 246)  (1351 246)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_v_t_23
 (13 6)  (1361 246)  (1361 246)  routing T_26_15.sp4_v_b_5 <X> T_26_15.sp4_v_t_40
 (6 8)  (1354 248)  (1354 248)  routing T_26_15.sp4_v_t_38 <X> T_26_15.sp4_v_b_6
 (5 9)  (1353 249)  (1353 249)  routing T_26_15.sp4_v_t_38 <X> T_26_15.sp4_v_b_6


LogicTile_30_15

 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_v_b_0 <X> T_30_15.sp12_h_l_23


LogicTile_6_14

 (15 0)  (303 224)  (303 224)  routing T_6_14.top_op_1 <X> T_6_14.lc_trk_g0_1
 (17 0)  (305 224)  (305 224)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (309 224)  (309 224)  routing T_6_14.wire_logic_cluster/lc_3/out <X> T_6_14.lc_trk_g0_3
 (22 0)  (310 224)  (310 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (313 224)  (313 224)  routing T_6_14.bnr_op_2 <X> T_6_14.lc_trk_g0_2
 (26 0)  (314 224)  (314 224)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 224)  (315 224)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 224)  (316 224)  routing T_6_14.lc_trk_g3_0 <X> T_6_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 224)  (317 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 224)  (319 224)  routing T_6_14.lc_trk_g0_5 <X> T_6_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 224)  (320 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 224)  (324 224)  LC_0 Logic Functioning bit
 (37 0)  (325 224)  (325 224)  LC_0 Logic Functioning bit
 (38 0)  (326 224)  (326 224)  LC_0 Logic Functioning bit
 (39 0)  (327 224)  (327 224)  LC_0 Logic Functioning bit
 (41 0)  (329 224)  (329 224)  LC_0 Logic Functioning bit
 (42 0)  (330 224)  (330 224)  LC_0 Logic Functioning bit
 (43 0)  (331 224)  (331 224)  LC_0 Logic Functioning bit
 (18 1)  (306 225)  (306 225)  routing T_6_14.top_op_1 <X> T_6_14.lc_trk_g0_1
 (22 1)  (310 225)  (310 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 225)  (313 225)  routing T_6_14.bnr_op_2 <X> T_6_14.lc_trk_g0_2
 (26 1)  (314 225)  (314 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (315 225)  (315 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 225)  (316 225)  routing T_6_14.lc_trk_g3_7 <X> T_6_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 225)  (317 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 225)  (320 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 225)  (322 225)  routing T_6_14.lc_trk_g1_1 <X> T_6_14.input_2_0
 (36 1)  (324 225)  (324 225)  LC_0 Logic Functioning bit
 (37 1)  (325 225)  (325 225)  LC_0 Logic Functioning bit
 (38 1)  (326 225)  (326 225)  LC_0 Logic Functioning bit
 (39 1)  (327 225)  (327 225)  LC_0 Logic Functioning bit
 (40 1)  (328 225)  (328 225)  LC_0 Logic Functioning bit
 (41 1)  (329 225)  (329 225)  LC_0 Logic Functioning bit
 (42 1)  (330 225)  (330 225)  LC_0 Logic Functioning bit
 (43 1)  (331 225)  (331 225)  LC_0 Logic Functioning bit
 (0 2)  (288 226)  (288 226)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (2 2)  (290 226)  (290 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (305 226)  (305 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (306 226)  (306 226)  routing T_6_14.bnr_op_5 <X> T_6_14.lc_trk_g0_5
 (21 2)  (309 226)  (309 226)  routing T_6_14.sp4_h_l_2 <X> T_6_14.lc_trk_g0_7
 (22 2)  (310 226)  (310 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 226)  (311 226)  routing T_6_14.sp4_h_l_2 <X> T_6_14.lc_trk_g0_7
 (24 2)  (312 226)  (312 226)  routing T_6_14.sp4_h_l_2 <X> T_6_14.lc_trk_g0_7
 (26 2)  (314 226)  (314 226)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (315 226)  (315 226)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (316 226)  (316 226)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 226)  (317 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 226)  (318 226)  routing T_6_14.lc_trk_g3_5 <X> T_6_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 226)  (320 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (322 226)  (322 226)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (324 226)  (324 226)  LC_1 Logic Functioning bit
 (37 2)  (325 226)  (325 226)  LC_1 Logic Functioning bit
 (38 2)  (326 226)  (326 226)  LC_1 Logic Functioning bit
 (39 2)  (327 226)  (327 226)  LC_1 Logic Functioning bit
 (41 2)  (329 226)  (329 226)  LC_1 Logic Functioning bit
 (42 2)  (330 226)  (330 226)  LC_1 Logic Functioning bit
 (43 2)  (331 226)  (331 226)  LC_1 Logic Functioning bit
 (50 2)  (338 226)  (338 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (288 227)  (288 227)  routing T_6_14.glb_netwk_3 <X> T_6_14.wire_logic_cluster/lc_7/clk
 (18 3)  (306 227)  (306 227)  routing T_6_14.bnr_op_5 <X> T_6_14.lc_trk_g0_5
 (27 3)  (315 227)  (315 227)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 227)  (316 227)  routing T_6_14.lc_trk_g3_4 <X> T_6_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 227)  (317 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 227)  (319 227)  routing T_6_14.lc_trk_g1_3 <X> T_6_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (324 227)  (324 227)  LC_1 Logic Functioning bit
 (37 3)  (325 227)  (325 227)  LC_1 Logic Functioning bit
 (38 3)  (326 227)  (326 227)  LC_1 Logic Functioning bit
 (39 3)  (327 227)  (327 227)  LC_1 Logic Functioning bit
 (40 3)  (328 227)  (328 227)  LC_1 Logic Functioning bit
 (41 3)  (329 227)  (329 227)  LC_1 Logic Functioning bit
 (42 3)  (330 227)  (330 227)  LC_1 Logic Functioning bit
 (43 3)  (331 227)  (331 227)  LC_1 Logic Functioning bit
 (14 4)  (302 228)  (302 228)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g1_0
 (17 4)  (305 228)  (305 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (306 228)  (306 228)  routing T_6_14.bnr_op_1 <X> T_6_14.lc_trk_g1_1
 (22 4)  (310 228)  (310 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (312 228)  (312 228)  routing T_6_14.bot_op_3 <X> T_6_14.lc_trk_g1_3
 (26 4)  (314 228)  (314 228)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 228)  (317 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 228)  (320 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 228)  (321 228)  routing T_6_14.lc_trk_g2_3 <X> T_6_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (326 228)  (326 228)  LC_2 Logic Functioning bit
 (50 4)  (338 228)  (338 228)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (302 229)  (302 229)  routing T_6_14.bnr_op_0 <X> T_6_14.lc_trk_g1_0
 (17 5)  (305 229)  (305 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (306 229)  (306 229)  routing T_6_14.bnr_op_1 <X> T_6_14.lc_trk_g1_1
 (28 5)  (316 229)  (316 229)  routing T_6_14.lc_trk_g2_4 <X> T_6_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 229)  (317 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 229)  (319 229)  routing T_6_14.lc_trk_g2_3 <X> T_6_14.wire_logic_cluster/lc_2/in_3
 (48 5)  (336 229)  (336 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (339 229)  (339 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (341 229)  (341 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (302 230)  (302 230)  routing T_6_14.bnr_op_4 <X> T_6_14.lc_trk_g1_4
 (21 6)  (309 230)  (309 230)  routing T_6_14.bnr_op_7 <X> T_6_14.lc_trk_g1_7
 (22 6)  (310 230)  (310 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (37 6)  (325 230)  (325 230)  LC_3 Logic Functioning bit
 (38 6)  (326 230)  (326 230)  LC_3 Logic Functioning bit
 (41 6)  (329 230)  (329 230)  LC_3 Logic Functioning bit
 (42 6)  (330 230)  (330 230)  LC_3 Logic Functioning bit
 (45 6)  (333 230)  (333 230)  LC_3 Logic Functioning bit
 (50 6)  (338 230)  (338 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (340 230)  (340 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (302 231)  (302 231)  routing T_6_14.bnr_op_4 <X> T_6_14.lc_trk_g1_4
 (17 7)  (305 231)  (305 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (309 231)  (309 231)  routing T_6_14.bnr_op_7 <X> T_6_14.lc_trk_g1_7
 (26 7)  (314 231)  (314 231)  routing T_6_14.lc_trk_g0_3 <X> T_6_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 231)  (317 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (36 7)  (324 231)  (324 231)  LC_3 Logic Functioning bit
 (39 7)  (327 231)  (327 231)  LC_3 Logic Functioning bit
 (40 7)  (328 231)  (328 231)  LC_3 Logic Functioning bit
 (43 7)  (331 231)  (331 231)  LC_3 Logic Functioning bit
 (21 8)  (309 232)  (309 232)  routing T_6_14.sp12_v_t_0 <X> T_6_14.lc_trk_g2_3
 (22 8)  (310 232)  (310 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (312 232)  (312 232)  routing T_6_14.sp12_v_t_0 <X> T_6_14.lc_trk_g2_3
 (27 8)  (315 232)  (315 232)  routing T_6_14.lc_trk_g1_0 <X> T_6_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 232)  (317 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (319 232)  (319 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (320 232)  (320 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 232)  (322 232)  routing T_6_14.lc_trk_g1_4 <X> T_6_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 232)  (324 232)  LC_4 Logic Functioning bit
 (37 8)  (325 232)  (325 232)  LC_4 Logic Functioning bit
 (38 8)  (326 232)  (326 232)  LC_4 Logic Functioning bit
 (39 8)  (327 232)  (327 232)  LC_4 Logic Functioning bit
 (41 8)  (329 232)  (329 232)  LC_4 Logic Functioning bit
 (42 8)  (330 232)  (330 232)  LC_4 Logic Functioning bit
 (43 8)  (331 232)  (331 232)  LC_4 Logic Functioning bit
 (21 9)  (309 233)  (309 233)  routing T_6_14.sp12_v_t_0 <X> T_6_14.lc_trk_g2_3
 (22 9)  (310 233)  (310 233)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (312 233)  (312 233)  routing T_6_14.tnr_op_2 <X> T_6_14.lc_trk_g2_2
 (26 9)  (314 233)  (314 233)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 233)  (316 233)  routing T_6_14.lc_trk_g2_2 <X> T_6_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 233)  (317 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (320 233)  (320 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 233)  (321 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.input_2_4
 (34 9)  (322 233)  (322 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.input_2_4
 (35 9)  (323 233)  (323 233)  routing T_6_14.lc_trk_g3_3 <X> T_6_14.input_2_4
 (36 9)  (324 233)  (324 233)  LC_4 Logic Functioning bit
 (37 9)  (325 233)  (325 233)  LC_4 Logic Functioning bit
 (38 9)  (326 233)  (326 233)  LC_4 Logic Functioning bit
 (39 9)  (327 233)  (327 233)  LC_4 Logic Functioning bit
 (40 9)  (328 233)  (328 233)  LC_4 Logic Functioning bit
 (41 9)  (329 233)  (329 233)  LC_4 Logic Functioning bit
 (42 9)  (330 233)  (330 233)  LC_4 Logic Functioning bit
 (43 9)  (331 233)  (331 233)  LC_4 Logic Functioning bit
 (17 10)  (305 234)  (305 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (314 234)  (314 234)  routing T_6_14.lc_trk_g2_5 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 234)  (315 234)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 234)  (317 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 234)  (318 234)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 234)  (320 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (323 234)  (323 234)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.input_2_5
 (36 10)  (324 234)  (324 234)  LC_5 Logic Functioning bit
 (37 10)  (325 234)  (325 234)  LC_5 Logic Functioning bit
 (38 10)  (326 234)  (326 234)  LC_5 Logic Functioning bit
 (39 10)  (327 234)  (327 234)  LC_5 Logic Functioning bit
 (41 10)  (329 234)  (329 234)  LC_5 Logic Functioning bit
 (42 10)  (330 234)  (330 234)  LC_5 Logic Functioning bit
 (43 10)  (331 234)  (331 234)  LC_5 Logic Functioning bit
 (15 11)  (303 235)  (303 235)  routing T_6_14.tnr_op_4 <X> T_6_14.lc_trk_g2_4
 (17 11)  (305 235)  (305 235)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (316 235)  (316 235)  routing T_6_14.lc_trk_g2_5 <X> T_6_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 235)  (317 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 235)  (318 235)  routing T_6_14.lc_trk_g1_7 <X> T_6_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 235)  (319 235)  routing T_6_14.lc_trk_g0_2 <X> T_6_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 235)  (320 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (323 235)  (323 235)  routing T_6_14.lc_trk_g0_7 <X> T_6_14.input_2_5
 (36 11)  (324 235)  (324 235)  LC_5 Logic Functioning bit
 (37 11)  (325 235)  (325 235)  LC_5 Logic Functioning bit
 (38 11)  (326 235)  (326 235)  LC_5 Logic Functioning bit
 (39 11)  (327 235)  (327 235)  LC_5 Logic Functioning bit
 (40 11)  (328 235)  (328 235)  LC_5 Logic Functioning bit
 (41 11)  (329 235)  (329 235)  LC_5 Logic Functioning bit
 (42 11)  (330 235)  (330 235)  LC_5 Logic Functioning bit
 (43 11)  (331 235)  (331 235)  LC_5 Logic Functioning bit
 (14 12)  (302 236)  (302 236)  routing T_6_14.rgt_op_0 <X> T_6_14.lc_trk_g3_0
 (21 12)  (309 236)  (309 236)  routing T_6_14.rgt_op_3 <X> T_6_14.lc_trk_g3_3
 (22 12)  (310 236)  (310 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 236)  (312 236)  routing T_6_14.rgt_op_3 <X> T_6_14.lc_trk_g3_3
 (15 13)  (303 237)  (303 237)  routing T_6_14.rgt_op_0 <X> T_6_14.lc_trk_g3_0
 (17 13)  (305 237)  (305 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (14 14)  (302 238)  (302 238)  routing T_6_14.wire_logic_cluster/lc_4/out <X> T_6_14.lc_trk_g3_4
 (17 14)  (305 238)  (305 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (306 238)  (306 238)  routing T_6_14.wire_logic_cluster/lc_5/out <X> T_6_14.lc_trk_g3_5
 (21 14)  (309 238)  (309 238)  routing T_6_14.rgt_op_7 <X> T_6_14.lc_trk_g3_7
 (22 14)  (310 238)  (310 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (312 238)  (312 238)  routing T_6_14.rgt_op_7 <X> T_6_14.lc_trk_g3_7
 (17 15)  (305 239)  (305 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_7_14

 (27 0)  (369 224)  (369 224)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 224)  (370 224)  routing T_7_14.lc_trk_g3_0 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 224)  (371 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 224)  (374 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 224)  (378 224)  LC_0 Logic Functioning bit
 (39 0)  (381 224)  (381 224)  LC_0 Logic Functioning bit
 (41 0)  (383 224)  (383 224)  LC_0 Logic Functioning bit
 (42 0)  (384 224)  (384 224)  LC_0 Logic Functioning bit
 (44 0)  (386 224)  (386 224)  LC_0 Logic Functioning bit
 (45 0)  (387 224)  (387 224)  LC_0 Logic Functioning bit
 (36 1)  (378 225)  (378 225)  LC_0 Logic Functioning bit
 (39 1)  (381 225)  (381 225)  LC_0 Logic Functioning bit
 (41 1)  (383 225)  (383 225)  LC_0 Logic Functioning bit
 (42 1)  (384 225)  (384 225)  LC_0 Logic Functioning bit
 (49 1)  (391 225)  (391 225)  Carry_In_Mux bit 

 (0 2)  (342 226)  (342 226)  routing T_7_14.glb_netwk_3 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (344 226)  (344 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (369 226)  (369 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 226)  (370 226)  routing T_7_14.lc_trk_g3_1 <X> T_7_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 226)  (371 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 226)  (374 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 226)  (378 226)  LC_1 Logic Functioning bit
 (39 2)  (381 226)  (381 226)  LC_1 Logic Functioning bit
 (41 2)  (383 226)  (383 226)  LC_1 Logic Functioning bit
 (42 2)  (384 226)  (384 226)  LC_1 Logic Functioning bit
 (44 2)  (386 226)  (386 226)  LC_1 Logic Functioning bit
 (45 2)  (387 226)  (387 226)  LC_1 Logic Functioning bit
 (0 3)  (342 227)  (342 227)  routing T_7_14.glb_netwk_3 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (36 3)  (378 227)  (378 227)  LC_1 Logic Functioning bit
 (39 3)  (381 227)  (381 227)  LC_1 Logic Functioning bit
 (41 3)  (383 227)  (383 227)  LC_1 Logic Functioning bit
 (42 3)  (384 227)  (384 227)  LC_1 Logic Functioning bit
 (3 4)  (345 228)  (345 228)  routing T_7_14.sp12_v_t_23 <X> T_7_14.sp12_h_r_0
 (21 4)  (363 228)  (363 228)  routing T_7_14.wire_logic_cluster/lc_3/out <X> T_7_14.lc_trk_g1_3
 (22 4)  (364 228)  (364 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 228)  (367 228)  routing T_7_14.wire_logic_cluster/lc_2/out <X> T_7_14.lc_trk_g1_2
 (27 4)  (369 228)  (369 228)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 228)  (371 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 228)  (374 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 228)  (378 228)  LC_2 Logic Functioning bit
 (39 4)  (381 228)  (381 228)  LC_2 Logic Functioning bit
 (41 4)  (383 228)  (383 228)  LC_2 Logic Functioning bit
 (42 4)  (384 228)  (384 228)  LC_2 Logic Functioning bit
 (44 4)  (386 228)  (386 228)  LC_2 Logic Functioning bit
 (45 4)  (387 228)  (387 228)  LC_2 Logic Functioning bit
 (22 5)  (364 229)  (364 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (372 229)  (372 229)  routing T_7_14.lc_trk_g1_2 <X> T_7_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 229)  (378 229)  LC_2 Logic Functioning bit
 (39 5)  (381 229)  (381 229)  LC_2 Logic Functioning bit
 (41 5)  (383 229)  (383 229)  LC_2 Logic Functioning bit
 (42 5)  (384 229)  (384 229)  LC_2 Logic Functioning bit
 (17 6)  (359 230)  (359 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 230)  (360 230)  routing T_7_14.wire_logic_cluster/lc_5/out <X> T_7_14.lc_trk_g1_5
 (25 6)  (367 230)  (367 230)  routing T_7_14.wire_logic_cluster/lc_6/out <X> T_7_14.lc_trk_g1_6
 (27 6)  (369 230)  (369 230)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 230)  (371 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 230)  (374 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 230)  (378 230)  LC_3 Logic Functioning bit
 (39 6)  (381 230)  (381 230)  LC_3 Logic Functioning bit
 (41 6)  (383 230)  (383 230)  LC_3 Logic Functioning bit
 (42 6)  (384 230)  (384 230)  LC_3 Logic Functioning bit
 (44 6)  (386 230)  (386 230)  LC_3 Logic Functioning bit
 (45 6)  (387 230)  (387 230)  LC_3 Logic Functioning bit
 (22 7)  (364 231)  (364 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (372 231)  (372 231)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 231)  (378 231)  LC_3 Logic Functioning bit
 (39 7)  (381 231)  (381 231)  LC_3 Logic Functioning bit
 (41 7)  (383 231)  (383 231)  LC_3 Logic Functioning bit
 (42 7)  (384 231)  (384 231)  LC_3 Logic Functioning bit
 (27 8)  (369 232)  (369 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 232)  (370 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 232)  (371 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 232)  (372 232)  routing T_7_14.lc_trk_g3_4 <X> T_7_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 232)  (374 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (378 232)  (378 232)  LC_4 Logic Functioning bit
 (39 8)  (381 232)  (381 232)  LC_4 Logic Functioning bit
 (41 8)  (383 232)  (383 232)  LC_4 Logic Functioning bit
 (42 8)  (384 232)  (384 232)  LC_4 Logic Functioning bit
 (44 8)  (386 232)  (386 232)  LC_4 Logic Functioning bit
 (45 8)  (387 232)  (387 232)  LC_4 Logic Functioning bit
 (36 9)  (378 233)  (378 233)  LC_4 Logic Functioning bit
 (39 9)  (381 233)  (381 233)  LC_4 Logic Functioning bit
 (41 9)  (383 233)  (383 233)  LC_4 Logic Functioning bit
 (42 9)  (384 233)  (384 233)  LC_4 Logic Functioning bit
 (46 9)  (388 233)  (388 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (369 234)  (369 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 234)  (371 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 234)  (372 234)  routing T_7_14.lc_trk_g1_5 <X> T_7_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 234)  (374 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 234)  (378 234)  LC_5 Logic Functioning bit
 (39 10)  (381 234)  (381 234)  LC_5 Logic Functioning bit
 (41 10)  (383 234)  (383 234)  LC_5 Logic Functioning bit
 (42 10)  (384 234)  (384 234)  LC_5 Logic Functioning bit
 (44 10)  (386 234)  (386 234)  LC_5 Logic Functioning bit
 (45 10)  (387 234)  (387 234)  LC_5 Logic Functioning bit
 (46 10)  (388 234)  (388 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (378 235)  (378 235)  LC_5 Logic Functioning bit
 (39 11)  (381 235)  (381 235)  LC_5 Logic Functioning bit
 (41 11)  (383 235)  (383 235)  LC_5 Logic Functioning bit
 (42 11)  (384 235)  (384 235)  LC_5 Logic Functioning bit
 (14 12)  (356 236)  (356 236)  routing T_7_14.wire_logic_cluster/lc_0/out <X> T_7_14.lc_trk_g3_0
 (17 12)  (359 236)  (359 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 236)  (360 236)  routing T_7_14.wire_logic_cluster/lc_1/out <X> T_7_14.lc_trk_g3_1
 (27 12)  (369 236)  (369 236)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 236)  (371 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 236)  (372 236)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 236)  (374 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 236)  (378 236)  LC_6 Logic Functioning bit
 (39 12)  (381 236)  (381 236)  LC_6 Logic Functioning bit
 (41 12)  (383 236)  (383 236)  LC_6 Logic Functioning bit
 (42 12)  (384 236)  (384 236)  LC_6 Logic Functioning bit
 (44 12)  (386 236)  (386 236)  LC_6 Logic Functioning bit
 (45 12)  (387 236)  (387 236)  LC_6 Logic Functioning bit
 (17 13)  (359 237)  (359 237)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (372 237)  (372 237)  routing T_7_14.lc_trk_g1_6 <X> T_7_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 237)  (378 237)  LC_6 Logic Functioning bit
 (39 13)  (381 237)  (381 237)  LC_6 Logic Functioning bit
 (41 13)  (383 237)  (383 237)  LC_6 Logic Functioning bit
 (42 13)  (384 237)  (384 237)  LC_6 Logic Functioning bit
 (0 14)  (342 238)  (342 238)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 238)  (343 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 238)  (356 238)  routing T_7_14.wire_logic_cluster/lc_4/out <X> T_7_14.lc_trk_g3_4
 (16 14)  (358 238)  (358 238)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g3_5
 (17 14)  (359 238)  (359 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (360 238)  (360 238)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g3_5
 (21 14)  (363 238)  (363 238)  routing T_7_14.wire_logic_cluster/lc_7/out <X> T_7_14.lc_trk_g3_7
 (22 14)  (364 238)  (364 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (369 238)  (369 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 238)  (370 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 238)  (371 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 238)  (372 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 238)  (374 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 238)  (378 238)  LC_7 Logic Functioning bit
 (39 14)  (381 238)  (381 238)  LC_7 Logic Functioning bit
 (41 14)  (383 238)  (383 238)  LC_7 Logic Functioning bit
 (42 14)  (384 238)  (384 238)  LC_7 Logic Functioning bit
 (44 14)  (386 238)  (386 238)  LC_7 Logic Functioning bit
 (45 14)  (387 238)  (387 238)  LC_7 Logic Functioning bit
 (0 15)  (342 239)  (342 239)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (343 239)  (343 239)  routing T_7_14.lc_trk_g3_5 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (359 239)  (359 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (360 239)  (360 239)  routing T_7_14.sp4_v_b_37 <X> T_7_14.lc_trk_g3_5
 (30 15)  (372 239)  (372 239)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 239)  (378 239)  LC_7 Logic Functioning bit
 (39 15)  (381 239)  (381 239)  LC_7 Logic Functioning bit
 (41 15)  (383 239)  (383 239)  LC_7 Logic Functioning bit
 (42 15)  (384 239)  (384 239)  LC_7 Logic Functioning bit


RAM_Tile_8_14

 (0 0)  (396 224)  (396 224)  Negative Clock bit

 (8 0)  (404 224)  (404 224)  routing T_8_14.sp4_v_b_7 <X> T_8_14.sp4_h_r_1
 (9 0)  (405 224)  (405 224)  routing T_8_14.sp4_v_b_7 <X> T_8_14.sp4_h_r_1
 (10 0)  (406 224)  (406 224)  routing T_8_14.sp4_v_b_7 <X> T_8_14.sp4_h_r_1
 (7 1)  (403 225)  (403 225)  Ram config bit: MEMT_bram_cbit_0

 (26 1)  (422 225)  (422 225)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_0
 (28 1)  (424 225)  (424 225)  routing T_8_14.lc_trk_g2_2 <X> T_8_14.input0_0
 (29 1)  (425 225)  (425 225)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g2_2 input0_0
 (0 2)  (396 226)  (396 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (1 2)  (397 226)  (397 226)  routing T_8_14.glb_netwk_6 <X> T_8_14.wire_bram/ram/WCLK
 (2 2)  (398 226)  (398 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (14 2)  (410 226)  (410 226)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g0_4
 (27 2)  (423 226)  (423 226)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WDATA_6
 (28 2)  (424 226)  (424 226)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WDATA_6
 (29 2)  (425 226)  (425 226)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_6
 (30 2)  (426 226)  (426 226)  routing T_8_14.lc_trk_g3_5 <X> T_8_14.wire_bram/ram/WDATA_6
 (37 2)  (433 226)  (433 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (7 3)  (403 227)  (403 227)  Ram config bit: MEMT_bram_cbit_2

 (15 3)  (411 227)  (411 227)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g0_4
 (16 3)  (412 227)  (412 227)  routing T_8_14.sp4_h_r_12 <X> T_8_14.lc_trk_g0_4
 (17 3)  (413 227)  (413 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_12 lc_trk_g0_4
 (26 3)  (422 227)  (422 227)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_1
 (27 3)  (423 227)  (423 227)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_1
 (28 3)  (424 227)  (424 227)  routing T_8_14.lc_trk_g3_2 <X> T_8_14.input0_1
 (29 3)  (425 227)  (425 227)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_2 input0_1
 (7 4)  (403 228)  (403 228)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (21 4)  (417 228)  (417 228)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g1_3
 (22 4)  (418 228)  (418 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (419 228)  (419 228)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g1_3
 (21 5)  (417 229)  (417 229)  routing T_8_14.sp4_v_b_11 <X> T_8_14.lc_trk_g1_3
 (22 5)  (418 229)  (418 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (419 229)  (419 229)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g1_2
 (24 5)  (420 229)  (420 229)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g1_2
 (25 5)  (421 229)  (421 229)  routing T_8_14.sp4_h_r_2 <X> T_8_14.lc_trk_g1_2
 (28 5)  (424 229)  (424 229)  routing T_8_14.lc_trk_g2_0 <X> T_8_14.input0_2
 (29 5)  (425 229)  (425 229)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (7 6)  (403 230)  (403 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (15 6)  (411 230)  (411 230)  routing T_8_14.sp4_v_t_8 <X> T_8_14.lc_trk_g1_5
 (16 6)  (412 230)  (412 230)  routing T_8_14.sp4_v_t_8 <X> T_8_14.lc_trk_g1_5
 (17 6)  (413 230)  (413 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (27 6)  (423 230)  (423 230)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WDATA_4
 (29 6)  (425 230)  (425 230)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_4
 (30 6)  (426 230)  (426 230)  routing T_8_14.lc_trk_g1_5 <X> T_8_14.wire_bram/ram/WDATA_4
 (38 6)  (434 230)  (434 230)  Enable bit of Mux _out_links/OutMux2_3 => wire_bram/ram/RDATA_4 sp4_v_b_38
 (26 7)  (422 231)  (422 231)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.input0_3
 (27 7)  (423 231)  (423 231)  routing T_8_14.lc_trk_g1_2 <X> T_8_14.input0_3
 (29 7)  (425 231)  (425 231)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g1_2 input0_3
 (15 9)  (411 233)  (411 233)  routing T_8_14.sp4_v_b_40 <X> T_8_14.lc_trk_g2_0
 (16 9)  (412 233)  (412 233)  routing T_8_14.sp4_v_b_40 <X> T_8_14.lc_trk_g2_0
 (17 9)  (413 233)  (413 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (22 9)  (418 233)  (418 233)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (419 233)  (419 233)  routing T_8_14.sp12_v_t_9 <X> T_8_14.lc_trk_g2_2
 (26 9)  (422 233)  (422 233)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input0_4
 (27 9)  (423 233)  (423 233)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.input0_4
 (29 9)  (425 233)  (425 233)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_3 input0_4
 (22 10)  (418 234)  (418 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (419 234)  (419 234)  routing T_8_14.sp12_v_t_12 <X> T_8_14.lc_trk_g2_7
 (27 10)  (423 234)  (423 234)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_bram/ram/WDATA_2
 (28 10)  (424 234)  (424 234)  routing T_8_14.lc_trk_g3_1 <X> T_8_14.wire_bram/ram/WDATA_2
 (29 10)  (425 234)  (425 234)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_1 wire_bram/ram/WDATA_2
 (40 10)  (436 234)  (436 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_bram/ram/RDATA_2 sp4_r_v_b_27
 (14 11)  (410 235)  (410 235)  routing T_8_14.sp4_r_v_b_36 <X> T_8_14.lc_trk_g2_4
 (17 11)  (413 235)  (413 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 235)  (418 235)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (419 235)  (419 235)  routing T_8_14.sp12_v_b_14 <X> T_8_14.lc_trk_g2_6
 (27 11)  (423 235)  (423 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input0_5
 (28 11)  (424 235)  (424 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.input0_5
 (29 11)  (425 235)  (425 235)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (15 12)  (411 236)  (411 236)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g3_1
 (16 12)  (412 236)  (412 236)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g3_1
 (17 12)  (413 236)  (413 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_20 lc_trk_g3_1
 (18 12)  (414 236)  (414 236)  routing T_8_14.sp4_h_l_20 <X> T_8_14.lc_trk_g3_1
 (25 12)  (421 236)  (421 236)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g3_2
 (26 12)  (422 236)  (422 236)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (14 13)  (410 237)  (410 237)  routing T_8_14.sp12_v_b_16 <X> T_8_14.lc_trk_g3_0
 (16 13)  (412 237)  (412 237)  routing T_8_14.sp12_v_b_16 <X> T_8_14.lc_trk_g3_0
 (17 13)  (413 237)  (413 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (418 237)  (418 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (419 237)  (419 237)  routing T_8_14.sp4_v_b_26 <X> T_8_14.lc_trk_g3_2
 (26 13)  (422 237)  (422 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (28 13)  (424 237)  (424 237)  routing T_8_14.lc_trk_g2_6 <X> T_8_14.input0_6
 (29 13)  (425 237)  (425 237)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (1 14)  (397 238)  (397 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (15 14)  (411 238)  (411 238)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g3_5
 (16 14)  (412 238)  (412 238)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g3_5
 (17 14)  (413 238)  (413 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (414 238)  (414 238)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g3_5
 (26 14)  (422 238)  (422 238)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (28 14)  (424 238)  (424 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WDATA_0
 (29 14)  (425 238)  (425 238)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_4 wire_bram/ram/WDATA_0
 (30 14)  (426 238)  (426 238)  routing T_8_14.lc_trk_g2_4 <X> T_8_14.wire_bram/ram/WDATA_0
 (35 14)  (431 238)  (431 238)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input2_7
 (1 15)  (397 239)  (397 239)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_bram/ram/WE
 (14 15)  (410 239)  (410 239)  routing T_8_14.sp12_v_t_19 <X> T_8_14.lc_trk_g3_4
 (16 15)  (412 239)  (412 239)  routing T_8_14.sp12_v_t_19 <X> T_8_14.lc_trk_g3_4
 (17 15)  (413 239)  (413 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_19 lc_trk_g3_4
 (18 15)  (414 239)  (414 239)  routing T_8_14.sp4_h_r_45 <X> T_8_14.lc_trk_g3_5
 (27 15)  (423 239)  (423 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (28 15)  (424 239)  (424 239)  routing T_8_14.lc_trk_g3_4 <X> T_8_14.input0_7
 (29 15)  (425 239)  (425 239)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (428 239)  (428 239)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g2_7 input2_7
 (33 15)  (429 239)  (429 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input2_7
 (35 15)  (431 239)  (431 239)  routing T_8_14.lc_trk_g2_7 <X> T_8_14.input2_7
 (41 15)  (437 239)  (437 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_bram/ram/RDATA_0 sp4_r_v_b_15


LogicTile_9_14

 (26 0)  (464 224)  (464 224)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 224)  (467 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 224)  (468 224)  routing T_9_14.lc_trk_g0_5 <X> T_9_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 224)  (469 224)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 224)  (470 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 224)  (472 224)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 224)  (474 224)  LC_0 Logic Functioning bit
 (38 0)  (476 224)  (476 224)  LC_0 Logic Functioning bit
 (41 0)  (479 224)  (479 224)  LC_0 Logic Functioning bit
 (43 0)  (481 224)  (481 224)  LC_0 Logic Functioning bit
 (45 0)  (483 224)  (483 224)  LC_0 Logic Functioning bit
 (46 0)  (484 224)  (484 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (17 1)  (455 225)  (455 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (464 225)  (464 225)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 225)  (466 225)  routing T_9_14.lc_trk_g2_6 <X> T_9_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 225)  (467 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 225)  (469 225)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (475 225)  (475 225)  LC_0 Logic Functioning bit
 (39 1)  (477 225)  (477 225)  LC_0 Logic Functioning bit
 (41 1)  (479 225)  (479 225)  LC_0 Logic Functioning bit
 (43 1)  (481 225)  (481 225)  LC_0 Logic Functioning bit
 (0 2)  (438 226)  (438 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (1 2)  (439 226)  (439 226)  routing T_9_14.glb_netwk_6 <X> T_9_14.wire_logic_cluster/lc_7/clk
 (2 2)  (440 226)  (440 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (453 226)  (453 226)  routing T_9_14.bot_op_5 <X> T_9_14.lc_trk_g0_5
 (17 2)  (455 226)  (455 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (464 226)  (464 226)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 226)  (467 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 226)  (469 226)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 226)  (470 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 226)  (474 226)  LC_1 Logic Functioning bit
 (37 2)  (475 226)  (475 226)  LC_1 Logic Functioning bit
 (38 2)  (476 226)  (476 226)  LC_1 Logic Functioning bit
 (39 2)  (477 226)  (477 226)  LC_1 Logic Functioning bit
 (41 2)  (479 226)  (479 226)  LC_1 Logic Functioning bit
 (43 2)  (481 226)  (481 226)  LC_1 Logic Functioning bit
 (45 2)  (483 226)  (483 226)  LC_1 Logic Functioning bit
 (47 2)  (485 226)  (485 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (453 227)  (453 227)  routing T_9_14.bot_op_4 <X> T_9_14.lc_trk_g0_4
 (17 3)  (455 227)  (455 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (460 227)  (460 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 227)  (462 227)  routing T_9_14.bot_op_6 <X> T_9_14.lc_trk_g0_6
 (26 3)  (464 227)  (464 227)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 227)  (465 227)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 227)  (467 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 227)  (469 227)  routing T_9_14.lc_trk_g0_6 <X> T_9_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 227)  (474 227)  LC_1 Logic Functioning bit
 (38 3)  (476 227)  (476 227)  LC_1 Logic Functioning bit
 (0 4)  (438 228)  (438 228)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (1 4)  (439 228)  (439 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (6 4)  (444 228)  (444 228)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_v_b_3
 (22 4)  (460 228)  (460 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 228)  (461 228)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (24 4)  (462 228)  (462 228)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (26 4)  (464 228)  (464 228)  routing T_9_14.lc_trk_g0_4 <X> T_9_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 228)  (465 228)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 228)  (467 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 228)  (468 228)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 228)  (469 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 228)  (470 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 228)  (471 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 228)  (472 228)  routing T_9_14.lc_trk_g3_4 <X> T_9_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 228)  (474 228)  LC_2 Logic Functioning bit
 (38 4)  (476 228)  (476 228)  LC_2 Logic Functioning bit
 (45 4)  (483 228)  (483 228)  LC_2 Logic Functioning bit
 (1 5)  (439 229)  (439 229)  routing T_9_14.lc_trk_g2_2 <X> T_9_14.wire_logic_cluster/lc_7/cen
 (5 5)  (443 229)  (443 229)  routing T_9_14.sp4_v_t_37 <X> T_9_14.sp4_v_b_3
 (21 5)  (459 229)  (459 229)  routing T_9_14.sp4_h_r_3 <X> T_9_14.lc_trk_g1_3
 (29 5)  (467 229)  (467 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 229)  (468 229)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (474 229)  (474 229)  LC_2 Logic Functioning bit
 (37 5)  (475 229)  (475 229)  LC_2 Logic Functioning bit
 (38 5)  (476 229)  (476 229)  LC_2 Logic Functioning bit
 (39 5)  (477 229)  (477 229)  LC_2 Logic Functioning bit
 (40 5)  (478 229)  (478 229)  LC_2 Logic Functioning bit
 (42 5)  (480 229)  (480 229)  LC_2 Logic Functioning bit
 (46 5)  (484 229)  (484 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 6)  (455 230)  (455 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (456 230)  (456 230)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g1_5
 (26 6)  (464 230)  (464 230)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 230)  (465 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 230)  (466 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 230)  (467 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 230)  (468 230)  routing T_9_14.lc_trk_g3_5 <X> T_9_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 230)  (470 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 230)  (472 230)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 230)  (474 230)  LC_3 Logic Functioning bit
 (37 6)  (475 230)  (475 230)  LC_3 Logic Functioning bit
 (38 6)  (476 230)  (476 230)  LC_3 Logic Functioning bit
 (39 6)  (477 230)  (477 230)  LC_3 Logic Functioning bit
 (41 6)  (479 230)  (479 230)  LC_3 Logic Functioning bit
 (43 6)  (481 230)  (481 230)  LC_3 Logic Functioning bit
 (45 6)  (483 230)  (483 230)  LC_3 Logic Functioning bit
 (46 6)  (484 230)  (484 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (18 7)  (456 231)  (456 231)  routing T_9_14.bnr_op_5 <X> T_9_14.lc_trk_g1_5
 (22 7)  (460 231)  (460 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (464 231)  (464 231)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 231)  (465 231)  routing T_9_14.lc_trk_g1_6 <X> T_9_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 231)  (467 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 231)  (469 231)  routing T_9_14.lc_trk_g1_3 <X> T_9_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 231)  (474 231)  LC_3 Logic Functioning bit
 (38 7)  (476 231)  (476 231)  LC_3 Logic Functioning bit
 (22 9)  (460 233)  (460 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (463 233)  (463 233)  routing T_9_14.sp4_r_v_b_34 <X> T_9_14.lc_trk_g2_2
 (12 10)  (450 234)  (450 234)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (11 11)  (449 235)  (449 235)  routing T_9_14.sp4_v_t_45 <X> T_9_14.sp4_h_l_45
 (22 11)  (460 235)  (460 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (463 235)  (463 235)  routing T_9_14.sp4_r_v_b_38 <X> T_9_14.lc_trk_g2_6
 (1 14)  (439 238)  (439 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (455 238)  (455 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (438 239)  (438 239)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 239)  (439 239)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_7/s_r
 (14 15)  (452 239)  (452 239)  routing T_9_14.sp4_r_v_b_44 <X> T_9_14.lc_trk_g3_4
 (17 15)  (455 239)  (455 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_10_14

 (14 0)  (506 224)  (506 224)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (27 0)  (519 224)  (519 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 224)  (522 224)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 224)  (523 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (38 0)  (530 224)  (530 224)  LC_0 Logic Functioning bit
 (42 0)  (534 224)  (534 224)  LC_0 Logic Functioning bit
 (15 1)  (507 225)  (507 225)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (16 1)  (508 225)  (508 225)  routing T_10_14.sp4_h_r_8 <X> T_10_14.lc_trk_g0_0
 (17 1)  (509 225)  (509 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (19 1)  (511 225)  (511 225)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (22 1)  (514 225)  (514 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 225)  (516 225)  routing T_10_14.bot_op_2 <X> T_10_14.lc_trk_g0_2
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 225)  (520 225)  routing T_10_14.lc_trk_g2_2 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 225)  (522 225)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 225)  (526 225)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.input_2_0
 (35 1)  (527 225)  (527 225)  routing T_10_14.lc_trk_g1_7 <X> T_10_14.input_2_0
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (39 1)  (531 225)  (531 225)  LC_0 Logic Functioning bit
 (42 1)  (534 225)  (534 225)  LC_0 Logic Functioning bit
 (0 2)  (492 226)  (492 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (1 2)  (493 226)  (493 226)  routing T_10_14.glb_netwk_6 <X> T_10_14.wire_logic_cluster/lc_7/clk
 (2 2)  (494 226)  (494 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (32 2)  (524 226)  (524 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 226)  (526 226)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 226)  (528 226)  LC_1 Logic Functioning bit
 (38 2)  (530 226)  (530 226)  LC_1 Logic Functioning bit
 (42 2)  (534 226)  (534 226)  LC_1 Logic Functioning bit
 (43 2)  (535 226)  (535 226)  LC_1 Logic Functioning bit
 (45 2)  (537 226)  (537 226)  LC_1 Logic Functioning bit
 (50 2)  (542 226)  (542 226)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (500 227)  (500 227)  routing T_10_14.sp4_h_r_1 <X> T_10_14.sp4_v_t_36
 (9 3)  (501 227)  (501 227)  routing T_10_14.sp4_h_r_1 <X> T_10_14.sp4_v_t_36
 (18 3)  (510 227)  (510 227)  routing T_10_14.sp4_r_v_b_29 <X> T_10_14.lc_trk_g0_5
 (22 3)  (514 227)  (514 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (515 227)  (515 227)  routing T_10_14.sp12_h_r_14 <X> T_10_14.lc_trk_g0_6
 (27 3)  (519 227)  (519 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 227)  (520 227)  routing T_10_14.lc_trk_g3_0 <X> T_10_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 227)  (521 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 227)  (529 227)  LC_1 Logic Functioning bit
 (39 3)  (531 227)  (531 227)  LC_1 Logic Functioning bit
 (42 3)  (534 227)  (534 227)  LC_1 Logic Functioning bit
 (43 3)  (535 227)  (535 227)  LC_1 Logic Functioning bit
 (1 4)  (493 228)  (493 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (507 228)  (507 228)  routing T_10_14.sp4_h_r_1 <X> T_10_14.lc_trk_g1_1
 (16 4)  (508 228)  (508 228)  routing T_10_14.sp4_h_r_1 <X> T_10_14.lc_trk_g1_1
 (17 4)  (509 228)  (509 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (1 5)  (493 229)  (493 229)  routing T_10_14.lc_trk_g0_2 <X> T_10_14.wire_logic_cluster/lc_7/cen
 (18 5)  (510 229)  (510 229)  routing T_10_14.sp4_h_r_1 <X> T_10_14.lc_trk_g1_1
 (22 6)  (514 230)  (514 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (515 230)  (515 230)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g1_7
 (24 6)  (516 230)  (516 230)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g1_7
 (26 6)  (518 230)  (518 230)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 230)  (520 230)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 230)  (521 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 230)  (522 230)  routing T_10_14.lc_trk_g2_4 <X> T_10_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 230)  (524 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 230)  (526 230)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 230)  (528 230)  LC_3 Logic Functioning bit
 (38 6)  (530 230)  (530 230)  LC_3 Logic Functioning bit
 (41 6)  (533 230)  (533 230)  LC_3 Logic Functioning bit
 (43 6)  (535 230)  (535 230)  LC_3 Logic Functioning bit
 (45 6)  (537 230)  (537 230)  LC_3 Logic Functioning bit
 (15 7)  (507 231)  (507 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (16 7)  (508 231)  (508 231)  routing T_10_14.sp4_v_t_9 <X> T_10_14.lc_trk_g1_4
 (17 7)  (509 231)  (509 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (513 231)  (513 231)  routing T_10_14.sp4_h_r_7 <X> T_10_14.lc_trk_g1_7
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (515 231)  (515 231)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.sp4_v_b_22 <X> T_10_14.lc_trk_g1_6
 (29 7)  (521 231)  (521 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 231)  (529 231)  LC_3 Logic Functioning bit
 (39 7)  (531 231)  (531 231)  LC_3 Logic Functioning bit
 (41 7)  (533 231)  (533 231)  LC_3 Logic Functioning bit
 (43 7)  (535 231)  (535 231)  LC_3 Logic Functioning bit
 (47 7)  (539 231)  (539 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (3 8)  (495 232)  (495 232)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1
 (6 8)  (498 232)  (498 232)  routing T_10_14.sp4_h_r_1 <X> T_10_14.sp4_v_b_6
 (9 8)  (501 232)  (501 232)  routing T_10_14.sp4_v_t_42 <X> T_10_14.sp4_h_r_7
 (25 8)  (517 232)  (517 232)  routing T_10_14.sp4_v_b_26 <X> T_10_14.lc_trk_g2_2
 (26 8)  (518 232)  (518 232)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 232)  (519 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 232)  (521 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 232)  (522 232)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 232)  (523 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 232)  (524 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 232)  (526 232)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 232)  (528 232)  LC_4 Logic Functioning bit
 (38 8)  (530 232)  (530 232)  LC_4 Logic Functioning bit
 (42 8)  (534 232)  (534 232)  LC_4 Logic Functioning bit
 (3 9)  (495 233)  (495 233)  routing T_10_14.sp12_h_r_1 <X> T_10_14.sp12_v_b_1
 (13 9)  (505 233)  (505 233)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_r_8
 (22 9)  (514 233)  (514 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (515 233)  (515 233)  routing T_10_14.sp4_v_b_26 <X> T_10_14.lc_trk_g2_2
 (26 9)  (518 233)  (518 233)  routing T_10_14.lc_trk_g0_6 <X> T_10_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 233)  (521 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 233)  (522 233)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (524 233)  (524 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (529 233)  (529 233)  LC_4 Logic Functioning bit
 (39 9)  (531 233)  (531 233)  LC_4 Logic Functioning bit
 (42 9)  (534 233)  (534 233)  LC_4 Logic Functioning bit
 (26 10)  (518 234)  (518 234)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 234)  (524 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 234)  (526 234)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 234)  (528 234)  LC_5 Logic Functioning bit
 (38 10)  (530 234)  (530 234)  LC_5 Logic Functioning bit
 (42 10)  (534 234)  (534 234)  LC_5 Logic Functioning bit
 (43 10)  (535 234)  (535 234)  LC_5 Logic Functioning bit
 (45 10)  (537 234)  (537 234)  LC_5 Logic Functioning bit
 (50 10)  (542 234)  (542 234)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (509 235)  (509 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (514 235)  (514 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 235)  (517 235)  routing T_10_14.sp4_r_v_b_38 <X> T_10_14.lc_trk_g2_6
 (27 11)  (519 235)  (519 235)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 235)  (520 235)  routing T_10_14.lc_trk_g3_4 <X> T_10_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 235)  (521 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 235)  (529 235)  LC_5 Logic Functioning bit
 (39 11)  (531 235)  (531 235)  LC_5 Logic Functioning bit
 (42 11)  (534 235)  (534 235)  LC_5 Logic Functioning bit
 (43 11)  (535 235)  (535 235)  LC_5 Logic Functioning bit
 (46 11)  (538 235)  (538 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (506 236)  (506 236)  routing T_10_14.sp4_v_b_24 <X> T_10_14.lc_trk_g3_0
 (15 12)  (507 236)  (507 236)  routing T_10_14.sp4_h_r_25 <X> T_10_14.lc_trk_g3_1
 (16 12)  (508 236)  (508 236)  routing T_10_14.sp4_h_r_25 <X> T_10_14.lc_trk_g3_1
 (17 12)  (509 236)  (509 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (513 236)  (513 236)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g3_3
 (22 12)  (514 236)  (514 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 236)  (515 236)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g3_3
 (24 12)  (516 236)  (516 236)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g3_3
 (27 12)  (519 236)  (519 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 236)  (521 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 236)  (522 236)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 236)  (523 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 236)  (524 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 236)  (526 236)  routing T_10_14.lc_trk_g1_4 <X> T_10_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 236)  (528 236)  LC_6 Logic Functioning bit
 (38 12)  (530 236)  (530 236)  LC_6 Logic Functioning bit
 (42 12)  (534 236)  (534 236)  LC_6 Logic Functioning bit
 (16 13)  (508 237)  (508 237)  routing T_10_14.sp4_v_b_24 <X> T_10_14.lc_trk_g3_0
 (17 13)  (509 237)  (509 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (510 237)  (510 237)  routing T_10_14.sp4_h_r_25 <X> T_10_14.lc_trk_g3_1
 (21 13)  (513 237)  (513 237)  routing T_10_14.sp4_h_r_43 <X> T_10_14.lc_trk_g3_3
 (27 13)  (519 237)  (519 237)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 237)  (520 237)  routing T_10_14.lc_trk_g3_1 <X> T_10_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 237)  (521 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 237)  (522 237)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 237)  (524 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (525 237)  (525 237)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_6
 (34 13)  (526 237)  (526 237)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_6
 (35 13)  (527 237)  (527 237)  routing T_10_14.lc_trk_g3_3 <X> T_10_14.input_2_6
 (37 13)  (529 237)  (529 237)  LC_6 Logic Functioning bit
 (39 13)  (531 237)  (531 237)  LC_6 Logic Functioning bit
 (42 13)  (534 237)  (534 237)  LC_6 Logic Functioning bit
 (0 14)  (492 238)  (492 238)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 238)  (493 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (497 238)  (497 238)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_l_44
 (14 14)  (506 238)  (506 238)  routing T_10_14.sp4_v_t_17 <X> T_10_14.lc_trk_g3_4
 (16 14)  (508 238)  (508 238)  routing T_10_14.sp12_v_b_21 <X> T_10_14.lc_trk_g3_5
 (17 14)  (509 238)  (509 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (28 14)  (520 238)  (520 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 238)  (521 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 238)  (522 238)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 238)  (524 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 238)  (526 238)  routing T_10_14.lc_trk_g1_1 <X> T_10_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 238)  (528 238)  LC_7 Logic Functioning bit
 (38 14)  (530 238)  (530 238)  LC_7 Logic Functioning bit
 (42 14)  (534 238)  (534 238)  LC_7 Logic Functioning bit
 (43 14)  (535 238)  (535 238)  LC_7 Logic Functioning bit
 (45 14)  (537 238)  (537 238)  LC_7 Logic Functioning bit
 (50 14)  (542 238)  (542 238)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (492 239)  (492 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 239)  (493 239)  routing T_10_14.lc_trk_g3_5 <X> T_10_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (496 239)  (496 239)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_l_44
 (6 15)  (498 239)  (498 239)  routing T_10_14.sp4_v_t_38 <X> T_10_14.sp4_h_l_44
 (16 15)  (508 239)  (508 239)  routing T_10_14.sp4_v_t_17 <X> T_10_14.lc_trk_g3_4
 (17 15)  (509 239)  (509 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (510 239)  (510 239)  routing T_10_14.sp12_v_b_21 <X> T_10_14.lc_trk_g3_5
 (30 15)  (522 239)  (522 239)  routing T_10_14.lc_trk_g2_6 <X> T_10_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 239)  (528 239)  LC_7 Logic Functioning bit
 (38 15)  (530 239)  (530 239)  LC_7 Logic Functioning bit
 (42 15)  (534 239)  (534 239)  LC_7 Logic Functioning bit
 (43 15)  (535 239)  (535 239)  LC_7 Logic Functioning bit
 (48 15)  (540 239)  (540 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_11_14

 (3 0)  (549 224)  (549 224)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0
 (17 0)  (563 224)  (563 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 224)  (564 224)  routing T_11_14.wire_logic_cluster/lc_1/out <X> T_11_14.lc_trk_g0_1
 (3 1)  (549 225)  (549 225)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_b_0
 (17 1)  (563 225)  (563 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (554 226)  (554 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (9 2)  (555 226)  (555 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (10 2)  (556 226)  (556 226)  routing T_11_14.sp4_v_t_42 <X> T_11_14.sp4_h_l_36
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 226)  (569 226)  routing T_11_14.sp12_h_l_12 <X> T_11_14.lc_trk_g0_7
 (26 2)  (572 226)  (572 226)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (10 3)  (556 227)  (556 227)  routing T_11_14.sp4_h_l_45 <X> T_11_14.sp4_v_t_36
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 227)  (569 227)  routing T_11_14.sp12_h_r_14 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g2_2 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (0 4)  (546 228)  (546 228)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (557 228)  (557 228)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_v_b_5
 (14 4)  (560 228)  (560 228)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (15 4)  (561 228)  (561 228)  routing T_11_14.lft_op_1 <X> T_11_14.lc_trk_g1_1
 (17 4)  (563 228)  (563 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 228)  (564 228)  routing T_11_14.lft_op_1 <X> T_11_14.lc_trk_g1_1
 (32 4)  (578 228)  (578 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 228)  (580 228)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 228)  (582 228)  LC_2 Logic Functioning bit
 (37 4)  (583 228)  (583 228)  LC_2 Logic Functioning bit
 (38 4)  (584 228)  (584 228)  LC_2 Logic Functioning bit
 (42 4)  (588 228)  (588 228)  LC_2 Logic Functioning bit
 (0 5)  (546 229)  (546 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (12 5)  (558 229)  (558 229)  routing T_11_14.sp4_v_t_39 <X> T_11_14.sp4_v_b_5
 (15 5)  (561 229)  (561 229)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (16 5)  (562 229)  (562 229)  routing T_11_14.sp4_h_r_8 <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (575 229)  (575 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (578 229)  (578 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (580 229)  (580 229)  routing T_11_14.lc_trk_g1_1 <X> T_11_14.input_2_2
 (36 5)  (582 229)  (582 229)  LC_2 Logic Functioning bit
 (37 5)  (583 229)  (583 229)  LC_2 Logic Functioning bit
 (39 5)  (585 229)  (585 229)  LC_2 Logic Functioning bit
 (43 5)  (589 229)  (589 229)  LC_2 Logic Functioning bit
 (3 6)  (549 230)  (549 230)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_t_23
 (14 6)  (560 230)  (560 230)  routing T_11_14.sp4_h_l_9 <X> T_11_14.lc_trk_g1_4
 (21 6)  (567 230)  (567 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (569 230)  (569 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (24 6)  (570 230)  (570 230)  routing T_11_14.sp4_h_l_2 <X> T_11_14.lc_trk_g1_7
 (25 6)  (571 230)  (571 230)  routing T_11_14.wire_logic_cluster/lc_6/out <X> T_11_14.lc_trk_g1_6
 (26 6)  (572 230)  (572 230)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 230)  (577 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (38 6)  (584 230)  (584 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (50 6)  (596 230)  (596 230)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (549 231)  (549 231)  routing T_11_14.sp12_h_r_0 <X> T_11_14.sp12_v_t_23
 (14 7)  (560 231)  (560 231)  routing T_11_14.sp4_h_l_9 <X> T_11_14.lc_trk_g1_4
 (15 7)  (561 231)  (561 231)  routing T_11_14.sp4_h_l_9 <X> T_11_14.lc_trk_g1_4
 (16 7)  (562 231)  (562 231)  routing T_11_14.sp4_h_l_9 <X> T_11_14.lc_trk_g1_4
 (17 7)  (563 231)  (563 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (568 231)  (568 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 231)  (573 231)  routing T_11_14.lc_trk_g1_6 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 231)  (577 231)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (26 8)  (572 232)  (572 232)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (573 232)  (573 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 232)  (575 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 232)  (576 232)  routing T_11_14.lc_trk_g1_4 <X> T_11_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 232)  (577 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 232)  (578 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 232)  (579 232)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 232)  (588 232)  LC_4 Logic Functioning bit
 (43 8)  (589 232)  (589 232)  LC_4 Logic Functioning bit
 (45 8)  (591 232)  (591 232)  LC_4 Logic Functioning bit
 (46 8)  (592 232)  (592 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (48 8)  (594 232)  (594 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (596 232)  (596 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 233)  (568 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 233)  (569 233)  routing T_11_14.sp4_v_b_42 <X> T_11_14.lc_trk_g2_2
 (24 9)  (570 233)  (570 233)  routing T_11_14.sp4_v_b_42 <X> T_11_14.lc_trk_g2_2
 (28 9)  (574 233)  (574 233)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 233)  (575 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 233)  (577 233)  routing T_11_14.lc_trk_g2_7 <X> T_11_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 233)  (582 233)  LC_4 Logic Functioning bit
 (38 9)  (584 233)  (584 233)  LC_4 Logic Functioning bit
 (42 9)  (588 233)  (588 233)  LC_4 Logic Functioning bit
 (43 9)  (589 233)  (589 233)  LC_4 Logic Functioning bit
 (5 10)  (551 234)  (551 234)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_h_l_43
 (11 10)  (557 234)  (557 234)  routing T_11_14.sp4_h_l_38 <X> T_11_14.sp4_v_t_45
 (22 10)  (568 234)  (568 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (572 234)  (572 234)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 234)  (575 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 234)  (577 234)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 234)  (578 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 234)  (582 234)  LC_5 Logic Functioning bit
 (38 10)  (584 234)  (584 234)  LC_5 Logic Functioning bit
 (4 11)  (550 235)  (550 235)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_h_l_43
 (6 11)  (552 235)  (552 235)  routing T_11_14.sp4_v_t_37 <X> T_11_14.sp4_h_l_43
 (17 11)  (563 235)  (563 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (572 235)  (572 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 235)  (573 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 235)  (574 235)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 235)  (575 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 235)  (577 235)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 235)  (582 235)  LC_5 Logic Functioning bit
 (37 11)  (583 235)  (583 235)  LC_5 Logic Functioning bit
 (38 11)  (584 235)  (584 235)  LC_5 Logic Functioning bit
 (39 11)  (585 235)  (585 235)  LC_5 Logic Functioning bit
 (40 11)  (586 235)  (586 235)  LC_5 Logic Functioning bit
 (42 11)  (588 235)  (588 235)  LC_5 Logic Functioning bit
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 236)  (569 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g3_3
 (26 12)  (572 236)  (572 236)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (575 236)  (575 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 236)  (578 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 236)  (579 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 236)  (580 236)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 236)  (582 236)  LC_6 Logic Functioning bit
 (37 12)  (583 236)  (583 236)  LC_6 Logic Functioning bit
 (38 12)  (584 236)  (584 236)  LC_6 Logic Functioning bit
 (39 12)  (585 236)  (585 236)  LC_6 Logic Functioning bit
 (43 12)  (589 236)  (589 236)  LC_6 Logic Functioning bit
 (50 12)  (596 236)  (596 236)  Cascade bit: LH_LC06_inmux02_5

 (19 13)  (565 237)  (565 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (568 237)  (568 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 237)  (571 237)  routing T_11_14.sp4_r_v_b_42 <X> T_11_14.lc_trk_g3_2
 (28 13)  (574 237)  (574 237)  routing T_11_14.lc_trk_g2_4 <X> T_11_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 237)  (575 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 237)  (577 237)  routing T_11_14.lc_trk_g3_2 <X> T_11_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 237)  (582 237)  LC_6 Logic Functioning bit
 (38 13)  (584 237)  (584 237)  LC_6 Logic Functioning bit
 (42 13)  (588 237)  (588 237)  LC_6 Logic Functioning bit
 (0 14)  (546 238)  (546 238)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 238)  (562 238)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g3_5
 (17 14)  (563 238)  (563 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (546 239)  (546 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 239)  (547 239)  routing T_11_14.lc_trk_g3_5 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 239)  (564 239)  routing T_11_14.sp12_v_b_21 <X> T_11_14.lc_trk_g3_5
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (41 0)  (641 224)  (641 224)  LC_0 Logic Functioning bit
 (43 0)  (643 224)  (643 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (46 0)  (646 224)  (646 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (44 1)  (644 225)  (644 225)  LC_0 Logic Functioning bit
 (45 1)  (645 225)  (645 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (12 2)  (612 226)  (612 226)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_h_l_39
 (25 2)  (625 226)  (625 226)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g0_6
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 226)  (633 226)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (2 3)  (602 227)  (602 227)  routing T_12_14.lc_trk_g2_0 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (11 3)  (611 227)  (611 227)  routing T_12_14.sp4_v_t_39 <X> T_12_14.sp4_h_l_39
 (15 3)  (615 227)  (615 227)  routing T_12_14.sp4_v_t_9 <X> T_12_14.lc_trk_g0_4
 (16 3)  (616 227)  (616 227)  routing T_12_14.sp4_v_t_9 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 227)  (624 227)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.sp12_h_l_5 <X> T_12_14.lc_trk_g0_6
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 227)  (636 227)  LC_1 Logic Functioning bit
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (46 3)  (646 227)  (646 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (4 4)  (604 228)  (604 228)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_v_b_3
 (8 5)  (608 229)  (608 229)  routing T_12_14.sp4_h_r_4 <X> T_12_14.sp4_v_b_4
 (10 7)  (610 231)  (610 231)  routing T_12_14.sp4_h_l_46 <X> T_12_14.sp4_v_t_41
 (21 8)  (621 232)  (621 232)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (623 232)  (623 232)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g2_3
 (14 9)  (614 233)  (614 233)  routing T_12_14.sp4_h_r_24 <X> T_12_14.lc_trk_g2_0
 (15 9)  (615 233)  (615 233)  routing T_12_14.sp4_h_r_24 <X> T_12_14.lc_trk_g2_0
 (16 9)  (616 233)  (616 233)  routing T_12_14.sp4_h_r_24 <X> T_12_14.lc_trk_g2_0
 (17 9)  (617 233)  (617 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (8 11)  (608 235)  (608 235)  routing T_12_14.sp4_h_r_1 <X> T_12_14.sp4_v_t_42
 (9 11)  (609 235)  (609 235)  routing T_12_14.sp4_h_r_1 <X> T_12_14.sp4_v_t_42
 (10 11)  (610 235)  (610 235)  routing T_12_14.sp4_h_r_1 <X> T_12_14.sp4_v_t_42
 (14 11)  (614 235)  (614 235)  routing T_12_14.sp4_r_v_b_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (5 12)  (605 236)  (605 236)  routing T_12_14.sp4_v_t_44 <X> T_12_14.sp4_h_r_9
 (11 12)  (611 236)  (611 236)  routing T_12_14.sp4_h_l_40 <X> T_12_14.sp4_v_b_11
 (13 12)  (613 236)  (613 236)  routing T_12_14.sp4_h_l_40 <X> T_12_14.sp4_v_b_11
 (10 13)  (610 237)  (610 237)  routing T_12_14.sp4_h_r_5 <X> T_12_14.sp4_v_b_10
 (12 13)  (612 237)  (612 237)  routing T_12_14.sp4_h_l_40 <X> T_12_14.sp4_v_b_11
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (600 238)  (600 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 238)  (615 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (600 239)  (600 239)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 239)  (601 239)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 239)  (618 239)  routing T_12_14.sp4_h_l_16 <X> T_12_14.lc_trk_g3_5


LogicTile_13_14

 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (41 0)  (695 224)  (695 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (47 1)  (701 225)  (701 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 226)  (688 226)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (41 2)  (695 226)  (695 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.sp4_r_v_b_30 <X> T_13_14.lc_trk_g0_6
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (38 3)  (692 227)  (692 227)  LC_1 Logic Functioning bit
 (51 3)  (705 227)  (705 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (665 228)  (665 228)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_b_5
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 228)  (677 228)  routing T_13_14.sp12_h_r_11 <X> T_13_14.lc_trk_g1_3
 (0 5)  (654 229)  (654 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (8 5)  (662 229)  (662 229)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_b_4
 (18 5)  (672 229)  (672 229)  routing T_13_14.sp4_r_v_b_25 <X> T_13_14.lc_trk_g1_1
 (5 6)  (659 230)  (659 230)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_h_l_38
 (14 6)  (668 230)  (668 230)  routing T_13_14.sp12_h_l_3 <X> T_13_14.lc_trk_g1_4
 (14 7)  (668 231)  (668 231)  routing T_13_14.sp12_h_l_3 <X> T_13_14.lc_trk_g1_4
 (15 7)  (669 231)  (669 231)  routing T_13_14.sp12_h_l_3 <X> T_13_14.lc_trk_g1_4
 (17 7)  (671 231)  (671 231)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (4 8)  (658 232)  (658 232)  routing T_13_14.sp4_h_l_37 <X> T_13_14.sp4_v_b_6
 (6 8)  (660 232)  (660 232)  routing T_13_14.sp4_h_l_37 <X> T_13_14.sp4_v_b_6
 (5 9)  (659 233)  (659 233)  routing T_13_14.sp4_h_l_37 <X> T_13_14.sp4_v_b_6
 (12 9)  (666 233)  (666 233)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_v_b_8
 (16 10)  (670 234)  (670 234)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 234)  (672 234)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g2_4
 (16 11)  (670 235)  (670 235)  routing T_13_14.sp4_h_l_17 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (672 235)  (672 235)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g2_5
 (19 12)  (673 236)  (673 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (8 13)  (662 237)  (662 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (9 13)  (663 237)  (663 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (10 13)  (664 237)  (664 237)  routing T_13_14.sp4_h_l_41 <X> T_13_14.sp4_v_b_10
 (19 13)  (673 237)  (673 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (654 238)  (654 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (655 239)  (655 239)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r


LogicTile_14_14

 (21 0)  (729 224)  (729 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (731 224)  (731 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (24 0)  (732 224)  (732 224)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (25 0)  (733 224)  (733 224)  routing T_14_14.sp12_h_r_2 <X> T_14_14.lc_trk_g0_2
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (10 1)  (718 225)  (718 225)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_v_b_1
 (21 1)  (729 225)  (729 225)  routing T_14_14.sp4_h_r_19 <X> T_14_14.lc_trk_g0_3
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.sp12_h_r_2 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp12_h_r_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (48 1)  (756 225)  (756 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 226)  (723 226)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (16 2)  (724 226)  (724 226)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (729 226)  (729 226)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g0_7
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (48 2)  (756 226)  (756 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (4 3)  (712 227)  (712 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_h_l_37
 (6 3)  (714 227)  (714 227)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_h_l_37
 (11 3)  (719 227)  (719 227)  routing T_14_14.sp4_h_r_2 <X> T_14_14.sp4_h_l_39
 (18 3)  (726 227)  (726 227)  routing T_14_14.sp4_h_r_5 <X> T_14_14.lc_trk_g0_5
 (21 3)  (729 227)  (729 227)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g0_7
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (52 4)  (760 228)  (760 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 229)  (735 229)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (6 6)  (714 230)  (714 230)  routing T_14_14.sp4_h_l_47 <X> T_14_14.sp4_v_t_38
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp12_h_r_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (45 6)  (753 230)  (753 230)  LC_3 Logic Functioning bit
 (11 7)  (719 231)  (719 231)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_h_l_40
 (13 7)  (721 231)  (721 231)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_h_l_40
 (21 7)  (729 231)  (729 231)  routing T_14_14.sp12_h_l_4 <X> T_14_14.lc_trk_g1_7
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (733 231)  (733 231)  routing T_14_14.sp4_r_v_b_30 <X> T_14_14.lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (38 7)  (746 231)  (746 231)  LC_3 Logic Functioning bit
 (39 7)  (747 231)  (747 231)  LC_3 Logic Functioning bit
 (41 7)  (749 231)  (749 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (48 7)  (756 231)  (756 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (716 232)  (716 232)  routing T_14_14.sp4_h_l_42 <X> T_14_14.sp4_h_r_7
 (25 8)  (733 232)  (733 232)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_r_v_b_32 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.rgt_op_2 <X> T_14_14.lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (2 10)  (710 234)  (710 234)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (21 10)  (729 234)  (729 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (731 234)  (731 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (24 10)  (732 234)  (732 234)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (25 10)  (733 234)  (733 234)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (45 10)  (753 234)  (753 234)  LC_5 Logic Functioning bit
 (21 11)  (729 235)  (729 235)  routing T_14_14.sp4_h_l_34 <X> T_14_14.lc_trk_g2_7
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 235)  (744 235)  LC_5 Logic Functioning bit
 (37 11)  (745 235)  (745 235)  LC_5 Logic Functioning bit
 (38 11)  (746 235)  (746 235)  LC_5 Logic Functioning bit
 (39 11)  (747 235)  (747 235)  LC_5 Logic Functioning bit
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (48 11)  (756 235)  (756 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (720 236)  (720 236)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (15 12)  (723 236)  (723 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (16 12)  (724 236)  (724 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.sp4_h_r_33 <X> T_14_14.lc_trk_g3_1
 (21 12)  (729 236)  (729 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (731 236)  (731 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.sp4_h_r_35 <X> T_14_14.lc_trk_g3_3
 (25 12)  (733 236)  (733 236)  routing T_14_14.sp4_v_b_26 <X> T_14_14.lc_trk_g3_2
 (26 12)  (734 236)  (734 236)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 236)  (738 236)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (39 12)  (747 236)  (747 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (45 12)  (753 236)  (753 236)  LC_6 Logic Functioning bit
 (48 12)  (756 236)  (756 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (11 13)  (719 237)  (719 237)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (13 13)  (721 237)  (721 237)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_h_r_11
 (14 13)  (722 237)  (722 237)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g3_0
 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_h_r_24 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (731 237)  (731 237)  routing T_14_14.sp4_v_b_26 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 237)  (738 237)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 237)  (739 237)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 237)  (744 237)  LC_6 Logic Functioning bit
 (38 13)  (746 237)  (746 237)  LC_6 Logic Functioning bit
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (733 238)  (733 238)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g3_6
 (26 14)  (734 238)  (734 238)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 238)  (735 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 238)  (736 238)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (38 14)  (746 238)  (746 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (51 14)  (759 238)  (759 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (708 239)  (708 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 239)  (712 239)  routing T_14_14.sp4_v_b_4 <X> T_14_14.sp4_h_l_44
 (11 15)  (719 239)  (719 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (13 15)  (721 239)  (721 239)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_46
 (14 15)  (722 239)  (722 239)  routing T_14_14.sp4_r_v_b_44 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_r_v_b_47 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_v_b_30 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit
 (39 15)  (747 239)  (747 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (8 0)  (770 224)  (770 224)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_h_r_1
 (10 0)  (772 224)  (772 224)  routing T_15_14.sp4_h_l_40 <X> T_15_14.sp4_h_r_1
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (52 0)  (814 224)  (814 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (3 1)  (765 225)  (765 225)  routing T_15_14.sp12_h_l_23 <X> T_15_14.sp12_v_b_0
 (10 1)  (772 225)  (772 225)  routing T_15_14.sp4_h_r_8 <X> T_15_14.sp4_v_b_1
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 225)  (787 225)  routing T_15_14.sp4_r_v_b_33 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 225)  (795 225)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (53 1)  (815 225)  (815 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 226)  (773 226)  routing T_15_14.sp4_v_b_6 <X> T_15_14.sp4_v_t_39
 (13 2)  (775 226)  (775 226)  routing T_15_14.sp4_v_b_6 <X> T_15_14.sp4_v_t_39
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (814 226)  (814 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (8 3)  (770 227)  (770 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36
 (9 3)  (771 227)  (771 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36
 (10 3)  (772 227)  (772 227)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_v_t_36
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (52 3)  (814 227)  (814 227)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (25 4)  (787 228)  (787 228)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 228)  (797 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 229)  (785 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.sp4_h_r_10 <X> T_15_14.lc_trk_g1_2
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (8 6)  (770 230)  (770 230)  routing T_15_14.sp4_h_r_4 <X> T_15_14.sp4_h_l_41
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.sp4_h_l_10 <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (785 230)  (785 230)  routing T_15_14.sp4_h_l_10 <X> T_15_14.lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.sp4_h_l_10 <X> T_15_14.lc_trk_g1_7
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (37 6)  (799 230)  (799 230)  LC_3 Logic Functioning bit
 (47 6)  (809 230)  (809 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_h_l_10 <X> T_15_14.lc_trk_g1_7
 (22 7)  (784 231)  (784 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (37 7)  (799 231)  (799 231)  LC_3 Logic Functioning bit
 (11 8)  (773 232)  (773 232)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_v_b_8
 (13 8)  (775 232)  (775 232)  routing T_15_14.sp4_v_t_37 <X> T_15_14.sp4_v_b_8
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (38 8)  (800 232)  (800 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 233)  (787 233)  routing T_15_14.sp4_r_v_b_34 <X> T_15_14.lc_trk_g2_2
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 233)  (792 233)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_4
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (53 9)  (815 233)  (815 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (777 234)  (777 234)  routing T_15_14.rgt_op_5 <X> T_15_14.lc_trk_g2_5
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.rgt_op_5 <X> T_15_14.lc_trk_g2_5
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 234)  (786 234)  routing T_15_14.tnr_op_7 <X> T_15_14.lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g2_6
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (776 235)  (776 235)  routing T_15_14.sp4_r_v_b_36 <X> T_15_14.lc_trk_g2_4
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (785 235)  (785 235)  routing T_15_14.sp4_v_b_30 <X> T_15_14.lc_trk_g2_6
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (4 12)  (766 236)  (766 236)  routing T_15_14.sp4_v_t_44 <X> T_15_14.sp4_v_b_9
 (11 12)  (773 236)  (773 236)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_v_b_11
 (13 12)  (775 236)  (775 236)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_v_b_11
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 236)  (789 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (38 12)  (800 236)  (800 236)  LC_6 Logic Functioning bit
 (41 12)  (803 236)  (803 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (46 12)  (808 236)  (808 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (4 13)  (766 237)  (766 237)  routing T_15_14.sp4_v_t_41 <X> T_15_14.sp4_h_r_9
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (39 13)  (801 237)  (801 237)  LC_6 Logic Functioning bit
 (41 13)  (803 237)  (803 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (0 14)  (762 238)  (762 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (771 238)  (771 238)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_h_l_47
 (10 14)  (772 238)  (772 238)  routing T_15_14.sp4_h_r_7 <X> T_15_14.sp4_h_l_47
 (15 14)  (777 238)  (777 238)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g3_5
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g3_5
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (37 14)  (799 238)  (799 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (39 14)  (801 238)  (801 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (51 14)  (813 238)  (813 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 239)  (762 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 239)  (763 239)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_h_r_45 <X> T_15_14.lc_trk_g3_5
 (26 15)  (788 239)  (788 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_6 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit
 (38 15)  (800 239)  (800 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (15 0)  (831 224)  (831 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (16 0)  (832 224)  (832 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (17 0)  (833 224)  (833 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (834 224)  (834 224)  routing T_16_14.sp4_h_r_9 <X> T_16_14.lc_trk_g0_1
 (26 0)  (842 224)  (842 224)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 224)  (849 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (41 0)  (857 224)  (857 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (48 0)  (864 224)  (864 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (8 1)  (824 225)  (824 225)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_b_1
 (11 1)  (827 225)  (827 225)  routing T_16_14.sp4_h_l_39 <X> T_16_14.sp4_h_r_2
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 225)  (849 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (35 1)  (851 225)  (851 225)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.input_2_0
 (36 1)  (852 225)  (852 225)  LC_0 Logic Functioning bit
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (38 1)  (854 225)  (854 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 226)  (831 226)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g0_5
 (17 2)  (833 226)  (833 226)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (834 226)  (834 226)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g0_5
 (21 2)  (837 226)  (837 226)  routing T_16_14.sp4_h_l_10 <X> T_16_14.lc_trk_g0_7
 (22 2)  (838 226)  (838 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 226)  (839 226)  routing T_16_14.sp4_h_l_10 <X> T_16_14.lc_trk_g0_7
 (24 2)  (840 226)  (840 226)  routing T_16_14.sp4_h_l_10 <X> T_16_14.lc_trk_g0_7
 (26 2)  (842 226)  (842 226)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 226)  (847 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (37 2)  (853 226)  (853 226)  LC_1 Logic Functioning bit
 (38 2)  (854 226)  (854 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (43 2)  (859 226)  (859 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (18 3)  (834 227)  (834 227)  routing T_16_14.sp12_h_r_5 <X> T_16_14.lc_trk_g0_5
 (21 3)  (837 227)  (837 227)  routing T_16_14.sp4_h_l_10 <X> T_16_14.lc_trk_g0_7
 (27 3)  (843 227)  (843 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 227)  (844 227)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 227)  (845 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 227)  (847 227)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (38 3)  (854 227)  (854 227)  LC_1 Logic Functioning bit
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 228)  (831 228)  routing T_16_14.bot_op_1 <X> T_16_14.lc_trk_g1_1
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (0 5)  (816 229)  (816 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (19 5)  (835 229)  (835 229)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (46 5)  (862 229)  (862 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (8 6)  (824 230)  (824 230)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_l_41
 (9 6)  (825 230)  (825 230)  routing T_16_14.sp4_v_t_41 <X> T_16_14.sp4_h_l_41
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (837 230)  (837 230)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g1_7
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 230)  (839 230)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g1_7
 (24 6)  (840 230)  (840 230)  routing T_16_14.sp4_h_l_2 <X> T_16_14.lc_trk_g1_7
 (13 7)  (829 231)  (829 231)  routing T_16_14.sp4_v_b_0 <X> T_16_14.sp4_h_l_40
 (19 7)  (835 231)  (835 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (6 8)  (822 232)  (822 232)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_b_6
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g2_1
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g2_2
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g0_5 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 232)  (851 232)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (36 8)  (852 232)  (852 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (48 8)  (864 232)  (864 232)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (13 9)  (829 233)  (829 233)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_r_8
 (14 9)  (830 233)  (830 233)  routing T_16_14.sp4_r_v_b_32 <X> T_16_14.lc_trk_g2_0
 (17 9)  (833 233)  (833 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (19 9)  (835 233)  (835 233)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g2_2
 (24 9)  (840 233)  (840 233)  routing T_16_14.sp4_h_r_34 <X> T_16_14.lc_trk_g2_2
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (849 233)  (849 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.input_2_4
 (36 9)  (852 233)  (852 233)  LC_4 Logic Functioning bit
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (42 9)  (858 233)  (858 233)  LC_4 Logic Functioning bit
 (28 10)  (844 234)  (844 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 234)  (845 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 234)  (846 234)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 234)  (848 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 234)  (850 234)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 234)  (852 234)  LC_5 Logic Functioning bit
 (38 10)  (854 234)  (854 234)  LC_5 Logic Functioning bit
 (8 11)  (824 235)  (824 235)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_42
 (9 11)  (825 235)  (825 235)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_42
 (10 11)  (826 235)  (826 235)  routing T_16_14.sp4_h_r_1 <X> T_16_14.sp4_v_t_42
 (13 11)  (829 235)  (829 235)  routing T_16_14.sp4_v_b_3 <X> T_16_14.sp4_h_l_45
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g2_4
 (16 11)  (832 235)  (832 235)  routing T_16_14.sp12_v_b_20 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (839 235)  (839 235)  routing T_16_14.sp4_h_r_30 <X> T_16_14.lc_trk_g2_6
 (24 11)  (840 235)  (840 235)  routing T_16_14.sp4_h_r_30 <X> T_16_14.lc_trk_g2_6
 (25 11)  (841 235)  (841 235)  routing T_16_14.sp4_h_r_30 <X> T_16_14.lc_trk_g2_6
 (36 11)  (852 235)  (852 235)  LC_5 Logic Functioning bit
 (38 11)  (854 235)  (854 235)  LC_5 Logic Functioning bit
 (4 12)  (820 236)  (820 236)  routing T_16_14.sp4_v_t_44 <X> T_16_14.sp4_v_b_9
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (25 12)  (841 236)  (841 236)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g3_2
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 236)  (844 236)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (37 12)  (853 236)  (853 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (50 12)  (866 236)  (866 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (867 236)  (867 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (868 236)  (868 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (8 13)  (824 237)  (824 237)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_v_b_10
 (22 13)  (838 237)  (838 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 237)  (839 237)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g3_2
 (25 13)  (841 237)  (841 237)  routing T_16_14.sp4_v_t_23 <X> T_16_14.lc_trk_g3_2
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 237)  (846 237)  routing T_16_14.lc_trk_g3_2 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 237)  (847 237)  routing T_16_14.lc_trk_g0_7 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (47 13)  (863 237)  (863 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (828 238)  (828 238)  routing T_16_14.sp4_v_b_11 <X> T_16_14.sp4_h_l_46
 (21 14)  (837 238)  (837 238)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g3_7
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (839 238)  (839 238)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g3_7
 (24 14)  (840 238)  (840 238)  routing T_16_14.sp4_h_r_39 <X> T_16_14.lc_trk_g3_7
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 238)  (852 238)  LC_7 Logic Functioning bit
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (50 14)  (866 238)  (866 238)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 238)  (868 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 239)  (824 239)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_v_t_47
 (9 15)  (825 239)  (825 239)  routing T_16_14.sp4_h_r_10 <X> T_16_14.sp4_v_t_47
 (14 15)  (830 239)  (830 239)  routing T_16_14.sp4_r_v_b_44 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (19 15)  (835 239)  (835 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (47 15)  (863 239)  (863 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (864 239)  (864 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_14

 (25 0)  (899 224)  (899 224)  routing T_17_14.sp12_h_r_2 <X> T_17_14.lc_trk_g0_2
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 224)  (904 224)  routing T_17_14.lc_trk_g2_5 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (5 1)  (879 225)  (879 225)  routing T_17_14.sp4_h_r_0 <X> T_17_14.sp4_v_b_0
 (22 1)  (896 225)  (896 225)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (898 225)  (898 225)  routing T_17_14.sp12_h_r_2 <X> T_17_14.lc_trk_g0_2
 (25 1)  (899 225)  (899 225)  routing T_17_14.sp12_h_r_2 <X> T_17_14.lc_trk_g0_2
 (26 1)  (900 225)  (900 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (875 226)  (875 226)  routing T_17_14.glb_netwk_6 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 226)  (879 226)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_h_l_37
 (12 2)  (886 226)  (886 226)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (895 226)  (895 226)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g0_7
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 226)  (897 226)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g0_7
 (24 2)  (898 226)  (898 226)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g0_7
 (25 2)  (899 226)  (899 226)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g0_6
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 226)  (902 226)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 226)  (911 226)  LC_1 Logic Functioning bit
 (50 2)  (924 226)  (924 226)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (878 227)  (878 227)  routing T_17_14.sp4_h_r_9 <X> T_17_14.sp4_h_l_37
 (11 3)  (885 227)  (885 227)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (13 3)  (887 227)  (887 227)  routing T_17_14.sp4_v_t_45 <X> T_17_14.sp4_h_l_39
 (16 3)  (890 227)  (890 227)  routing T_17_14.sp12_h_r_12 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (892 227)  (892 227)  routing T_17_14.sp4_r_v_b_29 <X> T_17_14.lc_trk_g0_5
 (21 3)  (895 227)  (895 227)  routing T_17_14.sp4_h_l_10 <X> T_17_14.lc_trk_g0_7
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (898 227)  (898 227)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g0_6
 (25 3)  (899 227)  (899 227)  routing T_17_14.sp12_h_l_5 <X> T_17_14.lc_trk_g0_6
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 227)  (901 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 227)  (902 227)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 227)  (905 227)  routing T_17_14.lc_trk_g1_3 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (4 4)  (878 228)  (878 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (6 4)  (880 228)  (880 228)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (11 4)  (885 228)  (885 228)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_b_5
 (13 4)  (887 228)  (887 228)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_b_5
 (14 4)  (888 228)  (888 228)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g1_0
 (21 4)  (895 228)  (895 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (22 4)  (896 228)  (896 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (897 228)  (897 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (24 4)  (898 228)  (898 228)  routing T_17_14.sp4_h_r_11 <X> T_17_14.lc_trk_g1_3
 (26 4)  (900 228)  (900 228)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 228)  (905 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (37 4)  (911 228)  (911 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (43 4)  (917 228)  (917 228)  LC_2 Logic Functioning bit
 (50 4)  (924 228)  (924 228)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (879 229)  (879 229)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_b_3
 (10 5)  (884 229)  (884 229)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_v_b_4
 (12 5)  (886 229)  (886 229)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_b_5
 (14 5)  (888 229)  (888 229)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (903 229)  (903 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 229)  (911 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 230)  (904 230)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 230)  (905 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 230)  (906 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 230)  (907 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 230)  (908 230)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (50 6)  (924 230)  (924 230)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (884 231)  (884 231)  routing T_17_14.sp4_h_l_46 <X> T_17_14.sp4_v_t_41
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 231)  (904 231)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (48 7)  (922 231)  (922 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (878 232)  (878 232)  routing T_17_14.sp4_v_t_47 <X> T_17_14.sp4_v_b_6
 (6 8)  (880 232)  (880 232)  routing T_17_14.sp4_v_t_47 <X> T_17_14.sp4_v_b_6
 (13 9)  (887 233)  (887 233)  routing T_17_14.sp4_v_t_38 <X> T_17_14.sp4_h_r_8
 (14 9)  (888 233)  (888 233)  routing T_17_14.sp4_r_v_b_32 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (4 10)  (878 234)  (878 234)  routing T_17_14.sp4_h_r_6 <X> T_17_14.sp4_v_t_43
 (5 10)  (879 234)  (879 234)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (9 10)  (883 234)  (883 234)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_h_l_42
 (10 10)  (884 234)  (884 234)  routing T_17_14.sp4_h_r_4 <X> T_17_14.sp4_h_l_42
 (15 10)  (889 234)  (889 234)  routing T_17_14.sp12_v_t_2 <X> T_17_14.lc_trk_g2_5
 (17 10)  (891 234)  (891 234)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (892 234)  (892 234)  routing T_17_14.sp12_v_t_2 <X> T_17_14.lc_trk_g2_5
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (897 234)  (897 234)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g2_7
 (24 10)  (898 234)  (898 234)  routing T_17_14.sp4_v_b_47 <X> T_17_14.lc_trk_g2_7
 (26 10)  (900 234)  (900 234)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 234)  (904 234)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 234)  (905 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g2_4 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 234)  (911 234)  LC_5 Logic Functioning bit
 (39 10)  (913 234)  (913 234)  LC_5 Logic Functioning bit
 (45 10)  (919 234)  (919 234)  LC_5 Logic Functioning bit
 (3 11)  (877 235)  (877 235)  routing T_17_14.sp12_v_b_1 <X> T_17_14.sp12_h_l_22
 (4 11)  (878 235)  (878 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (5 11)  (879 235)  (879 235)  routing T_17_14.sp4_h_r_6 <X> T_17_14.sp4_v_t_43
 (6 11)  (880 235)  (880 235)  routing T_17_14.sp4_v_t_37 <X> T_17_14.sp4_h_l_43
 (14 11)  (888 235)  (888 235)  routing T_17_14.sp4_r_v_b_36 <X> T_17_14.lc_trk_g2_4
 (17 11)  (891 235)  (891 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (892 235)  (892 235)  routing T_17_14.sp12_v_t_2 <X> T_17_14.lc_trk_g2_5
 (26 11)  (900 235)  (900 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 235)  (902 235)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 235)  (903 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 235)  (906 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (907 235)  (907 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_5
 (34 11)  (908 235)  (908 235)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_5
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (37 11)  (911 235)  (911 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (42 11)  (916 235)  (916 235)  LC_5 Logic Functioning bit
 (53 11)  (927 235)  (927 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (10 13)  (884 237)  (884 237)  routing T_17_14.sp4_h_r_5 <X> T_17_14.sp4_v_b_10
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_h_r_24 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (3 14)  (877 238)  (877 238)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (13 14)  (887 238)  (887 238)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_v_t_46
 (15 14)  (889 238)  (889 238)  routing T_17_14.sp4_h_l_24 <X> T_17_14.lc_trk_g3_5
 (16 14)  (890 238)  (890 238)  routing T_17_14.sp4_h_l_24 <X> T_17_14.lc_trk_g3_5
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 238)  (892 238)  routing T_17_14.sp4_h_l_24 <X> T_17_14.lc_trk_g3_5
 (25 14)  (899 238)  (899 238)  routing T_17_14.bnl_op_6 <X> T_17_14.lc_trk_g3_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (909 238)  (909 238)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (36 14)  (910 238)  (910 238)  LC_7 Logic Functioning bit
 (37 14)  (911 238)  (911 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (51 14)  (925 238)  (925 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (877 239)  (877 239)  routing T_17_14.sp12_h_r_1 <X> T_17_14.sp12_v_t_22
 (5 15)  (879 239)  (879 239)  routing T_17_14.sp4_h_l_44 <X> T_17_14.sp4_v_t_44
 (12 15)  (886 239)  (886 239)  routing T_17_14.sp4_h_r_11 <X> T_17_14.sp4_v_t_46
 (14 15)  (888 239)  (888 239)  routing T_17_14.sp4_r_v_b_44 <X> T_17_14.lc_trk_g3_4
 (17 15)  (891 239)  (891 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.bnl_op_6 <X> T_17_14.lc_trk_g3_6
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g0_2 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 239)  (906 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (907 239)  (907 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (35 15)  (909 239)  (909 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.input_2_7
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (38 15)  (912 239)  (912 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (43 15)  (917 239)  (917 239)  LC_7 Logic Functioning bit
 (51 15)  (925 239)  (925 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (14 0)  (942 224)  (942 224)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (16 0)  (944 224)  (944 224)  routing T_18_14.sp4_v_b_9 <X> T_18_14.lc_trk_g0_1
 (17 0)  (945 224)  (945 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (946 224)  (946 224)  routing T_18_14.sp4_v_b_9 <X> T_18_14.lc_trk_g0_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 224)  (959 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 224)  (964 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (15 1)  (943 225)  (943 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (16 1)  (944 225)  (944 225)  routing T_18_14.sp4_h_r_8 <X> T_18_14.lc_trk_g0_0
 (17 1)  (945 225)  (945 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (946 225)  (946 225)  routing T_18_14.sp4_v_b_9 <X> T_18_14.lc_trk_g0_1
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (41 1)  (969 225)  (969 225)  LC_0 Logic Functioning bit
 (43 1)  (971 225)  (971 225)  LC_0 Logic Functioning bit
 (44 1)  (972 225)  (972 225)  LC_0 Logic Functioning bit
 (45 1)  (973 225)  (973 225)  LC_0 Logic Functioning bit
 (53 1)  (981 225)  (981 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (5 2)  (933 226)  (933 226)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_37
 (12 2)  (940 226)  (940 226)  routing T_18_14.sp4_v_b_2 <X> T_18_14.sp4_h_l_39
 (14 2)  (942 226)  (942 226)  routing T_18_14.sp4_v_b_4 <X> T_18_14.lc_trk_g0_4
 (25 2)  (953 226)  (953 226)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 226)  (958 226)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g2_4 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (48 2)  (976 226)  (976 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (2 3)  (930 227)  (930 227)  routing T_18_14.lc_trk_g0_0 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (6 3)  (934 227)  (934 227)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_37
 (16 3)  (944 227)  (944 227)  routing T_18_14.sp4_v_b_4 <X> T_18_14.lc_trk_g0_4
 (17 3)  (945 227)  (945 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (22 3)  (950 227)  (950 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 227)  (951 227)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (24 3)  (952 227)  (952 227)  routing T_18_14.sp4_h_r_14 <X> T_18_14.lc_trk_g0_6
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 227)  (955 227)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (5 4)  (933 228)  (933 228)  routing T_18_14.sp4_h_l_37 <X> T_18_14.sp4_h_r_3
 (12 4)  (940 228)  (940 228)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (25 4)  (953 228)  (953 228)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (41 4)  (969 228)  (969 228)  LC_2 Logic Functioning bit
 (43 4)  (971 228)  (971 228)  LC_2 Logic Functioning bit
 (46 4)  (974 228)  (974 228)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (4 5)  (932 229)  (932 229)  routing T_18_14.sp4_h_l_37 <X> T_18_14.sp4_h_r_3
 (11 5)  (939 229)  (939 229)  routing T_18_14.sp4_v_b_5 <X> T_18_14.sp4_h_r_5
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (951 229)  (951 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.sp4_h_l_7 <X> T_18_14.lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g0_6 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g1_6 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (41 5)  (969 229)  (969 229)  LC_2 Logic Functioning bit
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (5 6)  (933 230)  (933 230)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (8 6)  (936 230)  (936 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (10 6)  (938 230)  (938 230)  routing T_18_14.sp4_h_r_8 <X> T_18_14.sp4_h_l_41
 (12 6)  (940 230)  (940 230)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (951 230)  (951 230)  routing T_18_14.sp12_h_l_12 <X> T_18_14.lc_trk_g1_7
 (25 6)  (953 230)  (953 230)  routing T_18_14.sp4_h_l_11 <X> T_18_14.lc_trk_g1_6
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (48 6)  (976 230)  (976 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (52 6)  (980 230)  (980 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (932 231)  (932 231)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (6 7)  (934 231)  (934 231)  routing T_18_14.sp4_v_t_44 <X> T_18_14.sp4_h_l_38
 (8 7)  (936 231)  (936 231)  routing T_18_14.sp4_h_r_4 <X> T_18_14.sp4_v_t_41
 (9 7)  (937 231)  (937 231)  routing T_18_14.sp4_h_r_4 <X> T_18_14.sp4_v_t_41
 (11 7)  (939 231)  (939 231)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (13 7)  (941 231)  (941 231)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (22 7)  (950 231)  (950 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (951 231)  (951 231)  routing T_18_14.sp4_h_l_11 <X> T_18_14.lc_trk_g1_6
 (24 7)  (952 231)  (952 231)  routing T_18_14.sp4_h_l_11 <X> T_18_14.lc_trk_g1_6
 (25 7)  (953 231)  (953 231)  routing T_18_14.sp4_h_l_11 <X> T_18_14.lc_trk_g1_6
 (27 7)  (955 231)  (955 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 231)  (958 231)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (15 9)  (943 233)  (943 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (16 9)  (944 233)  (944 233)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g2_0
 (17 9)  (945 233)  (945 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (4 10)  (932 234)  (932 234)  routing T_18_14.sp4_v_b_6 <X> T_18_14.sp4_v_t_43
 (5 10)  (933 234)  (933 234)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (14 10)  (942 234)  (942 234)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (954 234)  (954 234)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 234)  (959 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (52 10)  (980 234)  (980 234)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (4 11)  (932 235)  (932 235)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (6 11)  (934 235)  (934 235)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_l_43
 (11 11)  (939 235)  (939 235)  routing T_18_14.sp4_h_r_0 <X> T_18_14.sp4_h_l_45
 (13 11)  (941 235)  (941 235)  routing T_18_14.sp4_h_r_0 <X> T_18_14.sp4_h_l_45
 (14 11)  (942 235)  (942 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (15 11)  (943 235)  (943 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (16 11)  (944 235)  (944 235)  routing T_18_14.sp4_h_r_44 <X> T_18_14.lc_trk_g2_4
 (17 11)  (945 235)  (945 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (946 235)  (946 235)  routing T_18_14.sp4_r_v_b_37 <X> T_18_14.lc_trk_g2_5
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (40 11)  (968 235)  (968 235)  LC_5 Logic Functioning bit
 (42 11)  (970 235)  (970 235)  LC_5 Logic Functioning bit
 (53 11)  (981 235)  (981 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (9 12)  (937 236)  (937 236)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_h_r_10
 (10 12)  (938 236)  (938 236)  routing T_18_14.sp4_h_l_42 <X> T_18_14.sp4_h_r_10
 (14 12)  (942 236)  (942 236)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 236)  (963 236)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_6
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (15 13)  (943 237)  (943 237)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp4_h_l_21 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 237)  (960 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (962 237)  (962 237)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_6
 (35 13)  (963 237)  (963 237)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.input_2_6
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (46 13)  (974 237)  (974 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (937 238)  (937 238)  routing T_18_14.sp4_h_r_7 <X> T_18_14.sp4_h_l_47
 (10 14)  (938 238)  (938 238)  routing T_18_14.sp4_h_r_7 <X> T_18_14.sp4_h_l_47
 (14 14)  (942 238)  (942 238)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (15 14)  (943 238)  (943 238)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5
 (16 14)  (944 238)  (944 238)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (1 15)  (929 239)  (929 239)  routing T_18_14.lc_trk_g0_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 239)  (932 239)  routing T_18_14.sp4_v_b_4 <X> T_18_14.sp4_h_l_44
 (15 15)  (943 239)  (943 239)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp4_h_r_36 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (946 239)  (946 239)  routing T_18_14.sp4_h_l_16 <X> T_18_14.lc_trk_g3_5


LogicTile_19_14

 (15 0)  (997 224)  (997 224)  routing T_19_14.sp4_h_r_9 <X> T_19_14.lc_trk_g0_1
 (16 0)  (998 224)  (998 224)  routing T_19_14.sp4_h_r_9 <X> T_19_14.lc_trk_g0_1
 (17 0)  (999 224)  (999 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 224)  (1000 224)  routing T_19_14.sp4_h_r_9 <X> T_19_14.lc_trk_g0_1
 (21 0)  (1003 224)  (1003 224)  routing T_19_14.sp12_h_r_3 <X> T_19_14.lc_trk_g0_3
 (22 0)  (1004 224)  (1004 224)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1006 224)  (1006 224)  routing T_19_14.sp12_h_r_3 <X> T_19_14.lc_trk_g0_3
 (14 1)  (996 225)  (996 225)  routing T_19_14.sp12_h_r_16 <X> T_19_14.lc_trk_g0_0
 (16 1)  (998 225)  (998 225)  routing T_19_14.sp12_h_r_16 <X> T_19_14.lc_trk_g0_0
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (21 1)  (1003 225)  (1003 225)  routing T_19_14.sp12_h_r_3 <X> T_19_14.lc_trk_g0_3
 (5 2)  (987 226)  (987 226)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_l_37
 (25 2)  (1007 226)  (1007 226)  routing T_19_14.sp12_h_l_5 <X> T_19_14.lc_trk_g0_6
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (47 2)  (1029 226)  (1029 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (4 3)  (986 227)  (986 227)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_l_37
 (6 3)  (988 227)  (988 227)  routing T_19_14.sp4_v_t_43 <X> T_19_14.sp4_h_l_37
 (13 3)  (995 227)  (995 227)  routing T_19_14.sp4_v_b_9 <X> T_19_14.sp4_h_l_39
 (22 3)  (1004 227)  (1004 227)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1006 227)  (1006 227)  routing T_19_14.sp12_h_l_5 <X> T_19_14.lc_trk_g0_6
 (25 3)  (1007 227)  (1007 227)  routing T_19_14.sp12_h_l_5 <X> T_19_14.lc_trk_g0_6
 (30 3)  (1012 227)  (1012 227)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 227)  (1013 227)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (41 3)  (1023 227)  (1023 227)  LC_1 Logic Functioning bit
 (43 3)  (1025 227)  (1025 227)  LC_1 Logic Functioning bit
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.sp4_h_l_7 <X> T_19_14.lc_trk_g1_2
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 228)  (1015 228)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 228)  (1018 228)  LC_2 Logic Functioning bit
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (38 4)  (1020 228)  (1020 228)  LC_2 Logic Functioning bit
 (39 4)  (1021 228)  (1021 228)  LC_2 Logic Functioning bit
 (41 4)  (1023 228)  (1023 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (47 4)  (1029 228)  (1029 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (3 5)  (985 229)  (985 229)  routing T_19_14.sp12_h_l_23 <X> T_19_14.sp12_h_r_0
 (9 5)  (991 229)  (991 229)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_4
 (10 5)  (992 229)  (992 229)  routing T_19_14.sp4_v_t_45 <X> T_19_14.sp4_v_b_4
 (14 5)  (996 229)  (996 229)  routing T_19_14.sp12_h_r_16 <X> T_19_14.lc_trk_g1_0
 (16 5)  (998 229)  (998 229)  routing T_19_14.sp12_h_r_16 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1005 229)  (1005 229)  routing T_19_14.sp4_h_l_7 <X> T_19_14.lc_trk_g1_2
 (24 5)  (1006 229)  (1006 229)  routing T_19_14.sp4_h_l_7 <X> T_19_14.lc_trk_g1_2
 (25 5)  (1007 229)  (1007 229)  routing T_19_14.sp4_h_l_7 <X> T_19_14.lc_trk_g1_2
 (26 5)  (1008 229)  (1008 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 229)  (1010 229)  routing T_19_14.lc_trk_g3_3 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g2_7 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (38 5)  (1020 229)  (1020 229)  LC_2 Logic Functioning bit
 (4 6)  (986 230)  (986 230)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (10 6)  (992 230)  (992 230)  routing T_19_14.sp4_v_b_11 <X> T_19_14.sp4_h_l_41
 (13 6)  (995 230)  (995 230)  routing T_19_14.sp4_v_b_5 <X> T_19_14.sp4_v_t_40
 (29 6)  (1011 230)  (1011 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 230)  (1012 230)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 230)  (1014 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 230)  (1015 230)  routing T_19_14.lc_trk_g2_0 <X> T_19_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 230)  (1019 230)  LC_3 Logic Functioning bit
 (42 6)  (1024 230)  (1024 230)  LC_3 Logic Functioning bit
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_t_38
 (10 7)  (992 231)  (992 231)  routing T_19_14.sp4_h_l_46 <X> T_19_14.sp4_v_t_41
 (27 7)  (1009 231)  (1009 231)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 231)  (1011 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 231)  (1012 231)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 231)  (1014 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (1017 231)  (1017 231)  routing T_19_14.lc_trk_g0_3 <X> T_19_14.input_2_3
 (38 7)  (1020 231)  (1020 231)  LC_3 Logic Functioning bit
 (46 7)  (1028 231)  (1028 231)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (996 232)  (996 232)  routing T_19_14.bnl_op_0 <X> T_19_14.lc_trk_g2_0
 (22 8)  (1004 232)  (1004 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (1006 232)  (1006 232)  routing T_19_14.tnr_op_3 <X> T_19_14.lc_trk_g2_3
 (26 8)  (1008 232)  (1008 232)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 232)  (1009 232)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 232)  (1011 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 232)  (1014 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 232)  (1016 232)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 232)  (1018 232)  LC_4 Logic Functioning bit
 (38 8)  (1020 232)  (1020 232)  LC_4 Logic Functioning bit
 (40 8)  (1022 232)  (1022 232)  LC_4 Logic Functioning bit
 (41 8)  (1023 232)  (1023 232)  LC_4 Logic Functioning bit
 (42 8)  (1024 232)  (1024 232)  LC_4 Logic Functioning bit
 (43 8)  (1025 232)  (1025 232)  LC_4 Logic Functioning bit
 (14 9)  (996 233)  (996 233)  routing T_19_14.bnl_op_0 <X> T_19_14.lc_trk_g2_0
 (17 9)  (999 233)  (999 233)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (26 9)  (1008 233)  (1008 233)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 233)  (1011 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 233)  (1012 233)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_4/in_1
 (36 9)  (1018 233)  (1018 233)  LC_4 Logic Functioning bit
 (38 9)  (1020 233)  (1020 233)  LC_4 Logic Functioning bit
 (41 9)  (1023 233)  (1023 233)  LC_4 Logic Functioning bit
 (43 9)  (1025 233)  (1025 233)  LC_4 Logic Functioning bit
 (9 10)  (991 234)  (991 234)  routing T_19_14.sp4_h_r_4 <X> T_19_14.sp4_h_l_42
 (10 10)  (992 234)  (992 234)  routing T_19_14.sp4_h_r_4 <X> T_19_14.sp4_h_l_42
 (12 10)  (994 234)  (994 234)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_45
 (22 10)  (1004 234)  (1004 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1005 234)  (1005 234)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g2_7
 (24 10)  (1006 234)  (1006 234)  routing T_19_14.sp4_v_b_47 <X> T_19_14.lc_trk_g2_7
 (13 11)  (995 235)  (995 235)  routing T_19_14.sp4_h_r_5 <X> T_19_14.sp4_h_l_45
 (19 11)  (1001 235)  (1001 235)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (14 12)  (996 236)  (996 236)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (15 12)  (997 236)  (997 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (16 12)  (998 236)  (998 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (19 12)  (1001 236)  (1001 236)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (21 12)  (1003 236)  (1003 236)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g3_3
 (22 12)  (1004 236)  (1004 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1005 236)  (1005 236)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g3_3
 (24 12)  (1006 236)  (1006 236)  routing T_19_14.sp4_h_r_35 <X> T_19_14.lc_trk_g3_3
 (28 12)  (1010 236)  (1010 236)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 236)  (1011 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g3_0 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (15 13)  (997 237)  (997 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (16 13)  (998 237)  (998 237)  routing T_19_14.sp4_h_l_21 <X> T_19_14.lc_trk_g3_0
 (17 13)  (999 237)  (999 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1000 237)  (1000 237)  routing T_19_14.sp4_h_r_41 <X> T_19_14.lc_trk_g3_1
 (29 13)  (1011 237)  (1011 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 237)  (1012 237)  routing T_19_14.lc_trk_g2_3 <X> T_19_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 237)  (1014 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1015 237)  (1015 237)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.input_2_6
 (34 13)  (1016 237)  (1016 237)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.input_2_6
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (41 13)  (1023 237)  (1023 237)  LC_6 Logic Functioning bit
 (43 13)  (1025 237)  (1025 237)  LC_6 Logic Functioning bit
 (47 13)  (1029 237)  (1029 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (4 14)  (986 238)  (986 238)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_v_t_44
 (6 14)  (988 238)  (988 238)  routing T_19_14.sp4_v_b_1 <X> T_19_14.sp4_v_t_44
 (8 14)  (990 238)  (990 238)  routing T_19_14.sp4_h_r_10 <X> T_19_14.sp4_h_l_47
 (11 14)  (993 238)  (993 238)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_46
 (13 14)  (995 238)  (995 238)  routing T_19_14.sp4_v_b_3 <X> T_19_14.sp4_v_t_46
 (21 14)  (1003 238)  (1003 238)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g3_7
 (22 14)  (1004 238)  (1004 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1005 238)  (1005 238)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g3_7
 (24 14)  (1006 238)  (1006 238)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g3_7
 (29 14)  (1011 238)  (1011 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 238)  (1012 238)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 238)  (1015 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (11 15)  (993 239)  (993 239)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_46
 (13 15)  (995 239)  (995 239)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_h_l_46
 (21 15)  (1003 239)  (1003 239)  routing T_19_14.sp4_h_l_34 <X> T_19_14.lc_trk_g3_7
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 239)  (1012 239)  routing T_19_14.lc_trk_g0_6 <X> T_19_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 239)  (1013 239)  routing T_19_14.lc_trk_g3_7 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 239)  (1014 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 239)  (1016 239)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.input_2_7
 (35 15)  (1017 239)  (1017 239)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.input_2_7
 (36 15)  (1018 239)  (1018 239)  LC_7 Logic Functioning bit
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit
 (43 15)  (1025 239)  (1025 239)  LC_7 Logic Functioning bit
 (47 15)  (1029 239)  (1029 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (48 15)  (1030 239)  (1030 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_14

 (6 0)  (1042 224)  (1042 224)  routing T_20_14.sp4_h_r_7 <X> T_20_14.sp4_v_b_0
 (13 0)  (1049 224)  (1049 224)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_v_b_2
 (25 0)  (1061 224)  (1061 224)  routing T_20_14.sp4_h_l_7 <X> T_20_14.lc_trk_g0_2
 (27 0)  (1063 224)  (1063 224)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 224)  (1064 224)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 224)  (1065 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 224)  (1068 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 224)  (1070 224)  routing T_20_14.lc_trk_g1_0 <X> T_20_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (1073 224)  (1073 224)  LC_0 Logic Functioning bit
 (39 0)  (1075 224)  (1075 224)  LC_0 Logic Functioning bit
 (41 0)  (1077 224)  (1077 224)  LC_0 Logic Functioning bit
 (43 0)  (1079 224)  (1079 224)  LC_0 Logic Functioning bit
 (12 1)  (1048 225)  (1048 225)  routing T_20_14.sp4_h_l_39 <X> T_20_14.sp4_v_b_2
 (14 1)  (1050 225)  (1050 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (15 1)  (1051 225)  (1051 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (16 1)  (1052 225)  (1052 225)  routing T_20_14.sp4_h_r_0 <X> T_20_14.lc_trk_g0_0
 (17 1)  (1053 225)  (1053 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1058 225)  (1058 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (1059 225)  (1059 225)  routing T_20_14.sp4_h_l_7 <X> T_20_14.lc_trk_g0_2
 (24 1)  (1060 225)  (1060 225)  routing T_20_14.sp4_h_l_7 <X> T_20_14.lc_trk_g0_2
 (25 1)  (1061 225)  (1061 225)  routing T_20_14.sp4_h_l_7 <X> T_20_14.lc_trk_g0_2
 (30 1)  (1066 225)  (1066 225)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_0/in_1
 (37 1)  (1073 225)  (1073 225)  LC_0 Logic Functioning bit
 (39 1)  (1075 225)  (1075 225)  LC_0 Logic Functioning bit
 (41 1)  (1077 225)  (1077 225)  LC_0 Logic Functioning bit
 (43 1)  (1079 225)  (1079 225)  LC_0 Logic Functioning bit
 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_6 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1044 226)  (1044 226)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_h_l_36
 (14 2)  (1050 226)  (1050 226)  routing T_20_14.wire_logic_cluster/lc_4/out <X> T_20_14.lc_trk_g0_4
 (17 2)  (1053 226)  (1053 226)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (1054 226)  (1054 226)  routing T_20_14.wire_logic_cluster/lc_5/out <X> T_20_14.lc_trk_g0_5
 (21 2)  (1057 226)  (1057 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (22 2)  (1058 226)  (1058 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1059 226)  (1059 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (24 2)  (1060 226)  (1060 226)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g0_7
 (28 2)  (1064 226)  (1064 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 226)  (1065 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 226)  (1066 226)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 226)  (1068 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 226)  (1069 226)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 226)  (1071 226)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.input_2_1
 (36 2)  (1072 226)  (1072 226)  LC_1 Logic Functioning bit
 (37 2)  (1073 226)  (1073 226)  LC_1 Logic Functioning bit
 (39 2)  (1075 226)  (1075 226)  LC_1 Logic Functioning bit
 (43 2)  (1079 226)  (1079 226)  LC_1 Logic Functioning bit
 (8 3)  (1044 227)  (1044 227)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_36
 (9 3)  (1045 227)  (1045 227)  routing T_20_14.sp4_h_r_1 <X> T_20_14.sp4_v_t_36
 (17 3)  (1053 227)  (1053 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1062 227)  (1062 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 227)  (1063 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 227)  (1064 227)  routing T_20_14.lc_trk_g3_2 <X> T_20_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 227)  (1065 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 227)  (1066 227)  routing T_20_14.lc_trk_g2_6 <X> T_20_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 227)  (1067 227)  routing T_20_14.lc_trk_g2_2 <X> T_20_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 227)  (1068 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (1071 227)  (1071 227)  routing T_20_14.lc_trk_g0_7 <X> T_20_14.input_2_1
 (36 3)  (1072 227)  (1072 227)  LC_1 Logic Functioning bit
 (37 3)  (1073 227)  (1073 227)  LC_1 Logic Functioning bit
 (38 3)  (1074 227)  (1074 227)  LC_1 Logic Functioning bit
 (41 3)  (1077 227)  (1077 227)  LC_1 Logic Functioning bit
 (43 3)  (1079 227)  (1079 227)  LC_1 Logic Functioning bit
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (1047 228)  (1047 228)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_b_5
 (13 4)  (1049 228)  (1049 228)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_b_5
 (14 4)  (1050 228)  (1050 228)  routing T_20_14.sp4_v_b_8 <X> T_20_14.lc_trk_g1_0
 (21 4)  (1057 228)  (1057 228)  routing T_20_14.wire_logic_cluster/lc_3/out <X> T_20_14.lc_trk_g1_3
 (22 4)  (1058 228)  (1058 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1061 228)  (1061 228)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (28 4)  (1064 228)  (1064 228)  routing T_20_14.lc_trk_g2_1 <X> T_20_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 228)  (1065 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 228)  (1067 228)  routing T_20_14.lc_trk_g0_5 <X> T_20_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 228)  (1068 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (1073 228)  (1073 228)  LC_2 Logic Functioning bit
 (38 4)  (1074 228)  (1074 228)  LC_2 Logic Functioning bit
 (39 4)  (1075 228)  (1075 228)  LC_2 Logic Functioning bit
 (40 4)  (1076 228)  (1076 228)  LC_2 Logic Functioning bit
 (41 4)  (1077 228)  (1077 228)  LC_2 Logic Functioning bit
 (42 4)  (1078 228)  (1078 228)  LC_2 Logic Functioning bit
 (43 4)  (1079 228)  (1079 228)  LC_2 Logic Functioning bit
 (45 4)  (1081 228)  (1081 228)  LC_2 Logic Functioning bit
 (50 4)  (1086 228)  (1086 228)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 229)  (1037 229)  routing T_20_14.lc_trk_g0_2 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (12 5)  (1048 229)  (1048 229)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_v_b_5
 (14 5)  (1050 229)  (1050 229)  routing T_20_14.sp4_v_b_8 <X> T_20_14.lc_trk_g1_0
 (16 5)  (1052 229)  (1052 229)  routing T_20_14.sp4_v_b_8 <X> T_20_14.lc_trk_g1_0
 (17 5)  (1053 229)  (1053 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (1058 229)  (1058 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1059 229)  (1059 229)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (24 5)  (1060 229)  (1060 229)  routing T_20_14.sp4_h_r_10 <X> T_20_14.lc_trk_g1_2
 (28 5)  (1064 229)  (1064 229)  routing T_20_14.lc_trk_g2_0 <X> T_20_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 229)  (1065 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 229)  (1072 229)  LC_2 Logic Functioning bit
 (37 5)  (1073 229)  (1073 229)  LC_2 Logic Functioning bit
 (38 5)  (1074 229)  (1074 229)  LC_2 Logic Functioning bit
 (39 5)  (1075 229)  (1075 229)  LC_2 Logic Functioning bit
 (40 5)  (1076 229)  (1076 229)  LC_2 Logic Functioning bit
 (41 5)  (1077 229)  (1077 229)  LC_2 Logic Functioning bit
 (42 5)  (1078 229)  (1078 229)  LC_2 Logic Functioning bit
 (43 5)  (1079 229)  (1079 229)  LC_2 Logic Functioning bit
 (12 6)  (1048 230)  (1048 230)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_l_40
 (16 6)  (1052 230)  (1052 230)  routing T_20_14.sp4_v_b_5 <X> T_20_14.lc_trk_g1_5
 (17 6)  (1053 230)  (1053 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (1054 230)  (1054 230)  routing T_20_14.sp4_v_b_5 <X> T_20_14.lc_trk_g1_5
 (21 6)  (1057 230)  (1057 230)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g1_7
 (22 6)  (1058 230)  (1058 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1059 230)  (1059 230)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g1_7
 (24 6)  (1060 230)  (1060 230)  routing T_20_14.sp4_h_l_2 <X> T_20_14.lc_trk_g1_7
 (29 6)  (1065 230)  (1065 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 230)  (1067 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 230)  (1068 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 230)  (1069 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 230)  (1070 230)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1071 230)  (1071 230)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.input_2_3
 (36 6)  (1072 230)  (1072 230)  LC_3 Logic Functioning bit
 (38 6)  (1074 230)  (1074 230)  LC_3 Logic Functioning bit
 (39 6)  (1075 230)  (1075 230)  LC_3 Logic Functioning bit
 (41 6)  (1077 230)  (1077 230)  LC_3 Logic Functioning bit
 (43 6)  (1079 230)  (1079 230)  LC_3 Logic Functioning bit
 (8 7)  (1044 231)  (1044 231)  routing T_20_14.sp4_h_r_4 <X> T_20_14.sp4_v_t_41
 (9 7)  (1045 231)  (1045 231)  routing T_20_14.sp4_h_r_4 <X> T_20_14.sp4_v_t_41
 (11 7)  (1047 231)  (1047 231)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_l_40
 (13 7)  (1049 231)  (1049 231)  routing T_20_14.sp4_v_t_46 <X> T_20_14.sp4_h_l_40
 (26 7)  (1062 231)  (1062 231)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1064 231)  (1064 231)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 231)  (1065 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (1068 231)  (1068 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1069 231)  (1069 231)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.input_2_3
 (36 7)  (1072 231)  (1072 231)  LC_3 Logic Functioning bit
 (37 7)  (1073 231)  (1073 231)  LC_3 Logic Functioning bit
 (38 7)  (1074 231)  (1074 231)  LC_3 Logic Functioning bit
 (39 7)  (1075 231)  (1075 231)  LC_3 Logic Functioning bit
 (40 7)  (1076 231)  (1076 231)  LC_3 Logic Functioning bit
 (42 7)  (1078 231)  (1078 231)  LC_3 Logic Functioning bit
 (43 7)  (1079 231)  (1079 231)  LC_3 Logic Functioning bit
 (8 8)  (1044 232)  (1044 232)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_h_r_7
 (10 8)  (1046 232)  (1046 232)  routing T_20_14.sp4_h_l_46 <X> T_20_14.sp4_h_r_7
 (15 8)  (1051 232)  (1051 232)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g2_1
 (16 8)  (1052 232)  (1052 232)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g2_1
 (17 8)  (1053 232)  (1053 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1057 232)  (1057 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (22 8)  (1058 232)  (1058 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1059 232)  (1059 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (24 8)  (1060 232)  (1060 232)  routing T_20_14.sp4_h_r_35 <X> T_20_14.lc_trk_g2_3
 (26 8)  (1062 232)  (1062 232)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (1064 232)  (1064 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 232)  (1065 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 232)  (1066 232)  routing T_20_14.lc_trk_g2_5 <X> T_20_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 232)  (1068 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 232)  (1069 232)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 232)  (1072 232)  LC_4 Logic Functioning bit
 (37 8)  (1073 232)  (1073 232)  LC_4 Logic Functioning bit
 (38 8)  (1074 232)  (1074 232)  LC_4 Logic Functioning bit
 (39 8)  (1075 232)  (1075 232)  LC_4 Logic Functioning bit
 (40 8)  (1076 232)  (1076 232)  LC_4 Logic Functioning bit
 (41 8)  (1077 232)  (1077 232)  LC_4 Logic Functioning bit
 (42 8)  (1078 232)  (1078 232)  LC_4 Logic Functioning bit
 (43 8)  (1079 232)  (1079 232)  LC_4 Logic Functioning bit
 (15 9)  (1051 233)  (1051 233)  routing T_20_14.tnr_op_0 <X> T_20_14.lc_trk_g2_0
 (17 9)  (1053 233)  (1053 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (1054 233)  (1054 233)  routing T_20_14.sp4_h_r_25 <X> T_20_14.lc_trk_g2_1
 (22 9)  (1058 233)  (1058 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1059 233)  (1059 233)  routing T_20_14.sp4_h_l_15 <X> T_20_14.lc_trk_g2_2
 (24 9)  (1060 233)  (1060 233)  routing T_20_14.sp4_h_l_15 <X> T_20_14.lc_trk_g2_2
 (25 9)  (1061 233)  (1061 233)  routing T_20_14.sp4_h_l_15 <X> T_20_14.lc_trk_g2_2
 (27 9)  (1063 233)  (1063 233)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 233)  (1064 233)  routing T_20_14.lc_trk_g3_5 <X> T_20_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 233)  (1065 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1067 233)  (1067 233)  routing T_20_14.lc_trk_g2_3 <X> T_20_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 233)  (1072 233)  LC_4 Logic Functioning bit
 (37 9)  (1073 233)  (1073 233)  LC_4 Logic Functioning bit
 (38 9)  (1074 233)  (1074 233)  LC_4 Logic Functioning bit
 (39 9)  (1075 233)  (1075 233)  LC_4 Logic Functioning bit
 (40 9)  (1076 233)  (1076 233)  LC_4 Logic Functioning bit
 (42 9)  (1078 233)  (1078 233)  LC_4 Logic Functioning bit
 (15 10)  (1051 234)  (1051 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (16 10)  (1052 234)  (1052 234)  routing T_20_14.sp4_v_t_32 <X> T_20_14.lc_trk_g2_5
 (17 10)  (1053 234)  (1053 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (1058 234)  (1058 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1059 234)  (1059 234)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (24 10)  (1060 234)  (1060 234)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (31 10)  (1067 234)  (1067 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 234)  (1068 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 234)  (1069 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 234)  (1070 234)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 234)  (1072 234)  LC_5 Logic Functioning bit
 (37 10)  (1073 234)  (1073 234)  LC_5 Logic Functioning bit
 (50 10)  (1086 234)  (1086 234)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (1048 235)  (1048 235)  routing T_20_14.sp4_h_l_45 <X> T_20_14.sp4_v_t_45
 (21 11)  (1057 235)  (1057 235)  routing T_20_14.sp4_h_r_31 <X> T_20_14.lc_trk_g2_7
 (22 11)  (1058 235)  (1058 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1059 235)  (1059 235)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g2_6
 (24 11)  (1060 235)  (1060 235)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g2_6
 (25 11)  (1061 235)  (1061 235)  routing T_20_14.sp4_h_r_30 <X> T_20_14.lc_trk_g2_6
 (31 11)  (1067 235)  (1067 235)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 235)  (1072 235)  LC_5 Logic Functioning bit
 (37 11)  (1073 235)  (1073 235)  LC_5 Logic Functioning bit
 (22 12)  (1058 236)  (1058 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1059 236)  (1059 236)  routing T_20_14.sp12_v_b_11 <X> T_20_14.lc_trk_g3_3
 (25 12)  (1061 236)  (1061 236)  routing T_20_14.wire_logic_cluster/lc_2/out <X> T_20_14.lc_trk_g3_2
 (27 12)  (1063 236)  (1063 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 236)  (1064 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 236)  (1065 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 236)  (1066 236)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 236)  (1068 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 236)  (1069 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 236)  (1070 236)  routing T_20_14.lc_trk_g3_0 <X> T_20_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 236)  (1071 236)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (37 12)  (1073 236)  (1073 236)  LC_6 Logic Functioning bit
 (38 12)  (1074 236)  (1074 236)  LC_6 Logic Functioning bit
 (39 12)  (1075 236)  (1075 236)  LC_6 Logic Functioning bit
 (40 12)  (1076 236)  (1076 236)  LC_6 Logic Functioning bit
 (41 12)  (1077 236)  (1077 236)  LC_6 Logic Functioning bit
 (42 12)  (1078 236)  (1078 236)  LC_6 Logic Functioning bit
 (43 12)  (1079 236)  (1079 236)  LC_6 Logic Functioning bit
 (45 12)  (1081 236)  (1081 236)  LC_6 Logic Functioning bit
 (9 13)  (1045 237)  (1045 237)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_v_b_10
 (10 13)  (1046 237)  (1046 237)  routing T_20_14.sp4_v_t_39 <X> T_20_14.sp4_v_b_10
 (16 13)  (1052 237)  (1052 237)  routing T_20_14.sp12_v_b_8 <X> T_20_14.lc_trk_g3_0
 (17 13)  (1053 237)  (1053 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (1058 237)  (1058 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1062 237)  (1062 237)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1063 237)  (1063 237)  routing T_20_14.lc_trk_g1_3 <X> T_20_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 237)  (1065 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 237)  (1066 237)  routing T_20_14.lc_trk_g3_6 <X> T_20_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (1068 237)  (1068 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1070 237)  (1070 237)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (35 13)  (1071 237)  (1071 237)  routing T_20_14.lc_trk_g1_7 <X> T_20_14.input_2_6
 (36 13)  (1072 237)  (1072 237)  LC_6 Logic Functioning bit
 (38 13)  (1074 237)  (1074 237)  LC_6 Logic Functioning bit
 (40 13)  (1076 237)  (1076 237)  LC_6 Logic Functioning bit
 (41 13)  (1077 237)  (1077 237)  LC_6 Logic Functioning bit
 (42 13)  (1078 237)  (1078 237)  LC_6 Logic Functioning bit
 (43 13)  (1079 237)  (1079 237)  LC_6 Logic Functioning bit
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 238)  (1044 238)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_h_l_47
 (17 14)  (1053 238)  (1053 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (1061 238)  (1061 238)  routing T_20_14.wire_logic_cluster/lc_6/out <X> T_20_14.lc_trk_g3_6
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 238)  (1066 238)  routing T_20_14.lc_trk_g0_4 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 238)  (1070 238)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 238)  (1071 238)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (36 14)  (1072 238)  (1072 238)  LC_7 Logic Functioning bit
 (37 14)  (1073 238)  (1073 238)  LC_7 Logic Functioning bit
 (42 14)  (1078 238)  (1078 238)  LC_7 Logic Functioning bit
 (47 14)  (1083 238)  (1083 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1087 238)  (1087 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (53 14)  (1089 238)  (1089 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (1036 239)  (1036 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 239)  (1037 239)  routing T_20_14.lc_trk_g1_5 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (8 15)  (1044 239)  (1044 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (9 15)  (1045 239)  (1045 239)  routing T_20_14.sp4_h_r_10 <X> T_20_14.sp4_v_t_47
 (22 15)  (1058 239)  (1058 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1062 239)  (1062 239)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 239)  (1063 239)  routing T_20_14.lc_trk_g1_2 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g3_3 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1068 239)  (1068 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1069 239)  (1069 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (35 15)  (1071 239)  (1071 239)  routing T_20_14.lc_trk_g2_7 <X> T_20_14.input_2_7
 (36 15)  (1072 239)  (1072 239)  LC_7 Logic Functioning bit
 (37 15)  (1073 239)  (1073 239)  LC_7 Logic Functioning bit
 (46 15)  (1082 239)  (1082 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_21_14

 (17 0)  (1107 224)  (1107 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1108 224)  (1108 224)  routing T_21_14.bnr_op_1 <X> T_21_14.lc_trk_g0_1
 (21 0)  (1111 224)  (1111 224)  routing T_21_14.wire_logic_cluster/lc_3/out <X> T_21_14.lc_trk_g0_3
 (22 0)  (1112 224)  (1112 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1115 224)  (1115 224)  routing T_21_14.wire_logic_cluster/lc_2/out <X> T_21_14.lc_trk_g0_2
 (27 0)  (1117 224)  (1117 224)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 224)  (1119 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 224)  (1120 224)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 224)  (1122 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (1129 224)  (1129 224)  LC_0 Logic Functioning bit
 (40 0)  (1130 224)  (1130 224)  LC_0 Logic Functioning bit
 (41 0)  (1131 224)  (1131 224)  LC_0 Logic Functioning bit
 (43 0)  (1133 224)  (1133 224)  LC_0 Logic Functioning bit
 (18 1)  (1108 225)  (1108 225)  routing T_21_14.bnr_op_1 <X> T_21_14.lc_trk_g0_1
 (22 1)  (1112 225)  (1112 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1117 225)  (1117 225)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 225)  (1118 225)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 225)  (1119 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 225)  (1120 225)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 225)  (1121 225)  routing T_21_14.lc_trk_g0_3 <X> T_21_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 225)  (1122 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1123 225)  (1123 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.input_2_0
 (35 1)  (1125 225)  (1125 225)  routing T_21_14.lc_trk_g2_2 <X> T_21_14.input_2_0
 (38 1)  (1128 225)  (1128 225)  LC_0 Logic Functioning bit
 (41 1)  (1131 225)  (1131 225)  LC_0 Logic Functioning bit
 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_6 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 226)  (1095 226)  routing T_21_14.sp4_h_r_9 <X> T_21_14.sp4_h_l_37
 (21 2)  (1111 226)  (1111 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (27 2)  (1117 226)  (1117 226)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1118 226)  (1118 226)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 226)  (1119 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 226)  (1121 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 226)  (1122 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 226)  (1123 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 226)  (1124 226)  routing T_21_14.lc_trk_g3_5 <X> T_21_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 226)  (1126 226)  LC_1 Logic Functioning bit
 (37 2)  (1127 226)  (1127 226)  LC_1 Logic Functioning bit
 (38 2)  (1128 226)  (1128 226)  LC_1 Logic Functioning bit
 (39 2)  (1129 226)  (1129 226)  LC_1 Logic Functioning bit
 (41 2)  (1131 226)  (1131 226)  LC_1 Logic Functioning bit
 (43 2)  (1133 226)  (1133 226)  LC_1 Logic Functioning bit
 (1 3)  (1091 227)  (1091 227)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (4 3)  (1094 227)  (1094 227)  routing T_21_14.sp4_h_r_9 <X> T_21_14.sp4_h_l_37
 (8 3)  (1098 227)  (1098 227)  routing T_21_14.sp4_h_l_36 <X> T_21_14.sp4_v_t_36
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (36 3)  (1126 227)  (1126 227)  LC_1 Logic Functioning bit
 (37 3)  (1127 227)  (1127 227)  LC_1 Logic Functioning bit
 (38 3)  (1128 227)  (1128 227)  LC_1 Logic Functioning bit
 (39 3)  (1129 227)  (1129 227)  LC_1 Logic Functioning bit
 (41 3)  (1131 227)  (1131 227)  LC_1 Logic Functioning bit
 (43 3)  (1133 227)  (1133 227)  LC_1 Logic Functioning bit
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1104 228)  (1104 228)  routing T_21_14.wire_logic_cluster/lc_0/out <X> T_21_14.lc_trk_g1_0
 (21 4)  (1111 228)  (1111 228)  routing T_21_14.sp4_h_r_19 <X> T_21_14.lc_trk_g1_3
 (22 4)  (1112 228)  (1112 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 228)  (1113 228)  routing T_21_14.sp4_h_r_19 <X> T_21_14.lc_trk_g1_3
 (24 4)  (1114 228)  (1114 228)  routing T_21_14.sp4_h_r_19 <X> T_21_14.lc_trk_g1_3
 (26 4)  (1116 228)  (1116 228)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1117 228)  (1117 228)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 228)  (1119 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1120 228)  (1120 228)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (1122 228)  (1122 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 228)  (1124 228)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 228)  (1126 228)  LC_2 Logic Functioning bit
 (37 4)  (1127 228)  (1127 228)  LC_2 Logic Functioning bit
 (38 4)  (1128 228)  (1128 228)  LC_2 Logic Functioning bit
 (41 4)  (1131 228)  (1131 228)  LC_2 Logic Functioning bit
 (43 4)  (1133 228)  (1133 228)  LC_2 Logic Functioning bit
 (50 4)  (1140 228)  (1140 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (1090 229)  (1090 229)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 229)  (1091 229)  routing T_21_14.lc_trk_g1_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (17 5)  (1107 229)  (1107 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (1111 229)  (1111 229)  routing T_21_14.sp4_h_r_19 <X> T_21_14.lc_trk_g1_3
 (22 5)  (1112 229)  (1112 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (1113 229)  (1113 229)  routing T_21_14.sp12_h_r_10 <X> T_21_14.lc_trk_g1_2
 (28 5)  (1118 229)  (1118 229)  routing T_21_14.lc_trk_g2_4 <X> T_21_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 229)  (1119 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1120 229)  (1120 229)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1121 229)  (1121 229)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_2/in_3
 (37 5)  (1127 229)  (1127 229)  LC_2 Logic Functioning bit
 (41 5)  (1131 229)  (1131 229)  LC_2 Logic Functioning bit
 (43 5)  (1133 229)  (1133 229)  LC_2 Logic Functioning bit
 (5 6)  (1095 230)  (1095 230)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (8 6)  (1098 230)  (1098 230)  routing T_21_14.sp4_h_r_4 <X> T_21_14.sp4_h_l_41
 (22 6)  (1112 230)  (1112 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1114 230)  (1114 230)  routing T_21_14.top_op_7 <X> T_21_14.lc_trk_g1_7
 (25 6)  (1115 230)  (1115 230)  routing T_21_14.wire_logic_cluster/lc_6/out <X> T_21_14.lc_trk_g1_6
 (26 6)  (1116 230)  (1116 230)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (35 6)  (1125 230)  (1125 230)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.input_2_3
 (37 6)  (1127 230)  (1127 230)  LC_3 Logic Functioning bit
 (42 6)  (1132 230)  (1132 230)  LC_3 Logic Functioning bit
 (6 7)  (1096 231)  (1096 231)  routing T_21_14.sp4_v_t_38 <X> T_21_14.sp4_h_l_38
 (11 7)  (1101 231)  (1101 231)  routing T_21_14.sp4_h_r_5 <X> T_21_14.sp4_h_l_40
 (21 7)  (1111 231)  (1111 231)  routing T_21_14.top_op_7 <X> T_21_14.lc_trk_g1_7
 (22 7)  (1112 231)  (1112 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1118 231)  (1118 231)  routing T_21_14.lc_trk_g2_5 <X> T_21_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 231)  (1119 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1122 231)  (1122 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (1125 231)  (1125 231)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.input_2_3
 (36 7)  (1126 231)  (1126 231)  LC_3 Logic Functioning bit
 (43 7)  (1133 231)  (1133 231)  LC_3 Logic Functioning bit
 (12 8)  (1102 232)  (1102 232)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (25 8)  (1115 232)  (1115 232)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g2_2
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 232)  (1121 232)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1124 232)  (1124 232)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (50 8)  (1140 232)  (1140 232)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (1101 233)  (1101 233)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (13 9)  (1103 233)  (1103 233)  routing T_21_14.sp4_v_b_2 <X> T_21_14.sp4_h_r_8
 (22 9)  (1112 233)  (1112 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1113 233)  (1113 233)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g2_2
 (25 9)  (1115 233)  (1115 233)  routing T_21_14.sp4_v_t_23 <X> T_21_14.lc_trk_g2_2
 (27 9)  (1117 233)  (1117 233)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 233)  (1118 233)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1120 233)  (1120 233)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g1_6 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 233)  (1126 233)  LC_4 Logic Functioning bit
 (38 9)  (1128 233)  (1128 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (41 9)  (1131 233)  (1131 233)  LC_4 Logic Functioning bit
 (43 9)  (1133 233)  (1133 233)  LC_4 Logic Functioning bit
 (3 10)  (1093 234)  (1093 234)  routing T_21_14.sp12_v_t_22 <X> T_21_14.sp12_h_l_22
 (5 10)  (1095 234)  (1095 234)  routing T_21_14.sp4_v_b_6 <X> T_21_14.sp4_h_l_43
 (8 10)  (1098 234)  (1098 234)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_h_l_42
 (9 10)  (1099 234)  (1099 234)  routing T_21_14.sp4_v_t_42 <X> T_21_14.sp4_h_l_42
 (14 10)  (1104 234)  (1104 234)  routing T_21_14.rgt_op_4 <X> T_21_14.lc_trk_g2_4
 (17 10)  (1107 234)  (1107 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1115 234)  (1115 234)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (27 10)  (1117 234)  (1117 234)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 234)  (1118 234)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 234)  (1119 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 234)  (1122 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 234)  (1126 234)  LC_5 Logic Functioning bit
 (37 10)  (1127 234)  (1127 234)  LC_5 Logic Functioning bit
 (38 10)  (1128 234)  (1128 234)  LC_5 Logic Functioning bit
 (50 10)  (1140 234)  (1140 234)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1105 235)  (1105 235)  routing T_21_14.rgt_op_4 <X> T_21_14.lc_trk_g2_4
 (17 11)  (1107 235)  (1107 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (1108 235)  (1108 235)  routing T_21_14.sp4_r_v_b_37 <X> T_21_14.lc_trk_g2_5
 (22 11)  (1112 235)  (1112 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (1113 235)  (1113 235)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (24 11)  (1114 235)  (1114 235)  routing T_21_14.sp4_h_r_38 <X> T_21_14.lc_trk_g2_6
 (26 11)  (1116 235)  (1116 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1117 235)  (1117 235)  routing T_21_14.lc_trk_g1_2 <X> T_21_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 235)  (1119 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (1121 235)  (1121 235)  routing T_21_14.lc_trk_g0_2 <X> T_21_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1126 235)  (1126 235)  LC_5 Logic Functioning bit
 (37 11)  (1127 235)  (1127 235)  LC_5 Logic Functioning bit
 (39 11)  (1129 235)  (1129 235)  LC_5 Logic Functioning bit
 (41 11)  (1131 235)  (1131 235)  LC_5 Logic Functioning bit
 (43 11)  (1133 235)  (1133 235)  LC_5 Logic Functioning bit
 (15 12)  (1105 236)  (1105 236)  routing T_21_14.rgt_op_1 <X> T_21_14.lc_trk_g3_1
 (17 12)  (1107 236)  (1107 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1108 236)  (1108 236)  routing T_21_14.rgt_op_1 <X> T_21_14.lc_trk_g3_1
 (26 12)  (1116 236)  (1116 236)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (1119 236)  (1119 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 236)  (1122 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 236)  (1124 236)  routing T_21_14.lc_trk_g1_0 <X> T_21_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 236)  (1127 236)  LC_6 Logic Functioning bit
 (42 12)  (1132 236)  (1132 236)  LC_6 Logic Functioning bit
 (45 12)  (1135 236)  (1135 236)  LC_6 Logic Functioning bit
 (48 12)  (1138 236)  (1138 236)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (50 12)  (1140 236)  (1140 236)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (1141 236)  (1141 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (1116 237)  (1116 237)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 237)  (1118 237)  routing T_21_14.lc_trk_g2_6 <X> T_21_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 237)  (1119 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (1126 237)  (1126 237)  LC_6 Logic Functioning bit
 (37 13)  (1127 237)  (1127 237)  LC_6 Logic Functioning bit
 (38 13)  (1128 237)  (1128 237)  LC_6 Logic Functioning bit
 (42 13)  (1132 237)  (1132 237)  LC_6 Logic Functioning bit
 (46 13)  (1136 237)  (1136 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (1138 237)  (1138 237)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (1141 237)  (1141 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (1143 237)  (1143 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (12 14)  (1102 238)  (1102 238)  routing T_21_14.sp4_v_b_11 <X> T_21_14.sp4_h_l_46
 (15 14)  (1105 238)  (1105 238)  routing T_21_14.tnr_op_5 <X> T_21_14.lc_trk_g3_5
 (17 14)  (1107 238)  (1107 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (1116 238)  (1116 238)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 238)  (1117 238)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 238)  (1118 238)  routing T_21_14.lc_trk_g3_1 <X> T_21_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 238)  (1119 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 238)  (1121 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 238)  (1122 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 238)  (1124 238)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 238)  (1126 238)  LC_7 Logic Functioning bit
 (37 14)  (1127 238)  (1127 238)  LC_7 Logic Functioning bit
 (40 14)  (1130 238)  (1130 238)  LC_7 Logic Functioning bit
 (42 14)  (1132 238)  (1132 238)  LC_7 Logic Functioning bit
 (43 14)  (1133 238)  (1133 238)  LC_7 Logic Functioning bit
 (22 15)  (1112 239)  (1112 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 239)  (1113 239)  routing T_21_14.sp4_h_r_30 <X> T_21_14.lc_trk_g3_6
 (24 15)  (1114 239)  (1114 239)  routing T_21_14.sp4_h_r_30 <X> T_21_14.lc_trk_g3_6
 (25 15)  (1115 239)  (1115 239)  routing T_21_14.sp4_h_r_30 <X> T_21_14.lc_trk_g3_6
 (26 15)  (1116 239)  (1116 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (1117 239)  (1117 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1118 239)  (1118 239)  routing T_21_14.lc_trk_g3_6 <X> T_21_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 239)  (1119 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1121 239)  (1121 239)  routing T_21_14.lc_trk_g1_7 <X> T_21_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (1122 239)  (1122 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1126 239)  (1126 239)  LC_7 Logic Functioning bit
 (37 15)  (1127 239)  (1127 239)  LC_7 Logic Functioning bit
 (38 15)  (1128 239)  (1128 239)  LC_7 Logic Functioning bit
 (40 15)  (1130 239)  (1130 239)  LC_7 Logic Functioning bit
 (41 15)  (1131 239)  (1131 239)  LC_7 Logic Functioning bit
 (42 15)  (1132 239)  (1132 239)  LC_7 Logic Functioning bit
 (43 15)  (1133 239)  (1133 239)  LC_7 Logic Functioning bit
 (46 15)  (1136 239)  (1136 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_22_14

 (8 0)  (1152 224)  (1152 224)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_h_r_1
 (10 0)  (1154 224)  (1154 224)  routing T_22_14.sp4_h_l_40 <X> T_22_14.sp4_h_r_1
 (17 0)  (1161 224)  (1161 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 224)  (1162 224)  routing T_22_14.wire_logic_cluster/lc_1/out <X> T_22_14.lc_trk_g0_1
 (26 0)  (1170 224)  (1170 224)  routing T_22_14.lc_trk_g0_4 <X> T_22_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (1172 224)  (1172 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 224)  (1173 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 224)  (1174 224)  routing T_22_14.lc_trk_g2_5 <X> T_22_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (1176 224)  (1176 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1177 224)  (1177 224)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (22 1)  (1166 225)  (1166 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1168 225)  (1168 225)  routing T_22_14.bot_op_2 <X> T_22_14.lc_trk_g0_2
 (29 1)  (1173 225)  (1173 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 225)  (1175 225)  routing T_22_14.lc_trk_g2_3 <X> T_22_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1176 225)  (1176 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1178 225)  (1178 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_0
 (35 1)  (1179 225)  (1179 225)  routing T_22_14.lc_trk_g1_3 <X> T_22_14.input_2_0
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit
 (0 2)  (1144 226)  (1144 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 226)  (1145 226)  routing T_22_14.glb_netwk_6 <X> T_22_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 226)  (1146 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (1152 226)  (1152 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (9 2)  (1153 226)  (1153 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (10 2)  (1154 226)  (1154 226)  routing T_22_14.sp4_v_t_42 <X> T_22_14.sp4_h_l_36
 (12 2)  (1156 226)  (1156 226)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_39
 (14 2)  (1158 226)  (1158 226)  routing T_22_14.wire_logic_cluster/lc_4/out <X> T_22_14.lc_trk_g0_4
 (15 2)  (1159 226)  (1159 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (16 2)  (1160 226)  (1160 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (17 2)  (1161 226)  (1161 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1162 226)  (1162 226)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (32 2)  (1176 226)  (1176 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 226)  (1178 226)  routing T_22_14.lc_trk_g1_1 <X> T_22_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (1181 226)  (1181 226)  LC_1 Logic Functioning bit
 (39 2)  (1183 226)  (1183 226)  LC_1 Logic Functioning bit
 (42 2)  (1186 226)  (1186 226)  LC_1 Logic Functioning bit
 (43 2)  (1187 226)  (1187 226)  LC_1 Logic Functioning bit
 (45 2)  (1189 226)  (1189 226)  LC_1 Logic Functioning bit
 (46 2)  (1190 226)  (1190 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1194 226)  (1194 226)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 226)  (1196 226)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (11 3)  (1155 227)  (1155 227)  routing T_22_14.sp4_v_t_39 <X> T_22_14.sp4_h_l_39
 (17 3)  (1161 227)  (1161 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (1162 227)  (1162 227)  routing T_22_14.sp4_h_r_21 <X> T_22_14.lc_trk_g0_5
 (26 3)  (1170 227)  (1170 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 227)  (1171 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 227)  (1172 227)  routing T_22_14.lc_trk_g3_2 <X> T_22_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 227)  (1173 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (1180 227)  (1180 227)  LC_1 Logic Functioning bit
 (38 3)  (1182 227)  (1182 227)  LC_1 Logic Functioning bit
 (42 3)  (1186 227)  (1186 227)  LC_1 Logic Functioning bit
 (43 3)  (1187 227)  (1187 227)  LC_1 Logic Functioning bit
 (47 3)  (1191 227)  (1191 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (1197 227)  (1197 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (1145 228)  (1145 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1159 228)  (1159 228)  routing T_22_14.bot_op_1 <X> T_22_14.lc_trk_g1_1
 (17 4)  (1161 228)  (1161 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1165 228)  (1165 228)  routing T_22_14.wire_logic_cluster/lc_3/out <X> T_22_14.lc_trk_g1_3
 (22 4)  (1166 228)  (1166 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1169 228)  (1169 228)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (1 5)  (1145 229)  (1145 229)  routing T_22_14.lc_trk_g0_2 <X> T_22_14.wire_logic_cluster/lc_7/cen
 (9 5)  (1153 229)  (1153 229)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_v_b_4
 (10 5)  (1154 229)  (1154 229)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_v_b_4
 (22 5)  (1166 229)  (1166 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 229)  (1167 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (24 5)  (1168 229)  (1168 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (25 5)  (1169 229)  (1169 229)  routing T_22_14.sp4_h_l_7 <X> T_22_14.lc_trk_g1_2
 (10 6)  (1154 230)  (1154 230)  routing T_22_14.sp4_v_b_11 <X> T_22_14.sp4_h_l_41
 (28 6)  (1172 230)  (1172 230)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 230)  (1173 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 230)  (1176 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 230)  (1177 230)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (1178 230)  (1178 230)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 230)  (1180 230)  LC_3 Logic Functioning bit
 (38 6)  (1182 230)  (1182 230)  LC_3 Logic Functioning bit
 (40 6)  (1184 230)  (1184 230)  LC_3 Logic Functioning bit
 (42 6)  (1186 230)  (1186 230)  LC_3 Logic Functioning bit
 (19 7)  (1163 231)  (1163 231)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (29 7)  (1173 231)  (1173 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 231)  (1180 231)  LC_3 Logic Functioning bit
 (37 7)  (1181 231)  (1181 231)  LC_3 Logic Functioning bit
 (38 7)  (1182 231)  (1182 231)  LC_3 Logic Functioning bit
 (39 7)  (1183 231)  (1183 231)  LC_3 Logic Functioning bit
 (41 7)  (1185 231)  (1185 231)  LC_3 Logic Functioning bit
 (43 7)  (1187 231)  (1187 231)  LC_3 Logic Functioning bit
 (8 8)  (1152 232)  (1152 232)  routing T_22_14.sp4_v_b_7 <X> T_22_14.sp4_h_r_7
 (9 8)  (1153 232)  (1153 232)  routing T_22_14.sp4_v_b_7 <X> T_22_14.sp4_h_r_7
 (12 8)  (1156 232)  (1156 232)  routing T_22_14.sp4_v_t_45 <X> T_22_14.sp4_h_r_8
 (14 8)  (1158 232)  (1158 232)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (15 8)  (1159 232)  (1159 232)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (16 8)  (1160 232)  (1160 232)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (17 8)  (1161 232)  (1161 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (1165 232)  (1165 232)  routing T_22_14.rgt_op_3 <X> T_22_14.lc_trk_g2_3
 (22 8)  (1166 232)  (1166 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 232)  (1168 232)  routing T_22_14.rgt_op_3 <X> T_22_14.lc_trk_g2_3
 (29 8)  (1173 232)  (1173 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (1180 232)  (1180 232)  LC_4 Logic Functioning bit
 (37 8)  (1181 232)  (1181 232)  LC_4 Logic Functioning bit
 (38 8)  (1182 232)  (1182 232)  LC_4 Logic Functioning bit
 (39 8)  (1183 232)  (1183 232)  LC_4 Logic Functioning bit
 (40 8)  (1184 232)  (1184 232)  LC_4 Logic Functioning bit
 (41 8)  (1185 232)  (1185 232)  LC_4 Logic Functioning bit
 (42 8)  (1186 232)  (1186 232)  LC_4 Logic Functioning bit
 (43 8)  (1187 232)  (1187 232)  LC_4 Logic Functioning bit
 (14 9)  (1158 233)  (1158 233)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (15 9)  (1159 233)  (1159 233)  routing T_22_14.sp12_v_b_0 <X> T_22_14.lc_trk_g2_0
 (17 9)  (1161 233)  (1161 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (18 9)  (1162 233)  (1162 233)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g2_1
 (22 9)  (1166 233)  (1166 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (1167 233)  (1167 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (24 9)  (1168 233)  (1168 233)  routing T_22_14.sp4_v_b_42 <X> T_22_14.lc_trk_g2_2
 (28 9)  (1172 233)  (1172 233)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 233)  (1173 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (1181 233)  (1181 233)  LC_4 Logic Functioning bit
 (39 9)  (1183 233)  (1183 233)  LC_4 Logic Functioning bit
 (40 9)  (1184 233)  (1184 233)  LC_4 Logic Functioning bit
 (42 9)  (1186 233)  (1186 233)  LC_4 Logic Functioning bit
 (3 10)  (1147 234)  (1147 234)  routing T_22_14.sp12_h_r_1 <X> T_22_14.sp12_h_l_22
 (5 10)  (1149 234)  (1149 234)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_h_l_43
 (8 10)  (1152 234)  (1152 234)  routing T_22_14.sp4_h_r_7 <X> T_22_14.sp4_h_l_42
 (17 10)  (1161 234)  (1161 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 234)  (1162 234)  routing T_22_14.wire_logic_cluster/lc_5/out <X> T_22_14.lc_trk_g2_5
 (26 10)  (1170 234)  (1170 234)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (1171 234)  (1171 234)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1172 234)  (1172 234)  routing T_22_14.lc_trk_g3_1 <X> T_22_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 234)  (1173 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 234)  (1176 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 234)  (1177 234)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 234)  (1180 234)  LC_5 Logic Functioning bit
 (38 10)  (1182 234)  (1182 234)  LC_5 Logic Functioning bit
 (41 10)  (1185 234)  (1185 234)  LC_5 Logic Functioning bit
 (43 10)  (1187 234)  (1187 234)  LC_5 Logic Functioning bit
 (3 11)  (1147 235)  (1147 235)  routing T_22_14.sp12_h_r_1 <X> T_22_14.sp12_h_l_22
 (6 11)  (1150 235)  (1150 235)  routing T_22_14.sp4_v_t_43 <X> T_22_14.sp4_h_l_43
 (13 11)  (1157 235)  (1157 235)  routing T_22_14.sp4_v_b_3 <X> T_22_14.sp4_h_l_45
 (29 11)  (1173 235)  (1173 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 235)  (1175 235)  routing T_22_14.lc_trk_g2_2 <X> T_22_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 235)  (1180 235)  LC_5 Logic Functioning bit
 (38 11)  (1182 235)  (1182 235)  LC_5 Logic Functioning bit
 (8 12)  (1152 236)  (1152 236)  routing T_22_14.sp4_h_l_47 <X> T_22_14.sp4_h_r_10
 (15 12)  (1159 236)  (1159 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (16 12)  (1160 236)  (1160 236)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (17 12)  (1161 236)  (1161 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (29 12)  (1173 236)  (1173 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 236)  (1174 236)  routing T_22_14.lc_trk_g0_5 <X> T_22_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 236)  (1176 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 236)  (1178 236)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 236)  (1180 236)  LC_6 Logic Functioning bit
 (38 12)  (1182 236)  (1182 236)  LC_6 Logic Functioning bit
 (40 12)  (1184 236)  (1184 236)  LC_6 Logic Functioning bit
 (41 12)  (1185 236)  (1185 236)  LC_6 Logic Functioning bit
 (42 12)  (1186 236)  (1186 236)  LC_6 Logic Functioning bit
 (43 12)  (1187 236)  (1187 236)  LC_6 Logic Functioning bit
 (18 13)  (1162 237)  (1162 237)  routing T_22_14.sp4_h_r_25 <X> T_22_14.lc_trk_g3_1
 (22 13)  (1166 237)  (1166 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (1172 237)  (1172 237)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 237)  (1173 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 237)  (1175 237)  routing T_22_14.lc_trk_g1_2 <X> T_22_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1180 237)  (1180 237)  LC_6 Logic Functioning bit
 (37 13)  (1181 237)  (1181 237)  LC_6 Logic Functioning bit
 (38 13)  (1182 237)  (1182 237)  LC_6 Logic Functioning bit
 (39 13)  (1183 237)  (1183 237)  LC_6 Logic Functioning bit
 (40 13)  (1184 237)  (1184 237)  LC_6 Logic Functioning bit
 (41 13)  (1185 237)  (1185 237)  LC_6 Logic Functioning bit
 (42 13)  (1186 237)  (1186 237)  LC_6 Logic Functioning bit
 (43 13)  (1187 237)  (1187 237)  LC_6 Logic Functioning bit
 (12 14)  (1156 238)  (1156 238)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_46
 (16 14)  (1160 238)  (1160 238)  routing T_22_14.sp4_v_b_37 <X> T_22_14.lc_trk_g3_5
 (17 14)  (1161 238)  (1161 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1162 238)  (1162 238)  routing T_22_14.sp4_v_b_37 <X> T_22_14.lc_trk_g3_5
 (28 14)  (1172 238)  (1172 238)  routing T_22_14.lc_trk_g2_0 <X> T_22_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 238)  (1173 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 238)  (1175 238)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 238)  (1176 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 238)  (1177 238)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 238)  (1178 238)  routing T_22_14.lc_trk_g3_5 <X> T_22_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (1181 238)  (1181 238)  LC_7 Logic Functioning bit
 (38 14)  (1182 238)  (1182 238)  LC_7 Logic Functioning bit
 (41 14)  (1185 238)  (1185 238)  LC_7 Logic Functioning bit
 (11 15)  (1155 239)  (1155 239)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_46
 (18 15)  (1162 239)  (1162 239)  routing T_22_14.sp4_v_b_37 <X> T_22_14.lc_trk_g3_5
 (29 15)  (1173 239)  (1173 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 239)  (1176 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (1177 239)  (1177 239)  routing T_22_14.lc_trk_g2_1 <X> T_22_14.input_2_7
 (39 15)  (1183 239)  (1183 239)  LC_7 Logic Functioning bit
 (40 15)  (1184 239)  (1184 239)  LC_7 Logic Functioning bit
 (53 15)  (1197 239)  (1197 239)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_23_14

 (15 0)  (1213 224)  (1213 224)  routing T_23_14.lft_op_1 <X> T_23_14.lc_trk_g0_1
 (17 0)  (1215 224)  (1215 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1216 224)  (1216 224)  routing T_23_14.lft_op_1 <X> T_23_14.lc_trk_g0_1
 (21 0)  (1219 224)  (1219 224)  routing T_23_14.wire_logic_cluster/lc_3/out <X> T_23_14.lc_trk_g0_3
 (22 0)  (1220 224)  (1220 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (1198 226)  (1198 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 226)  (1199 226)  routing T_23_14.glb_netwk_6 <X> T_23_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 226)  (1200 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (1210 226)  (1210 226)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_l_39
 (14 2)  (1212 226)  (1212 226)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g0_4
 (27 2)  (1225 226)  (1225 226)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 226)  (1226 226)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 226)  (1227 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 226)  (1228 226)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 226)  (1229 226)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 226)  (1230 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 226)  (1234 226)  LC_1 Logic Functioning bit
 (37 2)  (1235 226)  (1235 226)  LC_1 Logic Functioning bit
 (39 2)  (1237 226)  (1237 226)  LC_1 Logic Functioning bit
 (43 2)  (1241 226)  (1241 226)  LC_1 Logic Functioning bit
 (11 3)  (1209 227)  (1209 227)  routing T_23_14.sp4_v_t_39 <X> T_23_14.sp4_h_l_39
 (15 3)  (1213 227)  (1213 227)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g0_4
 (16 3)  (1214 227)  (1214 227)  routing T_23_14.sp4_h_l_1 <X> T_23_14.lc_trk_g0_4
 (17 3)  (1215 227)  (1215 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (26 3)  (1224 227)  (1224 227)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 227)  (1227 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 227)  (1228 227)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (1230 227)  (1230 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (1231 227)  (1231 227)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.input_2_1
 (34 3)  (1232 227)  (1232 227)  routing T_23_14.lc_trk_g3_0 <X> T_23_14.input_2_1
 (37 3)  (1235 227)  (1235 227)  LC_1 Logic Functioning bit
 (39 3)  (1237 227)  (1237 227)  LC_1 Logic Functioning bit
 (40 3)  (1238 227)  (1238 227)  LC_1 Logic Functioning bit
 (42 3)  (1240 227)  (1240 227)  LC_1 Logic Functioning bit
 (0 4)  (1198 228)  (1198 228)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 228)  (1199 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (17 4)  (1215 228)  (1215 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1216 228)  (1216 228)  routing T_23_14.wire_logic_cluster/lc_1/out <X> T_23_14.lc_trk_g1_1
 (22 4)  (1220 228)  (1220 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1221 228)  (1221 228)  routing T_23_14.sp12_h_r_11 <X> T_23_14.lc_trk_g1_3
 (26 4)  (1224 228)  (1224 228)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (1227 228)  (1227 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 228)  (1229 228)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 228)  (1230 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 228)  (1231 228)  routing T_23_14.lc_trk_g2_5 <X> T_23_14.wire_logic_cluster/lc_2/in_3
 (38 4)  (1236 228)  (1236 228)  LC_2 Logic Functioning bit
 (41 4)  (1239 228)  (1239 228)  LC_2 Logic Functioning bit
 (1 5)  (1199 229)  (1199 229)  routing T_23_14.lc_trk_g2_2 <X> T_23_14.wire_logic_cluster/lc_7/cen
 (26 5)  (1224 229)  (1224 229)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (1225 229)  (1225 229)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 229)  (1226 229)  routing T_23_14.lc_trk_g3_7 <X> T_23_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 229)  (1227 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 229)  (1228 229)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (1230 229)  (1230 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1232 229)  (1232 229)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.input_2_2
 (35 5)  (1233 229)  (1233 229)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.input_2_2
 (41 5)  (1239 229)  (1239 229)  LC_2 Logic Functioning bit
 (43 5)  (1241 229)  (1241 229)  LC_2 Logic Functioning bit
 (10 6)  (1208 230)  (1208 230)  routing T_23_14.sp4_v_b_11 <X> T_23_14.sp4_h_l_41
 (12 6)  (1210 230)  (1210 230)  routing T_23_14.sp4_h_r_2 <X> T_23_14.sp4_h_l_40
 (27 6)  (1225 230)  (1225 230)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 230)  (1227 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 230)  (1230 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 230)  (1232 230)  routing T_23_14.lc_trk_g1_1 <X> T_23_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 230)  (1235 230)  LC_3 Logic Functioning bit
 (42 6)  (1240 230)  (1240 230)  LC_3 Logic Functioning bit
 (45 6)  (1243 230)  (1243 230)  LC_3 Logic Functioning bit
 (47 6)  (1245 230)  (1245 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (1248 230)  (1248 230)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (1250 230)  (1250 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (1201 231)  (1201 231)  routing T_23_14.sp12_h_l_23 <X> T_23_14.sp12_v_t_23
 (8 7)  (1206 231)  (1206 231)  routing T_23_14.sp4_v_b_1 <X> T_23_14.sp4_v_t_41
 (10 7)  (1208 231)  (1208 231)  routing T_23_14.sp4_v_b_1 <X> T_23_14.sp4_v_t_41
 (13 7)  (1211 231)  (1211 231)  routing T_23_14.sp4_h_r_2 <X> T_23_14.sp4_h_l_40
 (26 7)  (1224 231)  (1224 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 231)  (1225 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 231)  (1226 231)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 231)  (1227 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1228 231)  (1228 231)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (1234 231)  (1234 231)  LC_3 Logic Functioning bit
 (37 7)  (1235 231)  (1235 231)  LC_3 Logic Functioning bit
 (39 7)  (1237 231)  (1237 231)  LC_3 Logic Functioning bit
 (43 7)  (1241 231)  (1241 231)  LC_3 Logic Functioning bit
 (48 7)  (1246 231)  (1246 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1249 231)  (1249 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (1224 232)  (1224 232)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 232)  (1225 232)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 232)  (1226 232)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (41 8)  (1239 232)  (1239 232)  LC_4 Logic Functioning bit
 (42 8)  (1240 232)  (1240 232)  LC_4 Logic Functioning bit
 (43 8)  (1241 232)  (1241 232)  LC_4 Logic Functioning bit
 (22 9)  (1220 233)  (1220 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1221 233)  (1221 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (24 9)  (1222 233)  (1222 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (25 9)  (1223 233)  (1223 233)  routing T_23_14.sp4_h_l_15 <X> T_23_14.lc_trk_g2_2
 (29 9)  (1227 233)  (1227 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 233)  (1228 233)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 233)  (1229 233)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (1230 233)  (1230 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (1232 233)  (1232 233)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.input_2_4
 (35 9)  (1233 233)  (1233 233)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.input_2_4
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (41 9)  (1239 233)  (1239 233)  LC_4 Logic Functioning bit
 (42 9)  (1240 233)  (1240 233)  LC_4 Logic Functioning bit
 (8 10)  (1206 234)  (1206 234)  routing T_23_14.sp4_h_r_11 <X> T_23_14.sp4_h_l_42
 (10 10)  (1208 234)  (1208 234)  routing T_23_14.sp4_h_r_11 <X> T_23_14.sp4_h_l_42
 (11 10)  (1209 234)  (1209 234)  routing T_23_14.sp4_h_l_38 <X> T_23_14.sp4_v_t_45
 (15 10)  (1213 234)  (1213 234)  routing T_23_14.tnl_op_5 <X> T_23_14.lc_trk_g2_5
 (17 10)  (1215 234)  (1215 234)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (27 10)  (1225 234)  (1225 234)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 234)  (1226 234)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 234)  (1227 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (36 10)  (1234 234)  (1234 234)  LC_5 Logic Functioning bit
 (37 10)  (1235 234)  (1235 234)  LC_5 Logic Functioning bit
 (38 10)  (1236 234)  (1236 234)  LC_5 Logic Functioning bit
 (39 10)  (1237 234)  (1237 234)  LC_5 Logic Functioning bit
 (40 10)  (1238 234)  (1238 234)  LC_5 Logic Functioning bit
 (41 10)  (1239 234)  (1239 234)  LC_5 Logic Functioning bit
 (42 10)  (1240 234)  (1240 234)  LC_5 Logic Functioning bit
 (43 10)  (1241 234)  (1241 234)  LC_5 Logic Functioning bit
 (46 10)  (1244 234)  (1244 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1248 234)  (1248 234)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (1212 235)  (1212 235)  routing T_23_14.sp4_r_v_b_36 <X> T_23_14.lc_trk_g2_4
 (17 11)  (1215 235)  (1215 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (1216 235)  (1216 235)  routing T_23_14.tnl_op_5 <X> T_23_14.lc_trk_g2_5
 (29 11)  (1227 235)  (1227 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (1234 235)  (1234 235)  LC_5 Logic Functioning bit
 (38 11)  (1236 235)  (1236 235)  LC_5 Logic Functioning bit
 (39 11)  (1237 235)  (1237 235)  LC_5 Logic Functioning bit
 (40 11)  (1238 235)  (1238 235)  LC_5 Logic Functioning bit
 (41 11)  (1239 235)  (1239 235)  LC_5 Logic Functioning bit
 (43 11)  (1241 235)  (1241 235)  LC_5 Logic Functioning bit
 (9 12)  (1207 236)  (1207 236)  routing T_23_14.sp4_v_t_47 <X> T_23_14.sp4_h_r_10
 (14 12)  (1212 236)  (1212 236)  routing T_23_14.sp4_h_l_21 <X> T_23_14.lc_trk_g3_0
 (17 12)  (1215 236)  (1215 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (1216 236)  (1216 236)  routing T_23_14.bnl_op_1 <X> T_23_14.lc_trk_g3_1
 (25 12)  (1223 236)  (1223 236)  routing T_23_14.sp4_v_t_23 <X> T_23_14.lc_trk_g3_2
 (27 12)  (1225 236)  (1225 236)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 236)  (1226 236)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 236)  (1227 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 236)  (1230 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1234 236)  (1234 236)  LC_6 Logic Functioning bit
 (37 12)  (1235 236)  (1235 236)  LC_6 Logic Functioning bit
 (38 12)  (1236 236)  (1236 236)  LC_6 Logic Functioning bit
 (39 12)  (1237 236)  (1237 236)  LC_6 Logic Functioning bit
 (40 12)  (1238 236)  (1238 236)  LC_6 Logic Functioning bit
 (41 12)  (1239 236)  (1239 236)  LC_6 Logic Functioning bit
 (42 12)  (1240 236)  (1240 236)  LC_6 Logic Functioning bit
 (43 12)  (1241 236)  (1241 236)  LC_6 Logic Functioning bit
 (15 13)  (1213 237)  (1213 237)  routing T_23_14.sp4_h_l_21 <X> T_23_14.lc_trk_g3_0
 (16 13)  (1214 237)  (1214 237)  routing T_23_14.sp4_h_l_21 <X> T_23_14.lc_trk_g3_0
 (17 13)  (1215 237)  (1215 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (1216 237)  (1216 237)  routing T_23_14.bnl_op_1 <X> T_23_14.lc_trk_g3_1
 (22 13)  (1220 237)  (1220 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1221 237)  (1221 237)  routing T_23_14.sp4_v_t_23 <X> T_23_14.lc_trk_g3_2
 (25 13)  (1223 237)  (1223 237)  routing T_23_14.sp4_v_t_23 <X> T_23_14.lc_trk_g3_2
 (27 13)  (1225 237)  (1225 237)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 237)  (1226 237)  routing T_23_14.lc_trk_g3_1 <X> T_23_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 237)  (1227 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 237)  (1228 237)  routing T_23_14.lc_trk_g3_2 <X> T_23_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1229 237)  (1229 237)  routing T_23_14.lc_trk_g0_3 <X> T_23_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1234 237)  (1234 237)  LC_6 Logic Functioning bit
 (37 13)  (1235 237)  (1235 237)  LC_6 Logic Functioning bit
 (38 13)  (1236 237)  (1236 237)  LC_6 Logic Functioning bit
 (39 13)  (1237 237)  (1237 237)  LC_6 Logic Functioning bit
 (40 13)  (1238 237)  (1238 237)  LC_6 Logic Functioning bit
 (42 13)  (1240 237)  (1240 237)  LC_6 Logic Functioning bit
 (0 14)  (1198 238)  (1198 238)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 238)  (1199 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (1203 238)  (1203 238)  routing T_23_14.sp4_v_t_44 <X> T_23_14.sp4_h_l_44
 (10 14)  (1208 238)  (1208 238)  routing T_23_14.sp4_v_b_5 <X> T_23_14.sp4_h_l_47
 (13 14)  (1211 238)  (1211 238)  routing T_23_14.sp4_v_b_11 <X> T_23_14.sp4_v_t_46
 (22 14)  (1220 238)  (1220 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 238)  (1221 238)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (24 14)  (1222 238)  (1222 238)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (27 14)  (1225 238)  (1225 238)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 238)  (1227 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 238)  (1229 238)  routing T_23_14.lc_trk_g0_4 <X> T_23_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 238)  (1230 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 238)  (1234 238)  LC_7 Logic Functioning bit
 (37 14)  (1235 238)  (1235 238)  LC_7 Logic Functioning bit
 (39 14)  (1237 238)  (1237 238)  LC_7 Logic Functioning bit
 (41 14)  (1239 238)  (1239 238)  LC_7 Logic Functioning bit
 (42 14)  (1240 238)  (1240 238)  LC_7 Logic Functioning bit
 (43 14)  (1241 238)  (1241 238)  LC_7 Logic Functioning bit
 (50 14)  (1248 238)  (1248 238)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (1199 239)  (1199 239)  routing T_23_14.lc_trk_g2_4 <X> T_23_14.wire_logic_cluster/lc_7/s_r
 (6 15)  (1204 239)  (1204 239)  routing T_23_14.sp4_v_t_44 <X> T_23_14.sp4_h_l_44
 (21 15)  (1219 239)  (1219 239)  routing T_23_14.sp4_h_r_31 <X> T_23_14.lc_trk_g3_7
 (29 15)  (1227 239)  (1227 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 239)  (1228 239)  routing T_23_14.lc_trk_g1_3 <X> T_23_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (1234 239)  (1234 239)  LC_7 Logic Functioning bit
 (37 15)  (1235 239)  (1235 239)  LC_7 Logic Functioning bit
 (38 15)  (1236 239)  (1236 239)  LC_7 Logic Functioning bit
 (41 15)  (1239 239)  (1239 239)  LC_7 Logic Functioning bit
 (42 15)  (1240 239)  (1240 239)  LC_7 Logic Functioning bit
 (43 15)  (1241 239)  (1241 239)  LC_7 Logic Functioning bit


LogicTile_24_14

 (11 0)  (1263 224)  (1263 224)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_2
 (21 0)  (1273 224)  (1273 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (22 0)  (1274 224)  (1274 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1276 224)  (1276 224)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g0_3
 (26 0)  (1278 224)  (1278 224)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 224)  (1281 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 224)  (1284 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 224)  (1285 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 224)  (1286 224)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 224)  (1287 224)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (37 0)  (1289 224)  (1289 224)  LC_0 Logic Functioning bit
 (41 0)  (1293 224)  (1293 224)  LC_0 Logic Functioning bit
 (42 0)  (1294 224)  (1294 224)  LC_0 Logic Functioning bit
 (45 0)  (1297 224)  (1297 224)  LC_0 Logic Functioning bit
 (12 1)  (1264 225)  (1264 225)  routing T_24_14.sp4_v_t_46 <X> T_24_14.sp4_v_b_2
 (22 1)  (1274 225)  (1274 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1275 225)  (1275 225)  routing T_24_14.sp4_v_b_18 <X> T_24_14.lc_trk_g0_2
 (24 1)  (1276 225)  (1276 225)  routing T_24_14.sp4_v_b_18 <X> T_24_14.lc_trk_g0_2
 (29 1)  (1281 225)  (1281 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 225)  (1282 225)  routing T_24_14.lc_trk_g0_3 <X> T_24_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (1283 225)  (1283 225)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (1284 225)  (1284 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (1285 225)  (1285 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (34 1)  (1286 225)  (1286 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (35 1)  (1287 225)  (1287 225)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.input_2_0
 (40 1)  (1292 225)  (1292 225)  LC_0 Logic Functioning bit
 (53 1)  (1305 225)  (1305 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1252 226)  (1252 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 226)  (1253 226)  routing T_24_14.glb_netwk_6 <X> T_24_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 226)  (1254 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1257 226)  (1257 226)  routing T_24_14.sp4_v_t_43 <X> T_24_14.sp4_h_l_37
 (4 3)  (1256 227)  (1256 227)  routing T_24_14.sp4_v_t_43 <X> T_24_14.sp4_h_l_37
 (6 3)  (1258 227)  (1258 227)  routing T_24_14.sp4_v_t_43 <X> T_24_14.sp4_h_l_37
 (8 3)  (1260 227)  (1260 227)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_v_t_36
 (14 3)  (1266 227)  (1266 227)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g0_4
 (15 3)  (1267 227)  (1267 227)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g0_4
 (16 3)  (1268 227)  (1268 227)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g0_4
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (1253 228)  (1253 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (9 4)  (1261 228)  (1261 228)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_h_r_4
 (10 4)  (1262 228)  (1262 228)  routing T_24_14.sp4_h_l_36 <X> T_24_14.sp4_h_r_4
 (21 4)  (1273 228)  (1273 228)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g1_3
 (22 4)  (1274 228)  (1274 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1276 228)  (1276 228)  routing T_24_14.lft_op_3 <X> T_24_14.lc_trk_g1_3
 (1 5)  (1253 229)  (1253 229)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_7/cen
 (27 6)  (1279 230)  (1279 230)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 230)  (1280 230)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 230)  (1281 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 230)  (1282 230)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 230)  (1284 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 230)  (1286 230)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 230)  (1287 230)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.input_2_3
 (36 6)  (1288 230)  (1288 230)  LC_3 Logic Functioning bit
 (38 6)  (1290 230)  (1290 230)  LC_3 Logic Functioning bit
 (39 6)  (1291 230)  (1291 230)  LC_3 Logic Functioning bit
 (43 6)  (1295 230)  (1295 230)  LC_3 Logic Functioning bit
 (46 6)  (1298 230)  (1298 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (1266 231)  (1266 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (15 7)  (1267 231)  (1267 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (16 7)  (1268 231)  (1268 231)  routing T_24_14.sp4_h_r_4 <X> T_24_14.lc_trk_g1_4
 (17 7)  (1269 231)  (1269 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (26 7)  (1278 231)  (1278 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 231)  (1279 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 231)  (1280 231)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 231)  (1281 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 231)  (1282 231)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 231)  (1283 231)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 231)  (1284 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (1286 231)  (1286 231)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.input_2_3
 (36 7)  (1288 231)  (1288 231)  LC_3 Logic Functioning bit
 (38 7)  (1290 231)  (1290 231)  LC_3 Logic Functioning bit
 (40 7)  (1292 231)  (1292 231)  LC_3 Logic Functioning bit
 (43 7)  (1295 231)  (1295 231)  LC_3 Logic Functioning bit
 (51 7)  (1303 231)  (1303 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (1257 232)  (1257 232)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_h_r_6
 (4 9)  (1256 233)  (1256 233)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_h_r_6
 (8 9)  (1260 233)  (1260 233)  routing T_24_14.sp4_h_r_7 <X> T_24_14.sp4_v_b_7
 (3 10)  (1255 234)  (1255 234)  routing T_24_14.sp12_v_t_22 <X> T_24_14.sp12_h_l_22
 (27 10)  (1279 234)  (1279 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 234)  (1280 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 234)  (1282 234)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (35 10)  (1287 234)  (1287 234)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.input_2_5
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (37 10)  (1289 234)  (1289 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (39 10)  (1291 234)  (1291 234)  LC_5 Logic Functioning bit
 (40 10)  (1292 234)  (1292 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (42 10)  (1294 234)  (1294 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (51 10)  (1303 234)  (1303 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (1258 235)  (1258 235)  routing T_24_14.sp4_h_r_6 <X> T_24_14.sp4_h_l_43
 (26 11)  (1278 235)  (1278 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (1279 235)  (1279 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 235)  (1280 235)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 235)  (1282 235)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (32 11)  (1284 235)  (1284 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (1286 235)  (1286 235)  routing T_24_14.lc_trk_g1_4 <X> T_24_14.input_2_5
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (37 11)  (1289 235)  (1289 235)  LC_5 Logic Functioning bit
 (39 11)  (1291 235)  (1291 235)  LC_5 Logic Functioning bit
 (40 11)  (1292 235)  (1292 235)  LC_5 Logic Functioning bit
 (42 11)  (1294 235)  (1294 235)  LC_5 Logic Functioning bit
 (43 11)  (1295 235)  (1295 235)  LC_5 Logic Functioning bit
 (4 12)  (1256 236)  (1256 236)  routing T_24_14.sp4_v_t_44 <X> T_24_14.sp4_v_b_9
 (25 12)  (1277 236)  (1277 236)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g3_2
 (26 12)  (1278 236)  (1278 236)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (1281 236)  (1281 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 236)  (1284 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 236)  (1285 236)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 236)  (1286 236)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 236)  (1288 236)  LC_6 Logic Functioning bit
 (38 12)  (1290 236)  (1290 236)  LC_6 Logic Functioning bit
 (40 12)  (1292 236)  (1292 236)  LC_6 Logic Functioning bit
 (41 12)  (1293 236)  (1293 236)  LC_6 Logic Functioning bit
 (42 12)  (1294 236)  (1294 236)  LC_6 Logic Functioning bit
 (43 12)  (1295 236)  (1295 236)  LC_6 Logic Functioning bit
 (22 13)  (1274 237)  (1274 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1275 237)  (1275 237)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g3_2
 (24 13)  (1276 237)  (1276 237)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g3_2
 (25 13)  (1277 237)  (1277 237)  routing T_24_14.sp4_h_r_42 <X> T_24_14.lc_trk_g3_2
 (26 13)  (1278 237)  (1278 237)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 237)  (1279 237)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 237)  (1280 237)  routing T_24_14.lc_trk_g3_7 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 237)  (1281 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 237)  (1282 237)  routing T_24_14.lc_trk_g0_3 <X> T_24_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 237)  (1283 237)  routing T_24_14.lc_trk_g3_2 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 237)  (1288 237)  LC_6 Logic Functioning bit
 (37 13)  (1289 237)  (1289 237)  LC_6 Logic Functioning bit
 (38 13)  (1290 237)  (1290 237)  LC_6 Logic Functioning bit
 (39 13)  (1291 237)  (1291 237)  LC_6 Logic Functioning bit
 (40 13)  (1292 237)  (1292 237)  LC_6 Logic Functioning bit
 (41 13)  (1293 237)  (1293 237)  LC_6 Logic Functioning bit
 (42 13)  (1294 237)  (1294 237)  LC_6 Logic Functioning bit
 (43 13)  (1295 237)  (1295 237)  LC_6 Logic Functioning bit
 (53 13)  (1305 237)  (1305 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (1274 238)  (1274 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1275 238)  (1275 238)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7
 (24 14)  (1276 238)  (1276 238)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7
 (21 15)  (1273 239)  (1273 239)  routing T_24_14.sp4_h_r_31 <X> T_24_14.lc_trk_g3_7


RAM_Tile_25_14

 (0 0)  (1306 224)  (1306 224)  Negative Clock bit

 (3 0)  (1309 224)  (1309 224)  routing T_25_14.sp12_v_t_23 <X> T_25_14.sp12_v_b_0
 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (6 2)  (1312 226)  (1312 226)  routing T_25_14.sp4_h_l_42 <X> T_25_14.sp4_v_t_37
 (27 2)  (1333 226)  (1333 226)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.wire_bram/ram/WDATA_6
 (28 2)  (1334 226)  (1334 226)  routing T_25_14.lc_trk_g3_1 <X> T_25_14.wire_bram/ram/WDATA_6
 (29 2)  (1335 226)  (1335 226)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_1 wire_bram/ram/WDATA_6
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (40 3)  (1346 227)  (1346 227)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_6 sp12_v_t_17
 (2 4)  (1308 228)  (1308 228)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (9 5)  (1315 229)  (1315 229)  routing T_25_14.sp4_v_t_41 <X> T_25_14.sp4_v_b_4
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (8 6)  (1314 230)  (1314 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (9 6)  (1315 230)  (1315 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (10 6)  (1316 230)  (1316 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (12 6)  (1318 230)  (1318 230)  routing T_25_14.sp4_v_t_46 <X> T_25_14.sp4_h_l_40
 (17 6)  (1323 230)  (1323 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (28 6)  (1334 230)  (1334 230)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.wire_bram/ram/WDATA_4
 (29 6)  (1335 230)  (1335 230)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (1336 230)  (1336 230)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.wire_bram/ram/WDATA_4
 (37 6)  (1343 230)  (1343 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_4 sp12_h_l_13
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (11 7)  (1317 231)  (1317 231)  routing T_25_14.sp4_v_t_46 <X> T_25_14.sp4_h_l_40
 (13 7)  (1319 231)  (1319 231)  routing T_25_14.sp4_v_t_46 <X> T_25_14.sp4_h_l_40
 (18 7)  (1324 231)  (1324 231)  routing T_25_14.sp4_r_v_b_29 <X> T_25_14.lc_trk_g1_5
 (30 7)  (1336 231)  (1336 231)  routing T_25_14.lc_trk_g2_6 <X> T_25_14.wire_bram/ram/WDATA_4
 (25 8)  (1331 232)  (1331 232)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g2_2
 (22 9)  (1328 233)  (1328 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 233)  (1329 233)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g2_2
 (24 9)  (1330 233)  (1330 233)  routing T_25_14.sp4_h_r_34 <X> T_25_14.lc_trk_g2_2
 (3 10)  (1309 234)  (1309 234)  routing T_25_14.sp12_v_t_22 <X> T_25_14.sp12_h_l_22
 (28 10)  (1334 234)  (1334 234)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.wire_bram/ram/WDATA_2
 (29 10)  (1335 234)  (1335 234)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (22 11)  (1328 235)  (1328 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1336 235)  (1336 235)  routing T_25_14.lc_trk_g2_2 <X> T_25_14.wire_bram/ram/WDATA_2
 (37 11)  (1343 235)  (1343 235)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_2 sp4_h_l_15
 (4 12)  (1310 236)  (1310 236)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_v_b_9
 (17 12)  (1323 236)  (1323 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (5 14)  (1311 238)  (1311 238)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_h_l_44
 (15 14)  (1321 238)  (1321 238)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g3_5
 (16 14)  (1322 238)  (1322 238)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g3_5
 (17 14)  (1323 238)  (1323 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 238)  (1324 238)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g3_5
 (27 14)  (1333 238)  (1333 238)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WDATA_0
 (29 14)  (1335 238)  (1335 238)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_5 wire_bram/ram/WDATA_0
 (30 14)  (1336 238)  (1336 238)  routing T_25_14.lc_trk_g1_5 <X> T_25_14.wire_bram/ram/WDATA_0
 (37 14)  (1343 238)  (1343 238)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (0 15)  (1306 239)  (1306 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g3_5 <X> T_25_14.wire_bram/ram/WE
 (6 15)  (1312 239)  (1312 239)  routing T_25_14.sp4_v_t_44 <X> T_25_14.sp4_h_l_44
 (18 15)  (1324 239)  (1324 239)  routing T_25_14.sp4_h_r_45 <X> T_25_14.lc_trk_g3_5


LogicTile_26_14

 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_v_b_0 <X> T_26_14.sp12_h_l_23
 (19 4)  (1367 228)  (1367 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (9 5)  (1357 229)  (1357 229)  routing T_26_14.sp4_v_t_41 <X> T_26_14.sp4_v_b_4
 (8 13)  (1356 237)  (1356 237)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_b_10
 (9 13)  (1357 237)  (1357 237)  routing T_26_14.sp4_h_l_47 <X> T_26_14.sp4_v_b_10


LogicTile_30_14

 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_v_b_0 <X> T_30_14.sp12_h_l_23


LogicTile_6_13

 (9 0)  (297 208)  (297 208)  routing T_6_13.sp4_v_t_36 <X> T_6_13.sp4_h_r_1
 (26 6)  (314 214)  (314 214)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (316 214)  (316 214)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 214)  (317 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 214)  (318 214)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 214)  (320 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 214)  (321 214)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 214)  (322 214)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 214)  (324 214)  LC_3 Logic Functioning bit
 (37 6)  (325 214)  (325 214)  LC_3 Logic Functioning bit
 (38 6)  (326 214)  (326 214)  LC_3 Logic Functioning bit
 (39 6)  (327 214)  (327 214)  LC_3 Logic Functioning bit
 (41 6)  (329 214)  (329 214)  LC_3 Logic Functioning bit
 (42 6)  (330 214)  (330 214)  LC_3 Logic Functioning bit
 (43 6)  (331 214)  (331 214)  LC_3 Logic Functioning bit
 (26 7)  (314 215)  (314 215)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 215)  (315 215)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 215)  (316 215)  routing T_6_13.lc_trk_g3_6 <X> T_6_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 215)  (317 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 215)  (318 215)  routing T_6_13.lc_trk_g2_6 <X> T_6_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 215)  (319 215)  routing T_6_13.lc_trk_g3_3 <X> T_6_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 215)  (320 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 215)  (321 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.input_2_3
 (34 7)  (322 215)  (322 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.input_2_3
 (35 7)  (323 215)  (323 215)  routing T_6_13.lc_trk_g3_2 <X> T_6_13.input_2_3
 (36 7)  (324 215)  (324 215)  LC_3 Logic Functioning bit
 (37 7)  (325 215)  (325 215)  LC_3 Logic Functioning bit
 (38 7)  (326 215)  (326 215)  LC_3 Logic Functioning bit
 (39 7)  (327 215)  (327 215)  LC_3 Logic Functioning bit
 (40 7)  (328 215)  (328 215)  LC_3 Logic Functioning bit
 (41 7)  (329 215)  (329 215)  LC_3 Logic Functioning bit
 (42 7)  (330 215)  (330 215)  LC_3 Logic Functioning bit
 (43 7)  (331 215)  (331 215)  LC_3 Logic Functioning bit
 (3 8)  (291 216)  (291 216)  routing T_6_13.sp12_v_t_22 <X> T_6_13.sp12_v_b_1
 (22 11)  (310 219)  (310 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (312 219)  (312 219)  routing T_6_13.tnr_op_6 <X> T_6_13.lc_trk_g2_6
 (21 12)  (309 220)  (309 220)  routing T_6_13.rgt_op_3 <X> T_6_13.lc_trk_g3_3
 (22 12)  (310 220)  (310 220)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (312 220)  (312 220)  routing T_6_13.rgt_op_3 <X> T_6_13.lc_trk_g3_3
 (22 13)  (310 221)  (310 221)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (312 221)  (312 221)  routing T_6_13.tnr_op_2 <X> T_6_13.lc_trk_g3_2
 (25 14)  (313 222)  (313 222)  routing T_6_13.rgt_op_6 <X> T_6_13.lc_trk_g3_6
 (22 15)  (310 223)  (310 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (312 223)  (312 223)  routing T_6_13.rgt_op_6 <X> T_6_13.lc_trk_g3_6


LogicTile_7_13

 (27 0)  (369 208)  (369 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (370 208)  (370 208)  routing T_7_13.lc_trk_g3_0 <X> T_7_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 208)  (371 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (374 208)  (374 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (378 208)  (378 208)  LC_0 Logic Functioning bit
 (39 0)  (381 208)  (381 208)  LC_0 Logic Functioning bit
 (41 0)  (383 208)  (383 208)  LC_0 Logic Functioning bit
 (42 0)  (384 208)  (384 208)  LC_0 Logic Functioning bit
 (44 0)  (386 208)  (386 208)  LC_0 Logic Functioning bit
 (45 0)  (387 208)  (387 208)  LC_0 Logic Functioning bit
 (36 1)  (378 209)  (378 209)  LC_0 Logic Functioning bit
 (39 1)  (381 209)  (381 209)  LC_0 Logic Functioning bit
 (41 1)  (383 209)  (383 209)  LC_0 Logic Functioning bit
 (42 1)  (384 209)  (384 209)  LC_0 Logic Functioning bit
 (50 1)  (392 209)  (392 209)  Carry_In_Mux bit 

 (0 2)  (342 210)  (342 210)  routing T_7_13.glb_netwk_3 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (2 2)  (344 210)  (344 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (356 210)  (356 210)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (27 2)  (369 210)  (369 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (370 210)  (370 210)  routing T_7_13.lc_trk_g3_1 <X> T_7_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 210)  (371 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 210)  (374 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (378 210)  (378 210)  LC_1 Logic Functioning bit
 (39 2)  (381 210)  (381 210)  LC_1 Logic Functioning bit
 (41 2)  (383 210)  (383 210)  LC_1 Logic Functioning bit
 (42 2)  (384 210)  (384 210)  LC_1 Logic Functioning bit
 (44 2)  (386 210)  (386 210)  LC_1 Logic Functioning bit
 (45 2)  (387 210)  (387 210)  LC_1 Logic Functioning bit
 (0 3)  (342 211)  (342 211)  routing T_7_13.glb_netwk_3 <X> T_7_13.wire_logic_cluster/lc_7/clk
 (15 3)  (357 211)  (357 211)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (16 3)  (358 211)  (358 211)  routing T_7_13.sp4_h_l_1 <X> T_7_13.lc_trk_g0_4
 (17 3)  (359 211)  (359 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (36 3)  (378 211)  (378 211)  LC_1 Logic Functioning bit
 (39 3)  (381 211)  (381 211)  LC_1 Logic Functioning bit
 (41 3)  (383 211)  (383 211)  LC_1 Logic Functioning bit
 (42 3)  (384 211)  (384 211)  LC_1 Logic Functioning bit
 (21 4)  (363 212)  (363 212)  routing T_7_13.wire_logic_cluster/lc_3/out <X> T_7_13.lc_trk_g1_3
 (22 4)  (364 212)  (364 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (367 212)  (367 212)  routing T_7_13.wire_logic_cluster/lc_2/out <X> T_7_13.lc_trk_g1_2
 (27 4)  (369 212)  (369 212)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 212)  (371 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 212)  (374 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (378 212)  (378 212)  LC_2 Logic Functioning bit
 (39 4)  (381 212)  (381 212)  LC_2 Logic Functioning bit
 (41 4)  (383 212)  (383 212)  LC_2 Logic Functioning bit
 (42 4)  (384 212)  (384 212)  LC_2 Logic Functioning bit
 (44 4)  (386 212)  (386 212)  LC_2 Logic Functioning bit
 (45 4)  (387 212)  (387 212)  LC_2 Logic Functioning bit
 (22 5)  (364 213)  (364 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (372 213)  (372 213)  routing T_7_13.lc_trk_g1_2 <X> T_7_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (378 213)  (378 213)  LC_2 Logic Functioning bit
 (39 5)  (381 213)  (381 213)  LC_2 Logic Functioning bit
 (41 5)  (383 213)  (383 213)  LC_2 Logic Functioning bit
 (42 5)  (384 213)  (384 213)  LC_2 Logic Functioning bit
 (17 6)  (359 214)  (359 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (360 214)  (360 214)  routing T_7_13.wire_logic_cluster/lc_5/out <X> T_7_13.lc_trk_g1_5
 (25 6)  (367 214)  (367 214)  routing T_7_13.wire_logic_cluster/lc_6/out <X> T_7_13.lc_trk_g1_6
 (27 6)  (369 214)  (369 214)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 214)  (371 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (374 214)  (374 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (378 214)  (378 214)  LC_3 Logic Functioning bit
 (39 6)  (381 214)  (381 214)  LC_3 Logic Functioning bit
 (41 6)  (383 214)  (383 214)  LC_3 Logic Functioning bit
 (42 6)  (384 214)  (384 214)  LC_3 Logic Functioning bit
 (44 6)  (386 214)  (386 214)  LC_3 Logic Functioning bit
 (45 6)  (387 214)  (387 214)  LC_3 Logic Functioning bit
 (22 7)  (364 215)  (364 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (372 215)  (372 215)  routing T_7_13.lc_trk_g1_3 <X> T_7_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (378 215)  (378 215)  LC_3 Logic Functioning bit
 (39 7)  (381 215)  (381 215)  LC_3 Logic Functioning bit
 (41 7)  (383 215)  (383 215)  LC_3 Logic Functioning bit
 (42 7)  (384 215)  (384 215)  LC_3 Logic Functioning bit
 (27 8)  (369 216)  (369 216)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 216)  (370 216)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 216)  (371 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 216)  (372 216)  routing T_7_13.lc_trk_g3_4 <X> T_7_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 216)  (374 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (378 216)  (378 216)  LC_4 Logic Functioning bit
 (39 8)  (381 216)  (381 216)  LC_4 Logic Functioning bit
 (41 8)  (383 216)  (383 216)  LC_4 Logic Functioning bit
 (42 8)  (384 216)  (384 216)  LC_4 Logic Functioning bit
 (44 8)  (386 216)  (386 216)  LC_4 Logic Functioning bit
 (45 8)  (387 216)  (387 216)  LC_4 Logic Functioning bit
 (36 9)  (378 217)  (378 217)  LC_4 Logic Functioning bit
 (39 9)  (381 217)  (381 217)  LC_4 Logic Functioning bit
 (41 9)  (383 217)  (383 217)  LC_4 Logic Functioning bit
 (42 9)  (384 217)  (384 217)  LC_4 Logic Functioning bit
 (27 10)  (369 218)  (369 218)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 218)  (371 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 218)  (372 218)  routing T_7_13.lc_trk_g1_5 <X> T_7_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 218)  (374 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (378 218)  (378 218)  LC_5 Logic Functioning bit
 (39 10)  (381 218)  (381 218)  LC_5 Logic Functioning bit
 (41 10)  (383 218)  (383 218)  LC_5 Logic Functioning bit
 (42 10)  (384 218)  (384 218)  LC_5 Logic Functioning bit
 (44 10)  (386 218)  (386 218)  LC_5 Logic Functioning bit
 (45 10)  (387 218)  (387 218)  LC_5 Logic Functioning bit
 (36 11)  (378 219)  (378 219)  LC_5 Logic Functioning bit
 (39 11)  (381 219)  (381 219)  LC_5 Logic Functioning bit
 (41 11)  (383 219)  (383 219)  LC_5 Logic Functioning bit
 (42 11)  (384 219)  (384 219)  LC_5 Logic Functioning bit
 (14 12)  (356 220)  (356 220)  routing T_7_13.wire_logic_cluster/lc_0/out <X> T_7_13.lc_trk_g3_0
 (17 12)  (359 220)  (359 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 220)  (360 220)  routing T_7_13.wire_logic_cluster/lc_1/out <X> T_7_13.lc_trk_g3_1
 (27 12)  (369 220)  (369 220)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 220)  (371 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 220)  (372 220)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 220)  (374 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (378 220)  (378 220)  LC_6 Logic Functioning bit
 (39 12)  (381 220)  (381 220)  LC_6 Logic Functioning bit
 (41 12)  (383 220)  (383 220)  LC_6 Logic Functioning bit
 (42 12)  (384 220)  (384 220)  LC_6 Logic Functioning bit
 (44 12)  (386 220)  (386 220)  LC_6 Logic Functioning bit
 (45 12)  (387 220)  (387 220)  LC_6 Logic Functioning bit
 (17 13)  (359 221)  (359 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (372 221)  (372 221)  routing T_7_13.lc_trk_g1_6 <X> T_7_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 221)  (378 221)  LC_6 Logic Functioning bit
 (39 13)  (381 221)  (381 221)  LC_6 Logic Functioning bit
 (41 13)  (383 221)  (383 221)  LC_6 Logic Functioning bit
 (42 13)  (384 221)  (384 221)  LC_6 Logic Functioning bit
 (1 14)  (343 222)  (343 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (356 222)  (356 222)  routing T_7_13.wire_logic_cluster/lc_4/out <X> T_7_13.lc_trk_g3_4
 (21 14)  (363 222)  (363 222)  routing T_7_13.wire_logic_cluster/lc_7/out <X> T_7_13.lc_trk_g3_7
 (22 14)  (364 222)  (364 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (369 222)  (369 222)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 222)  (370 222)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 222)  (371 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 222)  (372 222)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 222)  (374 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (378 222)  (378 222)  LC_7 Logic Functioning bit
 (39 14)  (381 222)  (381 222)  LC_7 Logic Functioning bit
 (41 14)  (383 222)  (383 222)  LC_7 Logic Functioning bit
 (42 14)  (384 222)  (384 222)  LC_7 Logic Functioning bit
 (44 14)  (386 222)  (386 222)  LC_7 Logic Functioning bit
 (45 14)  (387 222)  (387 222)  LC_7 Logic Functioning bit
 (1 15)  (343 223)  (343 223)  routing T_7_13.lc_trk_g0_4 <X> T_7_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (359 223)  (359 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (372 223)  (372 223)  routing T_7_13.lc_trk_g3_7 <X> T_7_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 223)  (378 223)  LC_7 Logic Functioning bit
 (39 15)  (381 223)  (381 223)  LC_7 Logic Functioning bit
 (41 15)  (383 223)  (383 223)  LC_7 Logic Functioning bit
 (42 15)  (384 223)  (384 223)  LC_7 Logic Functioning bit


RAM_Tile_8_13

 (26 0)  (422 208)  (422 208)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.input0_0
 (7 1)  (403 209)  (403 209)  Ram config bit: MEMB_Power_Up_Control

 (14 1)  (410 209)  (410 209)  routing T_8_13.sp12_h_l_15 <X> T_8_13.lc_trk_g0_0
 (16 1)  (412 209)  (412 209)  routing T_8_13.sp12_h_l_15 <X> T_8_13.lc_trk_g0_0
 (17 1)  (413 209)  (413 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_l_15 lc_trk_g0_0
 (22 1)  (418 209)  (418 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (421 209)  (421 209)  routing T_8_13.sp4_r_v_b_33 <X> T_8_13.lc_trk_g0_2
 (26 1)  (422 209)  (422 209)  routing T_8_13.lc_trk_g0_6 <X> T_8_13.input0_0
 (29 1)  (425 209)  (425 209)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (396 210)  (396 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (1 2)  (397 210)  (397 210)  routing T_8_13.glb_netwk_6 <X> T_8_13.wire_bram/ram/RCLK
 (2 2)  (398 210)  (398 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (26 2)  (422 210)  (422 210)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_1
 (29 2)  (425 210)  (425 210)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_14
 (22 3)  (418 211)  (418 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (419 211)  (419 211)  routing T_8_13.sp12_h_r_14 <X> T_8_13.lc_trk_g0_6
 (27 3)  (423 211)  (423 211)  routing T_8_13.lc_trk_g1_4 <X> T_8_13.input0_1
 (29 3)  (425 211)  (425 211)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g1_4 input0_1
 (30 3)  (426 211)  (426 211)  routing T_8_13.lc_trk_g0_2 <X> T_8_13.wire_bram/ram/WDATA_14
 (39 3)  (435 211)  (435 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_bram/ram/RDATA_14 sp4_v_t_7
 (5 4)  (401 212)  (401 212)  routing T_8_13.sp4_v_t_38 <X> T_8_13.sp4_h_r_3
 (25 4)  (421 212)  (421 212)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (16 5)  (412 213)  (412 213)  routing T_8_13.sp12_h_r_8 <X> T_8_13.lc_trk_g1_0
 (17 5)  (413 213)  (413 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (418 213)  (418 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (419 213)  (419 213)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (24 5)  (420 213)  (420 213)  routing T_8_13.sp4_h_r_10 <X> T_8_13.lc_trk_g1_2
 (29 5)  (425 213)  (425 213)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g0_0 input0_2
 (17 6)  (413 214)  (413 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (417 214)  (417 214)  routing T_8_13.sp4_h_r_15 <X> T_8_13.lc_trk_g1_7
 (22 6)  (418 214)  (418 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_15 lc_trk_g1_7
 (23 6)  (419 214)  (419 214)  routing T_8_13.sp4_h_r_15 <X> T_8_13.lc_trk_g1_7
 (24 6)  (420 214)  (420 214)  routing T_8_13.sp4_h_r_15 <X> T_8_13.lc_trk_g1_7
 (26 6)  (422 214)  (422 214)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input0_3
 (27 6)  (423 214)  (423 214)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/WDATA_12
 (29 6)  (425 214)  (425 214)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g1_5 wire_bram/ram/WDATA_12
 (30 6)  (426 214)  (426 214)  routing T_8_13.lc_trk_g1_5 <X> T_8_13.wire_bram/ram/WDATA_12
 (14 7)  (410 215)  (410 215)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g1_4
 (16 7)  (412 215)  (412 215)  routing T_8_13.sp12_h_r_20 <X> T_8_13.lc_trk_g1_4
 (17 7)  (413 215)  (413 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (414 215)  (414 215)  routing T_8_13.sp4_r_v_b_29 <X> T_8_13.lc_trk_g1_5
 (26 7)  (422 215)  (422 215)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input0_3
 (28 7)  (424 215)  (424 215)  routing T_8_13.lc_trk_g2_7 <X> T_8_13.input0_3
 (29 7)  (425 215)  (425 215)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_7 input0_3
 (36 7)  (432 215)  (432 215)  Enable bit of Mux _out_links/OutMux6_3 => wire_bram/ram/RDATA_12 sp4_h_r_6
 (21 8)  (417 216)  (417 216)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g2_3
 (22 8)  (418 216)  (418 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_l_22 lc_trk_g2_3
 (23 8)  (419 216)  (419 216)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g2_3
 (24 8)  (420 216)  (420 216)  routing T_8_13.sp4_h_l_22 <X> T_8_13.lc_trk_g2_3
 (26 8)  (422 216)  (422 216)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (26 9)  (422 217)  (422 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (27 9)  (423 217)  (423 217)  routing T_8_13.lc_trk_g1_7 <X> T_8_13.input0_4
 (29 9)  (425 217)  (425 217)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_7 input0_4
 (22 10)  (418 218)  (418 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (421 218)  (421 218)  routing T_8_13.sp4_h_r_46 <X> T_8_13.lc_trk_g2_6
 (27 10)  (423 218)  (423 218)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_bram/ram/WDATA_10
 (28 10)  (424 218)  (424 218)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_bram/ram/WDATA_10
 (29 10)  (425 218)  (425 218)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_3 wire_bram/ram/WDATA_10
 (39 10)  (435 218)  (435 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_bram/ram/RDATA_10 sp4_v_t_31
 (19 11)  (415 219)  (415 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_t_18 sp4_v_t_11
 (21 11)  (417 219)  (417 219)  routing T_8_13.sp4_r_v_b_39 <X> T_8_13.lc_trk_g2_7
 (22 11)  (418 219)  (418 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 219)  (419 219)  routing T_8_13.sp4_h_r_46 <X> T_8_13.lc_trk_g2_6
 (24 11)  (420 219)  (420 219)  routing T_8_13.sp4_h_r_46 <X> T_8_13.lc_trk_g2_6
 (25 11)  (421 219)  (421 219)  routing T_8_13.sp4_h_r_46 <X> T_8_13.lc_trk_g2_6
 (26 11)  (422 219)  (422 219)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input0_5
 (27 11)  (423 219)  (423 219)  routing T_8_13.lc_trk_g1_2 <X> T_8_13.input0_5
 (29 11)  (425 219)  (425 219)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_2 input0_5
 (30 11)  (426 219)  (426 219)  routing T_8_13.lc_trk_g3_3 <X> T_8_13.wire_bram/ram/WDATA_10
 (12 12)  (408 220)  (408 220)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_r_11
 (21 12)  (417 220)  (417 220)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g3_3
 (22 12)  (418 220)  (418 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_27 lc_trk_g3_3
 (23 12)  (419 220)  (419 220)  routing T_8_13.sp4_v_b_27 <X> T_8_13.lc_trk_g3_3
 (26 12)  (422 220)  (422 220)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input0_6
 (11 13)  (407 221)  (407 221)  routing T_8_13.sp4_v_b_11 <X> T_8_13.sp4_h_r_11
 (26 13)  (422 221)  (422 221)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input0_6
 (28 13)  (424 221)  (424 221)  routing T_8_13.lc_trk_g2_6 <X> T_8_13.input0_6
 (29 13)  (425 221)  (425 221)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (0 14)  (396 222)  (396 222)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 14)  (397 222)  (397 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (412 222)  (412 222)  routing T_8_13.sp4_v_b_29 <X> T_8_13.lc_trk_g3_5
 (17 14)  (413 222)  (413 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_29 lc_trk_g3_5
 (18 14)  (414 222)  (414 222)  routing T_8_13.sp4_v_b_29 <X> T_8_13.lc_trk_g3_5
 (21 14)  (417 222)  (417 222)  routing T_8_13.sp4_h_l_26 <X> T_8_13.lc_trk_g3_7
 (22 14)  (418 222)  (418 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_26 lc_trk_g3_7
 (23 14)  (419 222)  (419 222)  routing T_8_13.sp4_h_l_26 <X> T_8_13.lc_trk_g3_7
 (24 14)  (420 222)  (420 222)  routing T_8_13.sp4_h_l_26 <X> T_8_13.lc_trk_g3_7
 (27 14)  (423 222)  (423 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_8
 (28 14)  (424 222)  (424 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_8
 (29 14)  (425 222)  (425 222)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_8
 (30 14)  (426 222)  (426 222)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_8
 (0 15)  (396 223)  (396 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (1 15)  (397 223)  (397 223)  routing T_8_13.lc_trk_g3_5 <X> T_8_13.wire_bram/ram/RE
 (26 15)  (422 223)  (422 223)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_7
 (28 15)  (424 223)  (424 223)  routing T_8_13.lc_trk_g2_3 <X> T_8_13.input0_7
 (29 15)  (425 223)  (425 223)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_3 input0_7
 (30 15)  (426 223)  (426 223)  routing T_8_13.lc_trk_g3_7 <X> T_8_13.wire_bram/ram/WDATA_8
 (32 15)  (428 223)  (428 223)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (430 223)  (430 223)  routing T_8_13.lc_trk_g1_0 <X> T_8_13.input2_7


LogicTile_9_13

 (15 0)  (453 208)  (453 208)  routing T_9_13.sp4_h_r_1 <X> T_9_13.lc_trk_g0_1
 (16 0)  (454 208)  (454 208)  routing T_9_13.sp4_h_r_1 <X> T_9_13.lc_trk_g0_1
 (17 0)  (455 208)  (455 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (14 1)  (452 209)  (452 209)  routing T_9_13.sp4_r_v_b_35 <X> T_9_13.lc_trk_g0_0
 (17 1)  (455 209)  (455 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (456 209)  (456 209)  routing T_9_13.sp4_h_r_1 <X> T_9_13.lc_trk_g0_1
 (22 1)  (460 209)  (460 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (463 209)  (463 209)  routing T_9_13.sp4_r_v_b_33 <X> T_9_13.lc_trk_g0_2
 (0 2)  (438 210)  (438 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (1 2)  (439 210)  (439 210)  routing T_9_13.glb_netwk_6 <X> T_9_13.wire_logic_cluster/lc_7/clk
 (2 2)  (440 210)  (440 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (450 210)  (450 210)  routing T_9_13.sp4_v_t_45 <X> T_9_13.sp4_h_l_39
 (26 2)  (464 210)  (464 210)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 210)  (466 210)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 210)  (467 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 210)  (468 210)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 210)  (470 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 210)  (472 210)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 210)  (474 210)  LC_1 Logic Functioning bit
 (38 2)  (476 210)  (476 210)  LC_1 Logic Functioning bit
 (41 2)  (479 210)  (479 210)  LC_1 Logic Functioning bit
 (43 2)  (481 210)  (481 210)  LC_1 Logic Functioning bit
 (45 2)  (483 210)  (483 210)  LC_1 Logic Functioning bit
 (46 2)  (484 210)  (484 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (449 211)  (449 211)  routing T_9_13.sp4_v_t_45 <X> T_9_13.sp4_h_l_39
 (13 3)  (451 211)  (451 211)  routing T_9_13.sp4_v_t_45 <X> T_9_13.sp4_h_l_39
 (22 3)  (460 211)  (460 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (461 211)  (461 211)  routing T_9_13.sp12_h_r_14 <X> T_9_13.lc_trk_g0_6
 (28 3)  (466 211)  (466 211)  routing T_9_13.lc_trk_g2_5 <X> T_9_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 211)  (467 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 211)  (468 211)  routing T_9_13.lc_trk_g2_6 <X> T_9_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 211)  (469 211)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (475 211)  (475 211)  LC_1 Logic Functioning bit
 (39 3)  (477 211)  (477 211)  LC_1 Logic Functioning bit
 (41 3)  (479 211)  (479 211)  LC_1 Logic Functioning bit
 (43 3)  (481 211)  (481 211)  LC_1 Logic Functioning bit
 (0 4)  (438 212)  (438 212)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (1 4)  (439 212)  (439 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (441 212)  (441 212)  routing T_9_13.sp12_v_t_23 <X> T_9_13.sp12_h_r_0
 (14 4)  (452 212)  (452 212)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (17 4)  (455 212)  (455 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (460 212)  (460 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 212)  (461 212)  routing T_9_13.sp4_h_r_3 <X> T_9_13.lc_trk_g1_3
 (24 4)  (462 212)  (462 212)  routing T_9_13.sp4_h_r_3 <X> T_9_13.lc_trk_g1_3
 (1 5)  (439 213)  (439 213)  routing T_9_13.lc_trk_g2_2 <X> T_9_13.wire_logic_cluster/lc_7/cen
 (14 5)  (452 213)  (452 213)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (15 5)  (453 213)  (453 213)  routing T_9_13.sp12_h_r_0 <X> T_9_13.lc_trk_g1_0
 (17 5)  (455 213)  (455 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (456 213)  (456 213)  routing T_9_13.sp4_r_v_b_25 <X> T_9_13.lc_trk_g1_1
 (21 5)  (459 213)  (459 213)  routing T_9_13.sp4_h_r_3 <X> T_9_13.lc_trk_g1_3
 (16 6)  (454 214)  (454 214)  routing T_9_13.sp12_h_r_13 <X> T_9_13.lc_trk_g1_5
 (17 6)  (455 214)  (455 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (464 214)  (464 214)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 214)  (465 214)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 214)  (466 214)  routing T_9_13.lc_trk_g3_1 <X> T_9_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 214)  (467 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 214)  (470 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 214)  (472 214)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 214)  (474 214)  LC_3 Logic Functioning bit
 (38 6)  (476 214)  (476 214)  LC_3 Logic Functioning bit
 (41 6)  (479 214)  (479 214)  LC_3 Logic Functioning bit
 (43 6)  (481 214)  (481 214)  LC_3 Logic Functioning bit
 (45 6)  (483 214)  (483 214)  LC_3 Logic Functioning bit
 (52 6)  (490 214)  (490 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (465 215)  (465 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 215)  (466 215)  routing T_9_13.lc_trk_g3_4 <X> T_9_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 215)  (467 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 215)  (469 215)  routing T_9_13.lc_trk_g1_3 <X> T_9_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 215)  (474 215)  LC_3 Logic Functioning bit
 (38 7)  (476 215)  (476 215)  LC_3 Logic Functioning bit
 (40 7)  (478 215)  (478 215)  LC_3 Logic Functioning bit
 (42 7)  (480 215)  (480 215)  LC_3 Logic Functioning bit
 (22 8)  (460 216)  (460 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (25 8)  (463 216)  (463 216)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (29 8)  (467 216)  (467 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 216)  (469 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 216)  (470 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 216)  (471 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 216)  (472 216)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 216)  (474 216)  LC_4 Logic Functioning bit
 (38 8)  (476 216)  (476 216)  LC_4 Logic Functioning bit
 (39 8)  (477 216)  (477 216)  LC_4 Logic Functioning bit
 (41 8)  (479 216)  (479 216)  LC_4 Logic Functioning bit
 (43 8)  (481 216)  (481 216)  LC_4 Logic Functioning bit
 (21 9)  (459 217)  (459 217)  routing T_9_13.sp4_r_v_b_35 <X> T_9_13.lc_trk_g2_3
 (22 9)  (460 217)  (460 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 217)  (462 217)  routing T_9_13.rgt_op_2 <X> T_9_13.lc_trk_g2_2
 (27 9)  (465 217)  (465 217)  routing T_9_13.lc_trk_g1_1 <X> T_9_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 217)  (467 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 217)  (469 217)  routing T_9_13.lc_trk_g3_6 <X> T_9_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 217)  (470 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (39 9)  (477 217)  (477 217)  LC_4 Logic Functioning bit
 (16 10)  (454 218)  (454 218)  routing T_9_13.sp4_v_b_37 <X> T_9_13.lc_trk_g2_5
 (17 10)  (455 218)  (455 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (456 218)  (456 218)  routing T_9_13.sp4_v_b_37 <X> T_9_13.lc_trk_g2_5
 (25 10)  (463 218)  (463 218)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g2_6
 (29 10)  (467 218)  (467 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 218)  (469 218)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 218)  (470 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 218)  (474 218)  LC_5 Logic Functioning bit
 (37 10)  (475 218)  (475 218)  LC_5 Logic Functioning bit
 (38 10)  (476 218)  (476 218)  LC_5 Logic Functioning bit
 (42 10)  (480 218)  (480 218)  LC_5 Logic Functioning bit
 (18 11)  (456 219)  (456 219)  routing T_9_13.sp4_v_b_37 <X> T_9_13.lc_trk_g2_5
 (22 11)  (460 219)  (460 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (461 219)  (461 219)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g2_6
 (24 11)  (462 219)  (462 219)  routing T_9_13.sp4_h_r_38 <X> T_9_13.lc_trk_g2_6
 (29 11)  (467 219)  (467 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 219)  (469 219)  routing T_9_13.lc_trk_g0_6 <X> T_9_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 219)  (470 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (471 219)  (471 219)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.input_2_5
 (34 11)  (472 219)  (472 219)  routing T_9_13.lc_trk_g3_0 <X> T_9_13.input_2_5
 (37 11)  (475 219)  (475 219)  LC_5 Logic Functioning bit
 (39 11)  (477 219)  (477 219)  LC_5 Logic Functioning bit
 (15 12)  (453 220)  (453 220)  routing T_9_13.sp4_v_t_28 <X> T_9_13.lc_trk_g3_1
 (16 12)  (454 220)  (454 220)  routing T_9_13.sp4_v_t_28 <X> T_9_13.lc_trk_g3_1
 (17 12)  (455 220)  (455 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (460 220)  (460 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (465 220)  (465 220)  routing T_9_13.lc_trk_g1_0 <X> T_9_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 220)  (467 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 220)  (470 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 220)  (471 220)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 220)  (474 220)  LC_6 Logic Functioning bit
 (41 12)  (479 220)  (479 220)  LC_6 Logic Functioning bit
 (43 12)  (481 220)  (481 220)  LC_6 Logic Functioning bit
 (14 13)  (452 221)  (452 221)  routing T_9_13.sp12_v_b_16 <X> T_9_13.lc_trk_g3_0
 (16 13)  (454 221)  (454 221)  routing T_9_13.sp12_v_b_16 <X> T_9_13.lc_trk_g3_0
 (17 13)  (455 221)  (455 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (459 221)  (459 221)  routing T_9_13.sp4_r_v_b_43 <X> T_9_13.lc_trk_g3_3
 (26 13)  (464 221)  (464 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 221)  (465 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 221)  (466 221)  routing T_9_13.lc_trk_g3_3 <X> T_9_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 221)  (467 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 221)  (469 221)  routing T_9_13.lc_trk_g2_3 <X> T_9_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 221)  (470 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 221)  (473 221)  routing T_9_13.lc_trk_g0_2 <X> T_9_13.input_2_6
 (37 13)  (475 221)  (475 221)  LC_6 Logic Functioning bit
 (41 13)  (479 221)  (479 221)  LC_6 Logic Functioning bit
 (42 13)  (480 221)  (480 221)  LC_6 Logic Functioning bit
 (1 14)  (439 222)  (439 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 222)  (450 222)  routing T_9_13.sp4_v_t_46 <X> T_9_13.sp4_h_l_46
 (0 15)  (438 223)  (438 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 223)  (439 223)  routing T_9_13.lc_trk_g1_5 <X> T_9_13.wire_logic_cluster/lc_7/s_r
 (11 15)  (449 223)  (449 223)  routing T_9_13.sp4_v_t_46 <X> T_9_13.sp4_h_l_46
 (17 15)  (455 223)  (455 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (460 223)  (460 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 223)  (461 223)  routing T_9_13.sp12_v_b_14 <X> T_9_13.lc_trk_g3_6


LogicTile_10_13

 (5 0)  (497 208)  (497 208)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (6 0)  (498 208)  (498 208)  routing T_10_13.sp4_h_r_7 <X> T_10_13.sp4_v_b_0
 (14 0)  (506 208)  (506 208)  routing T_10_13.wire_logic_cluster/lc_0/out <X> T_10_13.lc_trk_g0_0
 (26 0)  (518 208)  (518 208)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 208)  (525 208)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 208)  (526 208)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (40 0)  (532 208)  (532 208)  LC_0 Logic Functioning bit
 (42 0)  (534 208)  (534 208)  LC_0 Logic Functioning bit
 (4 1)  (496 209)  (496 209)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (6 1)  (498 209)  (498 209)  routing T_10_13.sp4_v_b_6 <X> T_10_13.sp4_h_r_0
 (17 1)  (509 209)  (509 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (518 209)  (518 209)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 209)  (521 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 209)  (523 209)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (528 209)  (528 209)  LC_0 Logic Functioning bit
 (37 1)  (529 209)  (529 209)  LC_0 Logic Functioning bit
 (38 1)  (530 209)  (530 209)  LC_0 Logic Functioning bit
 (39 1)  (531 209)  (531 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (47 1)  (539 209)  (539 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (545 209)  (545 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (3 2)  (495 210)  (495 210)  routing T_10_13.sp12_v_t_23 <X> T_10_13.sp12_h_l_23
 (21 2)  (513 210)  (513 210)  routing T_10_13.sp4_h_l_10 <X> T_10_13.lc_trk_g0_7
 (22 2)  (514 210)  (514 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 210)  (515 210)  routing T_10_13.sp4_h_l_10 <X> T_10_13.lc_trk_g0_7
 (24 2)  (516 210)  (516 210)  routing T_10_13.sp4_h_l_10 <X> T_10_13.lc_trk_g0_7
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 210)  (523 210)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (43 2)  (535 210)  (535 210)  LC_1 Logic Functioning bit
 (47 2)  (539 210)  (539 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (21 3)  (513 211)  (513 211)  routing T_10_13.sp4_h_l_10 <X> T_10_13.lc_trk_g0_7
 (22 3)  (514 211)  (514 211)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (515 211)  (515 211)  routing T_10_13.sp12_h_l_21 <X> T_10_13.lc_trk_g0_6
 (25 3)  (517 211)  (517 211)  routing T_10_13.sp12_h_l_21 <X> T_10_13.lc_trk_g0_6
 (26 3)  (518 211)  (518 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 211)  (522 211)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 211)  (523 211)  routing T_10_13.lc_trk_g0_6 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 211)  (528 211)  LC_1 Logic Functioning bit
 (37 3)  (529 211)  (529 211)  LC_1 Logic Functioning bit
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (12 4)  (504 212)  (504 212)  routing T_10_13.sp4_v_b_5 <X> T_10_13.sp4_h_r_5
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (515 212)  (515 212)  routing T_10_13.sp4_v_b_19 <X> T_10_13.lc_trk_g1_3
 (24 4)  (516 212)  (516 212)  routing T_10_13.sp4_v_b_19 <X> T_10_13.lc_trk_g1_3
 (28 4)  (520 212)  (520 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 212)  (522 212)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 212)  (523 212)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 212)  (526 212)  routing T_10_13.lc_trk_g1_4 <X> T_10_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (43 4)  (535 212)  (535 212)  LC_2 Logic Functioning bit
 (50 4)  (542 212)  (542 212)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (497 213)  (497 213)  routing T_10_13.sp4_h_r_3 <X> T_10_13.sp4_v_b_3
 (11 5)  (503 213)  (503 213)  routing T_10_13.sp4_v_b_5 <X> T_10_13.sp4_h_r_5
 (22 5)  (514 213)  (514 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (515 213)  (515 213)  routing T_10_13.sp4_h_r_2 <X> T_10_13.lc_trk_g1_2
 (24 5)  (516 213)  (516 213)  routing T_10_13.sp4_h_r_2 <X> T_10_13.lc_trk_g1_2
 (25 5)  (517 213)  (517 213)  routing T_10_13.sp4_h_r_2 <X> T_10_13.lc_trk_g1_2
 (29 5)  (521 213)  (521 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (529 213)  (529 213)  LC_2 Logic Functioning bit
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (4 6)  (496 214)  (496 214)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38
 (6 6)  (498 214)  (498 214)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38
 (14 6)  (506 214)  (506 214)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (43 6)  (535 214)  (535 214)  LC_3 Logic Functioning bit
 (47 6)  (539 214)  (539 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (542 214)  (542 214)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (544 214)  (544 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (4 7)  (496 215)  (496 215)  routing T_10_13.sp4_v_b_10 <X> T_10_13.sp4_h_l_38
 (5 7)  (497 215)  (497 215)  routing T_10_13.sp4_h_r_9 <X> T_10_13.sp4_v_t_38
 (14 7)  (506 215)  (506 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (15 7)  (507 215)  (507 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (16 7)  (508 215)  (508 215)  routing T_10_13.sp4_h_l_9 <X> T_10_13.lc_trk_g1_4
 (17 7)  (509 215)  (509 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (518 215)  (518 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 215)  (519 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 215)  (520 215)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 215)  (521 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (529 215)  (529 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (53 7)  (545 215)  (545 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 216)  (526 216)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (43 8)  (535 216)  (535 216)  LC_4 Logic Functioning bit
 (51 8)  (543 216)  (543 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (504 217)  (504 217)  routing T_10_13.sp4_h_r_8 <X> T_10_13.sp4_v_b_8
 (27 9)  (519 217)  (519 217)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 217)  (520 217)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 217)  (521 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 217)  (523 217)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 217)  (524 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (37 9)  (529 217)  (529 217)  LC_4 Logic Functioning bit
 (39 9)  (531 217)  (531 217)  LC_4 Logic Functioning bit
 (42 9)  (534 217)  (534 217)  LC_4 Logic Functioning bit
 (53 9)  (545 217)  (545 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (508 218)  (508 218)  routing T_10_13.sp12_v_b_21 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (43 10)  (535 218)  (535 218)  LC_5 Logic Functioning bit
 (50 10)  (542 218)  (542 218)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 219)  (510 219)  routing T_10_13.sp12_v_b_21 <X> T_10_13.lc_trk_g2_5
 (26 11)  (518 219)  (518 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 219)  (519 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 219)  (520 219)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 219)  (521 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 219)  (529 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g3_1
 (28 12)  (520 220)  (520 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (43 12)  (535 220)  (535 220)  LC_6 Logic Functioning bit
 (46 12)  (538 220)  (538 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (19 13)  (511 221)  (511 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (515 221)  (515 221)  routing T_10_13.sp12_v_b_18 <X> T_10_13.lc_trk_g3_2
 (25 13)  (517 221)  (517 221)  routing T_10_13.sp12_v_b_18 <X> T_10_13.lc_trk_g3_2
 (27 13)  (519 221)  (519 221)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 221)  (520 221)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 221)  (521 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 221)  (523 221)  routing T_10_13.lc_trk_g0_7 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 221)  (524 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (529 221)  (529 221)  LC_6 Logic Functioning bit
 (39 13)  (531 221)  (531 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (53 13)  (545 221)  (545 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (496 222)  (496 222)  routing T_10_13.sp4_h_r_3 <X> T_10_13.sp4_v_t_44
 (6 14)  (498 222)  (498 222)  routing T_10_13.sp4_h_r_3 <X> T_10_13.sp4_v_t_44
 (12 14)  (504 222)  (504 222)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (36 14)  (528 222)  (528 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (50 14)  (542 222)  (542 222)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (497 223)  (497 223)  routing T_10_13.sp4_h_r_3 <X> T_10_13.sp4_v_t_44
 (11 15)  (503 223)  (503 223)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (13 15)  (505 223)  (505 223)  routing T_10_13.sp4_v_t_40 <X> T_10_13.sp4_h_l_46
 (26 15)  (518 223)  (518 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 223)  (519 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 223)  (520 223)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 223)  (521 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (42 15)  (534 223)  (534 223)  LC_7 Logic Functioning bit
 (47 15)  (539 223)  (539 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_11_13

 (6 0)  (552 208)  (552 208)  routing T_11_13.sp4_h_r_7 <X> T_11_13.sp4_v_b_0
 (14 0)  (560 208)  (560 208)  routing T_11_13.sp4_h_r_8 <X> T_11_13.lc_trk_g0_0
 (21 0)  (567 208)  (567 208)  routing T_11_13.sp12_h_r_3 <X> T_11_13.lc_trk_g0_3
 (22 0)  (568 208)  (568 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (570 208)  (570 208)  routing T_11_13.sp12_h_r_3 <X> T_11_13.lc_trk_g0_3
 (4 1)  (550 209)  (550 209)  routing T_11_13.sp4_h_l_41 <X> T_11_13.sp4_h_r_0
 (6 1)  (552 209)  (552 209)  routing T_11_13.sp4_h_l_41 <X> T_11_13.sp4_h_r_0
 (15 1)  (561 209)  (561 209)  routing T_11_13.sp4_h_r_8 <X> T_11_13.lc_trk_g0_0
 (16 1)  (562 209)  (562 209)  routing T_11_13.sp4_h_r_8 <X> T_11_13.lc_trk_g0_0
 (17 1)  (563 209)  (563 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (21 1)  (567 209)  (567 209)  routing T_11_13.sp12_h_r_3 <X> T_11_13.lc_trk_g0_3
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (558 210)  (558 210)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_39
 (15 2)  (561 210)  (561 210)  routing T_11_13.sp4_h_r_21 <X> T_11_13.lc_trk_g0_5
 (16 2)  (562 210)  (562 210)  routing T_11_13.sp4_h_r_21 <X> T_11_13.lc_trk_g0_5
 (17 2)  (563 210)  (563 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 210)  (564 210)  routing T_11_13.sp4_h_r_21 <X> T_11_13.lc_trk_g0_5
 (21 2)  (567 210)  (567 210)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g0_7
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (570 210)  (570 210)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g0_7
 (25 2)  (571 210)  (571 210)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g0_6
 (26 2)  (572 210)  (572 210)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 210)  (576 210)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 210)  (577 210)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (53 2)  (599 210)  (599 210)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (11 3)  (557 211)  (557 211)  routing T_11_13.sp4_v_t_39 <X> T_11_13.sp4_h_l_39
 (18 3)  (564 211)  (564 211)  routing T_11_13.sp4_h_r_21 <X> T_11_13.lc_trk_g0_5
 (21 3)  (567 211)  (567 211)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g0_7
 (22 3)  (568 211)  (568 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (569 211)  (569 211)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g0_6
 (24 3)  (570 211)  (570 211)  routing T_11_13.sp4_h_r_14 <X> T_11_13.lc_trk_g0_6
 (26 3)  (572 211)  (572 211)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 211)  (575 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 211)  (576 211)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 211)  (577 211)  routing T_11_13.lc_trk_g0_6 <X> T_11_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 211)  (582 211)  LC_1 Logic Functioning bit
 (37 3)  (583 211)  (583 211)  LC_1 Logic Functioning bit
 (38 3)  (584 211)  (584 211)  LC_1 Logic Functioning bit
 (39 3)  (585 211)  (585 211)  LC_1 Logic Functioning bit
 (40 3)  (586 211)  (586 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (0 4)  (546 212)  (546 212)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (557 212)  (557 212)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_v_b_5
 (13 4)  (559 212)  (559 212)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_v_b_5
 (25 4)  (571 212)  (571 212)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g1_2
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 212)  (576 212)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (42 4)  (588 212)  (588 212)  LC_2 Logic Functioning bit
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g2_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (12 5)  (558 213)  (558 213)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_v_b_5
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 213)  (569 213)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g1_2
 (24 5)  (570 213)  (570 213)  routing T_11_13.sp4_h_r_10 <X> T_11_13.lc_trk_g1_2
 (29 5)  (575 213)  (575 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 213)  (577 213)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 213)  (578 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (579 213)  (579 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_2
 (34 5)  (580 213)  (580 213)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.input_2_2
 (37 5)  (583 213)  (583 213)  LC_2 Logic Functioning bit
 (39 5)  (585 213)  (585 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (4 6)  (550 214)  (550 214)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_t_38
 (6 6)  (552 214)  (552 214)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_t_38
 (8 6)  (554 214)  (554 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (9 6)  (555 214)  (555 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (10 6)  (556 214)  (556 214)  routing T_11_13.sp4_v_t_47 <X> T_11_13.sp4_h_l_41
 (14 6)  (560 214)  (560 214)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (16 6)  (562 214)  (562 214)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g1_5
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.sp4_v_b_5 <X> T_11_13.lc_trk_g1_5
 (26 6)  (572 214)  (572 214)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (31 6)  (577 214)  (577 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 214)  (579 214)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (42 6)  (588 214)  (588 214)  LC_3 Logic Functioning bit
 (43 6)  (589 214)  (589 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (47 6)  (593 214)  (593 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (596 214)  (596 214)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (551 215)  (551 215)  routing T_11_13.sp4_h_r_9 <X> T_11_13.sp4_v_t_38
 (14 7)  (560 215)  (560 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (15 7)  (561 215)  (561 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (16 7)  (562 215)  (562 215)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g1_4
 (17 7)  (563 215)  (563 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (573 215)  (573 215)  routing T_11_13.lc_trk_g1_4 <X> T_11_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 215)  (575 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 215)  (577 215)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 215)  (583 215)  LC_3 Logic Functioning bit
 (39 7)  (585 215)  (585 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (5 8)  (551 216)  (551 216)  routing T_11_13.sp4_v_t_43 <X> T_11_13.sp4_h_r_6
 (8 8)  (554 216)  (554 216)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_h_r_7
 (10 8)  (556 216)  (556 216)  routing T_11_13.sp4_h_l_46 <X> T_11_13.sp4_h_r_7
 (14 8)  (560 216)  (560 216)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g2_0
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g0_5 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 216)  (581 216)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (42 8)  (588 216)  (588 216)  LC_4 Logic Functioning bit
 (46 8)  (592 216)  (592 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (561 217)  (561 217)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g2_0
 (16 9)  (562 217)  (562 217)  routing T_11_13.sp4_h_l_21 <X> T_11_13.lc_trk_g2_0
 (17 9)  (563 217)  (563 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 217)  (568 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (28 9)  (574 217)  (574 217)  routing T_11_13.lc_trk_g2_0 <X> T_11_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 217)  (575 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 217)  (577 217)  routing T_11_13.lc_trk_g0_3 <X> T_11_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 217)  (578 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (579 217)  (579 217)  routing T_11_13.lc_trk_g2_4 <X> T_11_13.input_2_4
 (37 9)  (583 217)  (583 217)  LC_4 Logic Functioning bit
 (39 9)  (585 217)  (585 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (3 10)  (549 218)  (549 218)  routing T_11_13.sp12_h_r_1 <X> T_11_13.sp12_h_l_22
 (11 10)  (557 218)  (557 218)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (13 10)  (559 218)  (559 218)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (3 11)  (549 219)  (549 219)  routing T_11_13.sp12_h_r_1 <X> T_11_13.sp12_h_l_22
 (8 11)  (554 219)  (554 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (9 11)  (555 219)  (555 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (10 11)  (556 219)  (556 219)  routing T_11_13.sp4_h_r_1 <X> T_11_13.sp4_v_t_42
 (12 11)  (558 219)  (558 219)  routing T_11_13.sp4_h_r_2 <X> T_11_13.sp4_v_t_45
 (15 11)  (561 219)  (561 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (16 11)  (562 219)  (562 219)  routing T_11_13.sp4_v_t_33 <X> T_11_13.lc_trk_g2_4
 (17 11)  (563 219)  (563 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (568 219)  (568 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 219)  (569 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (24 11)  (570 219)  (570 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (25 11)  (571 219)  (571 219)  routing T_11_13.sp4_h_r_30 <X> T_11_13.lc_trk_g2_6
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (567 220)  (567 220)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g3_3
 (22 12)  (568 220)  (568 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 220)  (569 220)  routing T_11_13.sp4_v_t_14 <X> T_11_13.lc_trk_g3_3
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (549 222)  (549 222)  routing T_11_13.sp12_h_r_1 <X> T_11_13.sp12_v_t_22
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 222)  (574 222)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 222)  (577 222)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 222)  (579 222)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 222)  (582 222)  LC_7 Logic Functioning bit
 (38 14)  (584 222)  (584 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (51 14)  (597 222)  (597 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (546 223)  (546 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (3 15)  (549 223)  (549 223)  routing T_11_13.sp12_h_r_1 <X> T_11_13.sp12_v_t_22
 (26 15)  (572 223)  (572 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 223)  (573 223)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 223)  (575 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g3_3 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 223)  (577 223)  routing T_11_13.lc_trk_g2_6 <X> T_11_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (4 0)  (604 208)  (604 208)  routing T_12_13.sp4_v_t_37 <X> T_12_13.sp4_v_b_0
 (14 0)  (614 208)  (614 208)  routing T_12_13.sp4_h_l_5 <X> T_12_13.lc_trk_g0_0
 (21 0)  (621 208)  (621 208)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (37 0)  (637 208)  (637 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (43 0)  (643 208)  (643 208)  LC_0 Logic Functioning bit
 (14 1)  (614 209)  (614 209)  routing T_12_13.sp4_h_l_5 <X> T_12_13.lc_trk_g0_0
 (15 1)  (615 209)  (615 209)  routing T_12_13.sp4_h_l_5 <X> T_12_13.lc_trk_g0_0
 (16 1)  (616 209)  (616 209)  routing T_12_13.sp4_h_l_5 <X> T_12_13.lc_trk_g0_0
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (27 1)  (627 209)  (627 209)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 209)  (628 209)  routing T_12_13.lc_trk_g3_5 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 209)  (632 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 209)  (634 209)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.input_2_0
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (37 1)  (637 209)  (637 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (603 210)  (603 210)  routing T_12_13.sp12_h_r_0 <X> T_12_13.sp12_h_l_23
 (14 2)  (614 210)  (614 210)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g0_4
 (15 2)  (615 210)  (615 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (16 2)  (616 210)  (616 210)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 210)  (628 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 210)  (630 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_0 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (50 2)  (650 210)  (650 210)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (603 211)  (603 211)  routing T_12_13.sp12_h_r_0 <X> T_12_13.sp12_h_l_23
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 211)  (618 211)  routing T_12_13.sp4_h_r_5 <X> T_12_13.lc_trk_g0_5
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_v_b_22 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_v_b_22 <X> T_12_13.lc_trk_g0_6
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (41 3)  (641 211)  (641 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (616 212)  (616 212)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (21 4)  (621 212)  (621 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (22 4)  (622 212)  (622 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (623 212)  (623 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (24 4)  (624 212)  (624 212)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (42 4)  (642 212)  (642 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (50 4)  (650 212)  (650 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (600 213)  (600 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g1_3 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (6 5)  (606 213)  (606 213)  routing T_12_13.sp4_h_l_38 <X> T_12_13.sp4_h_r_3
 (12 5)  (612 213)  (612 213)  routing T_12_13.sp4_h_r_5 <X> T_12_13.sp4_v_b_5
 (18 5)  (618 213)  (618 213)  routing T_12_13.sp12_h_l_14 <X> T_12_13.lc_trk_g1_1
 (21 5)  (621 213)  (621 213)  routing T_12_13.sp4_h_r_19 <X> T_12_13.lc_trk_g1_3
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (42 5)  (642 213)  (642 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (15 6)  (615 214)  (615 214)  routing T_12_13.sp4_h_r_13 <X> T_12_13.lc_trk_g1_5
 (16 6)  (616 214)  (616 214)  routing T_12_13.sp4_h_r_13 <X> T_12_13.lc_trk_g1_5
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.sp4_h_r_13 <X> T_12_13.lc_trk_g1_5
 (22 6)  (622 214)  (622 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 214)  (623 214)  routing T_12_13.sp4_v_b_23 <X> T_12_13.lc_trk_g1_7
 (24 6)  (624 214)  (624 214)  routing T_12_13.sp4_v_b_23 <X> T_12_13.lc_trk_g1_7
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 214)  (630 214)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (635 214)  (635 214)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_3
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (38 6)  (638 214)  (638 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (633 215)  (633 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_3
 (34 7)  (634 215)  (634 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (39 7)  (639 215)  (639 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (6 8)  (606 216)  (606 216)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_b_6
 (14 8)  (614 216)  (614 216)  routing T_12_13.sp4_v_b_24 <X> T_12_13.lc_trk_g2_0
 (16 8)  (616 216)  (616 216)  routing T_12_13.sp4_v_t_12 <X> T_12_13.lc_trk_g2_1
 (17 8)  (617 216)  (617 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (618 216)  (618 216)  routing T_12_13.sp4_v_t_12 <X> T_12_13.lc_trk_g2_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (6 9)  (606 217)  (606 217)  routing T_12_13.sp4_h_l_43 <X> T_12_13.sp4_h_r_6
 (8 9)  (608 217)  (608 217)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_7
 (9 9)  (609 217)  (609 217)  routing T_12_13.sp4_h_l_42 <X> T_12_13.sp4_v_b_7
 (11 9)  (611 217)  (611 217)  routing T_12_13.sp4_h_l_45 <X> T_12_13.sp4_h_r_8
 (16 9)  (616 217)  (616 217)  routing T_12_13.sp4_v_b_24 <X> T_12_13.lc_trk_g2_0
 (17 9)  (617 217)  (617 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (625 217)  (625 217)  routing T_12_13.sp4_r_v_b_34 <X> T_12_13.lc_trk_g2_2
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (34 9)  (634 217)  (634 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g2_5
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 218)  (634 218)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (37 10)  (637 218)  (637 218)  LC_5 Logic Functioning bit
 (38 10)  (638 218)  (638 218)  LC_5 Logic Functioning bit
 (8 11)  (608 219)  (608 219)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_t_42
 (9 11)  (609 219)  (609 219)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_t_42
 (10 11)  (610 219)  (610 219)  routing T_12_13.sp4_h_r_1 <X> T_12_13.sp4_v_t_42
 (16 11)  (616 219)  (616 219)  routing T_12_13.sp12_v_b_12 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp4_v_b_37 <X> T_12_13.lc_trk_g2_5
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g1_7 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.input_2_5
 (36 11)  (636 219)  (636 219)  LC_5 Logic Functioning bit
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (39 11)  (639 219)  (639 219)  LC_5 Logic Functioning bit
 (41 11)  (641 219)  (641 219)  LC_5 Logic Functioning bit
 (43 11)  (643 219)  (643 219)  LC_5 Logic Functioning bit
 (4 12)  (604 220)  (604 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (6 12)  (606 220)  (606 220)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_v_b_9
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (621 220)  (621 220)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g3_3
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.sp4_h_r_35 <X> T_12_13.lc_trk_g3_3
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_1 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (43 12)  (643 220)  (643 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (608 221)  (608 221)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_v_b_10
 (9 13)  (609 221)  (609 221)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_v_b_10
 (10 13)  (610 221)  (610 221)  routing T_12_13.sp4_h_l_41 <X> T_12_13.sp4_v_b_10
 (11 13)  (611 221)  (611 221)  routing T_12_13.sp4_h_l_46 <X> T_12_13.sp4_h_r_11
 (14 13)  (614 221)  (614 221)  routing T_12_13.sp4_r_v_b_40 <X> T_12_13.lc_trk_g3_0
 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (618 221)  (618 221)  routing T_12_13.sp4_r_v_b_41 <X> T_12_13.lc_trk_g3_1
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 221)  (630 221)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (41 13)  (641 221)  (641 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (43 13)  (643 221)  (643 221)  LC_6 Logic Functioning bit
 (53 13)  (653 221)  (653 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (608 222)  (608 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (9 14)  (609 222)  (609 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (10 14)  (610 222)  (610 222)  routing T_12_13.sp4_v_t_41 <X> T_12_13.sp4_h_l_47
 (15 14)  (615 222)  (615 222)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g3_5
 (16 14)  (616 222)  (616 222)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g3_5
 (17 14)  (617 222)  (617 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (19 14)  (619 222)  (619 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (25 14)  (625 222)  (625 222)  routing T_12_13.sp4_v_b_30 <X> T_12_13.lc_trk_g3_6
 (0 15)  (600 223)  (600 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 223)  (601 223)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (618 223)  (618 223)  routing T_12_13.sp4_h_l_16 <X> T_12_13.lc_trk_g3_5
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_v_b_30 <X> T_12_13.lc_trk_g3_6


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 208)  (684 208)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 208)  (685 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 208)  (687 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 208)  (688 208)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 208)  (690 208)  LC_0 Logic Functioning bit
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (41 0)  (695 208)  (695 208)  LC_0 Logic Functioning bit
 (43 0)  (697 208)  (697 208)  LC_0 Logic Functioning bit
 (45 0)  (699 208)  (699 208)  LC_0 Logic Functioning bit
 (51 0)  (705 208)  (705 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (37 1)  (691 209)  (691 209)  LC_0 Logic Functioning bit
 (39 1)  (693 209)  (693 209)  LC_0 Logic Functioning bit
 (41 1)  (695 209)  (695 209)  LC_0 Logic Functioning bit
 (43 1)  (697 209)  (697 209)  LC_0 Logic Functioning bit
 (45 1)  (699 209)  (699 209)  LC_0 Logic Functioning bit
 (51 1)  (705 209)  (705 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 210)  (654 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 211)  (654 211)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 3)  (656 211)  (656 211)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (5 3)  (659 211)  (659 211)  routing T_13_13.sp4_h_l_37 <X> T_13_13.sp4_v_t_37
 (8 3)  (662 211)  (662 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (9 3)  (663 211)  (663 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (10 3)  (664 211)  (664 211)  routing T_13_13.sp4_h_r_7 <X> T_13_13.sp4_v_t_36
 (3 4)  (657 212)  (657 212)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (3 5)  (657 213)  (657 213)  routing T_13_13.sp12_v_b_0 <X> T_13_13.sp12_h_r_0
 (4 6)  (658 214)  (658 214)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_v_t_40
 (13 6)  (667 214)  (667 214)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_v_t_40
 (15 6)  (669 214)  (669 214)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g1_5
 (16 6)  (670 214)  (670 214)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (5 7)  (659 215)  (659 215)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (6 7)  (660 215)  (660 215)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_38
 (12 7)  (666 215)  (666 215)  routing T_13_13.sp4_h_r_11 <X> T_13_13.sp4_v_t_40
 (14 9)  (668 217)  (668 217)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g2_0
 (15 9)  (669 217)  (669 217)  routing T_13_13.tnl_op_0 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (3 10)  (657 218)  (657 218)  routing T_13_13.sp12_v_t_22 <X> T_13_13.sp12_h_l_22
 (5 10)  (659 218)  (659 218)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_43
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (677 218)  (677 218)  routing T_13_13.sp12_v_b_23 <X> T_13_13.lc_trk_g2_7
 (4 11)  (658 219)  (658 219)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_h_l_43
 (11 11)  (665 219)  (665 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_h_l_45
 (13 11)  (667 219)  (667 219)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_h_l_45
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp12_v_b_23 <X> T_13_13.lc_trk_g2_7
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_r_v_b_41 <X> T_13_13.lc_trk_g3_1
 (1 14)  (655 222)  (655 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (659 222)  (659 222)  routing T_13_13.sp4_h_r_6 <X> T_13_13.sp4_h_l_44
 (8 14)  (662 222)  (662 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (10 14)  (664 222)  (664 222)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_h_l_47
 (0 15)  (654 223)  (654 223)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 223)  (655 223)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (658 223)  (658 223)  routing T_13_13.sp4_h_r_6 <X> T_13_13.sp4_h_l_44
 (14 15)  (668 223)  (668 223)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g3_4
 (16 15)  (670 223)  (670 223)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_14_13

 (16 0)  (724 208)  (724 208)  routing T_14_13.sp12_h_l_14 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (25 0)  (733 208)  (733 208)  routing T_14_13.sp4_h_r_10 <X> T_14_13.lc_trk_g0_2
 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (18 1)  (726 209)  (726 209)  routing T_14_13.sp12_h_l_14 <X> T_14_13.lc_trk_g0_1
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 209)  (731 209)  routing T_14_13.sp4_h_r_10 <X> T_14_13.lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.sp4_h_r_10 <X> T_14_13.lc_trk_g0_2
 (26 1)  (734 209)  (734 209)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (38 1)  (746 209)  (746 209)  LC_0 Logic Functioning bit
 (39 1)  (747 209)  (747 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (48 1)  (756 209)  (756 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (720 210)  (720 210)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_h_l_39
 (25 2)  (733 210)  (733 210)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 210)  (739 210)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (5 3)  (713 211)  (713 211)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_t_37
 (13 3)  (721 211)  (721 211)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_h_l_39
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 211)  (731 211)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.sp4_h_r_14 <X> T_14_13.lc_trk_g0_6
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 211)  (738 211)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (39 3)  (747 211)  (747 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (52 3)  (760 211)  (760 211)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (0 4)  (708 212)  (708 212)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (711 212)  (711 212)  routing T_14_13.sp12_v_t_23 <X> T_14_13.sp12_h_r_0
 (9 4)  (717 212)  (717 212)  routing T_14_13.sp4_v_t_41 <X> T_14_13.sp4_h_r_4
 (16 4)  (724 212)  (724 212)  routing T_14_13.sp12_h_r_9 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (26 4)  (734 212)  (734 212)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 212)  (736 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 212)  (738 212)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (8 5)  (716 213)  (716 213)  routing T_14_13.sp4_v_t_36 <X> T_14_13.sp4_v_b_4
 (10 5)  (718 213)  (718 213)  routing T_14_13.sp4_v_t_36 <X> T_14_13.sp4_v_b_4
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp4_h_r_3 <X> T_14_13.lc_trk_g1_3
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.sp4_r_v_b_26 <X> T_14_13.lc_trk_g1_2
 (26 5)  (734 213)  (734 213)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 213)  (737 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (744 213)  (744 213)  LC_2 Logic Functioning bit
 (38 5)  (746 213)  (746 213)  LC_2 Logic Functioning bit
 (53 5)  (761 213)  (761 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (712 214)  (712 214)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_v_t_38
 (14 6)  (722 214)  (722 214)  routing T_14_13.sp4_v_t_1 <X> T_14_13.lc_trk_g1_4
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (5 7)  (713 215)  (713 215)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_v_t_38
 (6 7)  (714 215)  (714 215)  routing T_14_13.sp4_h_r_3 <X> T_14_13.sp4_h_l_38
 (14 7)  (722 215)  (722 215)  routing T_14_13.sp4_v_t_1 <X> T_14_13.lc_trk_g1_4
 (16 7)  (724 215)  (724 215)  routing T_14_13.sp4_v_t_1 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 215)  (731 215)  routing T_14_13.sp4_h_r_6 <X> T_14_13.lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.sp4_h_r_6 <X> T_14_13.lc_trk_g1_6
 (25 7)  (733 215)  (733 215)  routing T_14_13.sp4_h_r_6 <X> T_14_13.lc_trk_g1_6
 (27 7)  (735 215)  (735 215)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (51 7)  (759 215)  (759 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (729 216)  (729 216)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g2_3
 (22 8)  (730 216)  (730 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (731 216)  (731 216)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g2_3
 (24 8)  (732 216)  (732 216)  routing T_14_13.sp4_h_r_35 <X> T_14_13.lc_trk_g2_3
 (25 8)  (733 216)  (733 216)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (26 8)  (734 216)  (734 216)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (41 8)  (749 216)  (749 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (8 9)  (716 217)  (716 217)  routing T_14_13.sp4_h_r_7 <X> T_14_13.sp4_v_b_7
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_r_v_b_33 <X> T_14_13.lc_trk_g2_1
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_h_r_34 <X> T_14_13.lc_trk_g2_2
 (26 9)  (734 217)  (734 217)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 217)  (737 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (2 10)  (710 218)  (710 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (3 10)  (711 218)  (711 218)  routing T_14_13.sp12_h_r_1 <X> T_14_13.sp12_h_l_22
 (8 10)  (716 218)  (716 218)  routing T_14_13.sp4_v_t_36 <X> T_14_13.sp4_h_l_42
 (9 10)  (717 218)  (717 218)  routing T_14_13.sp4_v_t_36 <X> T_14_13.sp4_h_l_42
 (10 10)  (718 218)  (718 218)  routing T_14_13.sp4_v_t_36 <X> T_14_13.sp4_h_l_42
 (12 10)  (720 218)  (720 218)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_h_l_45
 (13 10)  (721 218)  (721 218)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_v_t_45
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (53 10)  (761 218)  (761 218)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (3 11)  (711 219)  (711 219)  routing T_14_13.sp12_h_r_1 <X> T_14_13.sp12_h_l_22
 (12 11)  (720 219)  (720 219)  routing T_14_13.sp4_h_r_8 <X> T_14_13.sp4_v_t_45
 (13 11)  (721 219)  (721 219)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_h_l_45
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp4_r_v_b_39 <X> T_14_13.lc_trk_g2_7
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_3 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (744 219)  (744 219)  LC_5 Logic Functioning bit
 (37 11)  (745 219)  (745 219)  LC_5 Logic Functioning bit
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (39 11)  (747 219)  (747 219)  LC_5 Logic Functioning bit
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (14 12)  (722 220)  (722 220)  routing T_14_13.sp4_v_b_24 <X> T_14_13.lc_trk_g3_0
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 220)  (742 220)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (45 12)  (753 220)  (753 220)  LC_6 Logic Functioning bit
 (10 13)  (718 221)  (718 221)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_b_10
 (16 13)  (724 221)  (724 221)  routing T_14_13.sp4_v_b_24 <X> T_14_13.lc_trk_g3_0
 (17 13)  (725 221)  (725 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_h_r_27 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (51 13)  (759 221)  (759 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 222)  (713 222)  routing T_14_13.sp4_h_r_6 <X> T_14_13.sp4_h_l_44
 (12 14)  (720 222)  (720 222)  routing T_14_13.sp4_v_t_46 <X> T_14_13.sp4_h_l_46
 (14 14)  (722 222)  (722 222)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (15 14)  (723 222)  (723 222)  routing T_14_13.tnr_op_5 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 222)  (742 222)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 223)  (712 223)  routing T_14_13.sp4_h_r_6 <X> T_14_13.sp4_h_l_44
 (11 15)  (719 223)  (719 223)  routing T_14_13.sp4_v_t_46 <X> T_14_13.sp4_h_l_46
 (14 15)  (722 223)  (722 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (15 15)  (723 223)  (723 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (16 15)  (724 223)  (724 223)  routing T_14_13.sp4_h_r_44 <X> T_14_13.lc_trk_g3_4
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (25 15)  (733 223)  (733 223)  routing T_14_13.sp4_h_r_30 <X> T_14_13.lc_trk_g3_6
 (27 15)  (735 223)  (735 223)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 223)  (739 223)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (6 0)  (768 208)  (768 208)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_v_b_0
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (5 1)  (767 209)  (767 209)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_v_b_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.sp4_r_v_b_33 <X> T_15_13.lc_trk_g0_2
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 209)  (789 209)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (43 1)  (805 209)  (805 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (771 210)  (771 210)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_36
 (10 2)  (772 210)  (772 210)  routing T_15_13.sp4_h_r_10 <X> T_15_13.sp4_h_l_36
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.input_2_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (53 3)  (815 211)  (815 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (762 212)  (762 212)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (763 212)  (763 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (773 212)  (773 212)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_v_b_5
 (13 4)  (775 212)  (775 212)  routing T_15_13.sp4_v_t_44 <X> T_15_13.sp4_v_b_5
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 212)  (785 212)  routing T_15_13.sp4_v_b_19 <X> T_15_13.lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.sp4_v_b_19 <X> T_15_13.lc_trk_g1_3
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (52 4)  (814 212)  (814 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (762 213)  (762 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 5)  (763 213)  (763 213)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (785 213)  (785 213)  routing T_15_13.sp12_h_r_10 <X> T_15_13.lc_trk_g1_2
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (41 5)  (803 213)  (803 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (12 6)  (774 214)  (774 214)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_h_l_40
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (11 7)  (773 215)  (773 215)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_h_l_40
 (13 7)  (775 215)  (775 215)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_h_l_40
 (21 7)  (783 215)  (783 215)  routing T_15_13.sp4_r_v_b_31 <X> T_15_13.lc_trk_g1_7
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (51 7)  (813 215)  (813 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (4 8)  (766 216)  (766 216)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_v_b_6
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (767 217)  (767 217)  routing T_15_13.sp4_h_l_43 <X> T_15_13.sp4_v_b_6
 (21 9)  (783 217)  (783 217)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (40 9)  (802 217)  (802 217)  LC_4 Logic Functioning bit
 (42 9)  (804 217)  (804 217)  LC_4 Logic Functioning bit
 (11 10)  (773 218)  (773 218)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (12 10)  (774 218)  (774 218)  routing T_15_13.sp4_v_t_39 <X> T_15_13.sp4_h_l_45
 (13 10)  (775 218)  (775 218)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (15 10)  (777 218)  (777 218)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g2_5
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_t_32 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (11 11)  (773 219)  (773 219)  routing T_15_13.sp4_v_t_39 <X> T_15_13.sp4_h_l_45
 (12 11)  (774 219)  (774 219)  routing T_15_13.sp4_h_r_2 <X> T_15_13.sp4_v_t_45
 (13 11)  (775 219)  (775 219)  routing T_15_13.sp4_v_t_39 <X> T_15_13.sp4_h_l_45
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_b_36 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp12_v_t_21 <X> T_15_13.lc_trk_g2_6
 (25 11)  (787 219)  (787 219)  routing T_15_13.sp12_v_t_21 <X> T_15_13.lc_trk_g2_6
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (46 11)  (808 219)  (808 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp12_v_b_19 <X> T_15_13.lc_trk_g3_3
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (21 13)  (783 221)  (783 221)  routing T_15_13.sp12_v_b_19 <X> T_15_13.lc_trk_g3_3
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (10 14)  (772 222)  (772 222)  routing T_15_13.sp4_v_b_5 <X> T_15_13.sp4_h_l_47
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp12_v_b_21 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (762 223)  (762 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (766 223)  (766 223)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_h_l_44
 (6 15)  (768 223)  (768 223)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_h_l_44
 (8 15)  (770 223)  (770 223)  routing T_15_13.sp4_h_r_4 <X> T_15_13.sp4_v_t_47
 (9 15)  (771 223)  (771 223)  routing T_15_13.sp4_h_r_4 <X> T_15_13.sp4_v_t_47
 (10 15)  (772 223)  (772 223)  routing T_15_13.sp4_h_r_4 <X> T_15_13.sp4_v_t_47
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp12_v_b_21 <X> T_15_13.lc_trk_g3_5


LogicTile_16_13

 (21 0)  (837 208)  (837 208)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g0_3
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 209)  (847 209)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (38 1)  (854 209)  (854 209)  LC_0 Logic Functioning bit
 (52 1)  (868 209)  (868 209)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 210)  (819 210)  routing T_16_13.sp12_v_t_23 <X> T_16_13.sp12_h_l_23
 (8 2)  (824 210)  (824 210)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_h_l_36
 (10 2)  (826 210)  (826 210)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_h_l_36
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 210)  (839 210)  routing T_16_13.sp4_v_b_23 <X> T_16_13.lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.sp4_v_b_23 <X> T_16_13.lc_trk_g0_7
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 210)  (846 210)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 210)  (849 210)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (8 3)  (824 211)  (824 211)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_t_36
 (9 3)  (825 211)  (825 211)  routing T_16_13.sp4_h_r_1 <X> T_16_13.sp4_v_t_36
 (14 3)  (830 211)  (830 211)  routing T_16_13.sp4_r_v_b_28 <X> T_16_13.lc_trk_g0_4
 (17 3)  (833 211)  (833 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (842 211)  (842 211)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (849 211)  (849 211)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_1
 (34 3)  (850 211)  (850 211)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_1
 (38 3)  (854 211)  (854 211)  LC_1 Logic Functioning bit
 (1 4)  (817 212)  (817 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (11 4)  (827 212)  (827 212)  routing T_16_13.sp4_h_r_0 <X> T_16_13.sp4_v_b_5
 (15 4)  (831 212)  (831 212)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (16 4)  (832 212)  (832 212)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (837 212)  (837 212)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 212)  (851 212)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.input_2_2
 (0 5)  (816 213)  (816 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (1 5)  (817 213)  (817 213)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_7/cen
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp4_r_v_b_24 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (834 213)  (834 213)  routing T_16_13.sp4_h_r_1 <X> T_16_13.lc_trk_g1_1
 (19 5)  (835 213)  (835 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (28 5)  (844 213)  (844 213)  routing T_16_13.lc_trk_g2_0 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 213)  (848 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (4 6)  (820 214)  (820 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (6 6)  (822 214)  (822 214)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (26 6)  (842 214)  (842 214)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (50 6)  (866 214)  (866 214)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (821 215)  (821 215)  routing T_16_13.sp4_h_r_9 <X> T_16_13.sp4_v_t_38
 (11 7)  (827 215)  (827 215)  routing T_16_13.sp4_h_r_5 <X> T_16_13.sp4_h_l_40
 (19 7)  (835 215)  (835 215)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g2_1
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (839 216)  (839 216)  routing T_16_13.sp12_v_b_11 <X> T_16_13.lc_trk_g2_3
 (25 8)  (841 216)  (841 216)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 216)  (846 216)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 216)  (849 216)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (15 9)  (831 217)  (831 217)  routing T_16_13.tnr_op_0 <X> T_16_13.lc_trk_g2_0
 (17 9)  (833 217)  (833 217)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (838 217)  (838 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (839 217)  (839 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (25 9)  (841 217)  (841 217)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g2_2
 (27 9)  (843 217)  (843 217)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 217)  (844 217)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (850 217)  (850 217)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.input_2_4
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (53 9)  (869 217)  (869 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (830 218)  (830 218)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g2_4
 (21 10)  (837 218)  (837 218)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g2_7
 (22 10)  (838 218)  (838 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 218)  (839 218)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g2_7
 (24 10)  (840 218)  (840 218)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g2_7
 (25 10)  (841 218)  (841 218)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g2_6
 (26 10)  (842 218)  (842 218)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (43 10)  (859 218)  (859 218)  LC_5 Logic Functioning bit
 (50 10)  (866 218)  (866 218)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (828 219)  (828 219)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_v_t_45
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_r_36 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (19 11)  (835 219)  (835 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (21 11)  (837 219)  (837 219)  routing T_16_13.sp4_h_l_34 <X> T_16_13.lc_trk_g2_7
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (839 219)  (839 219)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.sp4_h_r_38 <X> T_16_13.lc_trk_g2_6
 (26 11)  (842 219)  (842 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 219)  (844 219)  routing T_16_13.lc_trk_g2_7 <X> T_16_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 219)  (845 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 219)  (853 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (11 12)  (827 220)  (827 220)  routing T_16_13.sp4_h_r_6 <X> T_16_13.sp4_v_b_11
 (15 12)  (831 220)  (831 220)  routing T_16_13.sp4_h_r_33 <X> T_16_13.lc_trk_g3_1
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_h_r_33 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.sp4_h_r_33 <X> T_16_13.lc_trk_g3_1
 (26 12)  (842 220)  (842 220)  routing T_16_13.lc_trk_g0_4 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 220)  (849 220)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (40 12)  (856 220)  (856 220)  LC_6 Logic Functioning bit
 (42 12)  (858 220)  (858 220)  LC_6 Logic Functioning bit
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp4_r_v_b_40 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 221)  (852 221)  LC_6 Logic Functioning bit
 (37 13)  (853 221)  (853 221)  LC_6 Logic Functioning bit
 (38 13)  (854 221)  (854 221)  LC_6 Logic Functioning bit
 (39 13)  (855 221)  (855 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 222)  (824 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (9 14)  (825 222)  (825 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (10 14)  (826 222)  (826 222)  routing T_16_13.sp4_v_t_41 <X> T_16_13.sp4_h_l_47
 (14 14)  (830 222)  (830 222)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (19 14)  (835 222)  (835 222)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 223)  (830 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (16 15)  (832 223)  (832 223)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (843 223)  (843 223)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g2_2 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 223)  (852 223)  LC_7 Logic Functioning bit
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (38 15)  (854 223)  (854 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (40 15)  (856 223)  (856 223)  LC_7 Logic Functioning bit
 (42 15)  (858 223)  (858 223)  LC_7 Logic Functioning bit
 (51 15)  (867 223)  (867 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_13

 (10 0)  (884 208)  (884 208)  routing T_17_13.sp4_v_t_45 <X> T_17_13.sp4_h_r_1
 (15 0)  (889 208)  (889 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (16 0)  (890 208)  (890 208)  routing T_17_13.sp4_v_b_17 <X> T_17_13.lc_trk_g0_1
 (17 0)  (891 208)  (891 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (895 208)  (895 208)  routing T_17_13.sp4_h_r_11 <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 208)  (897 208)  routing T_17_13.sp4_h_r_11 <X> T_17_13.lc_trk_g0_3
 (24 0)  (898 208)  (898 208)  routing T_17_13.sp4_h_r_11 <X> T_17_13.lc_trk_g0_3
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (13 1)  (887 209)  (887 209)  routing T_17_13.sp4_v_t_44 <X> T_17_13.sp4_h_r_2
 (14 1)  (888 209)  (888 209)  routing T_17_13.sp4_r_v_b_35 <X> T_17_13.lc_trk_g0_0
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (897 209)  (897 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (25 1)  (899 209)  (899 209)  routing T_17_13.sp12_h_l_17 <X> T_17_13.lc_trk_g0_2
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 209)  (911 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (4 2)  (878 210)  (878 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (6 2)  (880 210)  (880 210)  routing T_17_13.sp4_v_b_4 <X> T_17_13.sp4_v_t_37
 (9 2)  (883 210)  (883 210)  routing T_17_13.sp4_v_b_1 <X> T_17_13.sp4_h_l_36
 (12 2)  (886 210)  (886 210)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_h_l_39
 (16 2)  (890 210)  (890 210)  routing T_17_13.sp4_v_b_5 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (892 210)  (892 210)  routing T_17_13.sp4_v_b_5 <X> T_17_13.lc_trk_g0_5
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp12_h_l_12 <X> T_17_13.lc_trk_g0_7
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 210)  (905 210)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (43 2)  (917 210)  (917 210)  LC_1 Logic Functioning bit
 (50 2)  (924 210)  (924 210)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (880 211)  (880 211)  routing T_17_13.sp4_h_r_0 <X> T_17_13.sp4_h_l_37
 (10 3)  (884 211)  (884 211)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_v_t_36
 (11 3)  (885 211)  (885 211)  routing T_17_13.sp4_v_t_39 <X> T_17_13.sp4_h_l_39
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 211)  (905 211)  routing T_17_13.lc_trk_g2_6 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (8 4)  (882 212)  (882 212)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_h_r_4
 (10 4)  (884 212)  (884 212)  routing T_17_13.sp4_h_l_45 <X> T_17_13.sp4_h_r_4
 (15 4)  (889 212)  (889 212)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g1_1
 (16 4)  (890 212)  (890 212)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 212)  (897 212)  routing T_17_13.sp4_v_b_19 <X> T_17_13.lc_trk_g1_3
 (24 4)  (898 212)  (898 212)  routing T_17_13.sp4_v_b_19 <X> T_17_13.lc_trk_g1_3
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 212)  (905 212)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (46 4)  (920 212)  (920 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (924 212)  (924 212)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (885 213)  (885 213)  routing T_17_13.sp4_h_l_40 <X> T_17_13.sp4_h_r_5
 (14 5)  (888 213)  (888 213)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g1_0
 (15 5)  (889 213)  (889 213)  routing T_17_13.top_op_0 <X> T_17_13.lc_trk_g1_0
 (17 5)  (891 213)  (891 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (892 213)  (892 213)  routing T_17_13.sp4_h_r_1 <X> T_17_13.lc_trk_g1_1
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 213)  (897 213)  routing T_17_13.sp4_h_r_2 <X> T_17_13.lc_trk_g1_2
 (24 5)  (898 213)  (898 213)  routing T_17_13.sp4_h_r_2 <X> T_17_13.lc_trk_g1_2
 (25 5)  (899 213)  (899 213)  routing T_17_13.sp4_h_r_2 <X> T_17_13.lc_trk_g1_2
 (26 5)  (900 213)  (900 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 213)  (901 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 213)  (902 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 213)  (903 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g2_3 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 213)  (905 213)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (4 6)  (878 214)  (878 214)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (6 6)  (880 214)  (880 214)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 214)  (908 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (41 6)  (915 214)  (915 214)  LC_3 Logic Functioning bit
 (5 7)  (879 215)  (879 215)  routing T_17_13.sp4_h_r_9 <X> T_17_13.sp4_v_t_38
 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_h_l_38
 (8 7)  (882 215)  (882 215)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_41
 (9 7)  (883 215)  (883 215)  routing T_17_13.sp4_h_r_4 <X> T_17_13.sp4_v_t_41
 (13 7)  (887 215)  (887 215)  routing T_17_13.sp4_v_b_0 <X> T_17_13.sp4_h_l_40
 (26 7)  (900 215)  (900 215)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 215)  (905 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 215)  (906 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (907 215)  (907 215)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.input_2_3
 (36 7)  (910 215)  (910 215)  LC_3 Logic Functioning bit
 (14 8)  (888 216)  (888 216)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (895 216)  (895 216)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g2_3
 (22 8)  (896 216)  (896 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (888 217)  (888 217)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (16 9)  (890 217)  (890 217)  routing T_17_13.sp4_v_t_21 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (892 217)  (892 217)  routing T_17_13.sp4_r_v_b_33 <X> T_17_13.lc_trk_g2_1
 (5 10)  (879 218)  (879 218)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_43
 (8 10)  (882 218)  (882 218)  routing T_17_13.sp4_h_r_7 <X> T_17_13.sp4_h_l_42
 (14 10)  (888 218)  (888 218)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g2_4
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (51 10)  (925 218)  (925 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (880 219)  (880 219)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_43
 (16 11)  (890 219)  (890 219)  routing T_17_13.sp4_v_t_17 <X> T_17_13.lc_trk_g2_4
 (17 11)  (891 219)  (891 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (22 11)  (896 219)  (896 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (897 219)  (897 219)  routing T_17_13.sp12_v_t_21 <X> T_17_13.lc_trk_g2_6
 (25 11)  (899 219)  (899 219)  routing T_17_13.sp12_v_t_21 <X> T_17_13.lc_trk_g2_6
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (907 219)  (907 219)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.input_2_5
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (15 12)  (889 220)  (889 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (16 12)  (890 220)  (890 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (19 12)  (893 220)  (893 220)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (900 220)  (900 220)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 220)  (909 220)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_6
 (3 13)  (877 221)  (877 221)  routing T_17_13.sp12_h_l_22 <X> T_17_13.sp12_h_r_1
 (18 13)  (892 221)  (892 221)  routing T_17_13.sp4_h_r_41 <X> T_17_13.lc_trk_g3_1
 (21 13)  (895 221)  (895 221)  routing T_17_13.sp4_r_v_b_43 <X> T_17_13.lc_trk_g3_3
 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (907 221)  (907 221)  routing T_17_13.lc_trk_g2_4 <X> T_17_13.input_2_6
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (8 14)  (882 222)  (882 222)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_h_l_47
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 222)  (907 222)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 222)  (910 222)  LC_7 Logic Functioning bit
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (50 14)  (924 222)  (924 222)  Cascade bit: LH_LC07_inmux02_5

 (8 15)  (882 223)  (882 223)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_47
 (9 15)  (883 223)  (883 223)  routing T_17_13.sp4_h_r_10 <X> T_17_13.sp4_v_t_47
 (11 15)  (885 223)  (885 223)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_h_l_46
 (18 15)  (892 223)  (892 223)  routing T_17_13.sp4_r_v_b_45 <X> T_17_13.lc_trk_g3_5
 (26 15)  (900 223)  (900 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 223)  (910 223)  LC_7 Logic Functioning bit
 (38 15)  (912 223)  (912 223)  LC_7 Logic Functioning bit
 (47 15)  (921 223)  (921 223)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (21 0)  (949 208)  (949 208)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (952 208)  (952 208)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (21 1)  (949 209)  (949 209)  routing T_18_13.sp12_h_r_3 <X> T_18_13.lc_trk_g0_3
 (27 1)  (955 209)  (955 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (45 1)  (973 209)  (973 209)  LC_0 Logic Functioning bit
 (46 1)  (974 209)  (974 209)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (976 209)  (976 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (979 209)  (979 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_6 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.sp4_v_b_4 <X> T_18_13.lc_trk_g0_4
 (16 3)  (944 211)  (944 211)  routing T_18_13.sp4_v_b_4 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (5 4)  (933 212)  (933 212)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (8 4)  (936 212)  (936 212)  routing T_18_13.sp4_h_l_41 <X> T_18_13.sp4_h_r_4
 (4 5)  (932 213)  (932 213)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (6 5)  (934 213)  (934 213)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_h_r_3
 (10 5)  (938 213)  (938 213)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_v_b_4
 (11 6)  (939 214)  (939 214)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_v_t_40
 (13 6)  (941 214)  (941 214)  routing T_18_13.sp4_v_b_9 <X> T_18_13.sp4_v_t_40
 (4 7)  (932 215)  (932 215)  routing T_18_13.sp4_h_r_7 <X> T_18_13.sp4_h_l_38
 (6 7)  (934 215)  (934 215)  routing T_18_13.sp4_h_r_7 <X> T_18_13.sp4_h_l_38
 (8 7)  (936 215)  (936 215)  routing T_18_13.sp4_v_b_1 <X> T_18_13.sp4_v_t_41
 (10 7)  (938 215)  (938 215)  routing T_18_13.sp4_v_b_1 <X> T_18_13.sp4_v_t_41
 (11 7)  (939 215)  (939 215)  routing T_18_13.sp4_h_r_9 <X> T_18_13.sp4_h_l_40
 (13 7)  (941 215)  (941 215)  routing T_18_13.sp4_h_r_9 <X> T_18_13.sp4_h_l_40
 (10 9)  (938 217)  (938 217)  routing T_18_13.sp4_h_r_2 <X> T_18_13.sp4_v_b_7
 (3 10)  (931 218)  (931 218)  routing T_18_13.sp12_h_r_1 <X> T_18_13.sp12_h_l_22
 (8 10)  (936 218)  (936 218)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_42
 (10 10)  (938 218)  (938 218)  routing T_18_13.sp4_h_r_11 <X> T_18_13.sp4_h_l_42
 (12 10)  (940 218)  (940 218)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (3 11)  (931 219)  (931 219)  routing T_18_13.sp12_h_r_1 <X> T_18_13.sp12_h_l_22
 (6 11)  (934 219)  (934 219)  routing T_18_13.sp4_h_r_6 <X> T_18_13.sp4_h_l_43
 (11 11)  (939 219)  (939 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (13 11)  (941 219)  (941 219)  routing T_18_13.sp4_v_t_39 <X> T_18_13.sp4_h_l_45
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (946 221)  (946 221)  routing T_18_13.sp4_r_v_b_41 <X> T_18_13.lc_trk_g3_1
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 222)  (936 222)  routing T_18_13.sp4_h_r_10 <X> T_18_13.sp4_h_l_47
 (1 15)  (929 223)  (929 223)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (932 223)  (932 223)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_h_l_44
 (6 15)  (934 223)  (934 223)  routing T_18_13.sp4_h_r_1 <X> T_18_13.sp4_h_l_44


LogicTile_19_13

 (0 0)  (982 208)  (982 208)  Negative Clock bit

 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 208)  (1005 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g0_4 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 208)  (1009 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 208)  (1010 208)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 208)  (1011 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 208)  (1013 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 208)  (1014 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 208)  (1016 208)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (48 0)  (1030 208)  (1030 208)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (21 1)  (1003 209)  (1003 209)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 209)  (1013 209)  routing T_19_13.lc_trk_g1_6 <X> T_19_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 209)  (1018 209)  LC_0 Logic Functioning bit
 (38 1)  (1020 209)  (1020 209)  LC_0 Logic Functioning bit
 (40 1)  (1022 209)  (1022 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (44 1)  (1026 209)  (1026 209)  LC_0 Logic Functioning bit
 (45 1)  (1027 209)  (1027 209)  LC_0 Logic Functioning bit
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_6 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 210)  (990 210)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_36
 (16 3)  (998 211)  (998 211)  routing T_19_13.sp12_h_r_12 <X> T_19_13.lc_trk_g0_4
 (17 3)  (999 211)  (999 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (28 4)  (1010 212)  (1010 212)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 212)  (1011 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 212)  (1014 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 212)  (1018 212)  LC_2 Logic Functioning bit
 (37 4)  (1019 212)  (1019 212)  LC_2 Logic Functioning bit
 (38 4)  (1020 212)  (1020 212)  LC_2 Logic Functioning bit
 (39 4)  (1021 212)  (1021 212)  LC_2 Logic Functioning bit
 (40 4)  (1022 212)  (1022 212)  LC_2 Logic Functioning bit
 (41 4)  (1023 212)  (1023 212)  LC_2 Logic Functioning bit
 (42 4)  (1024 212)  (1024 212)  LC_2 Logic Functioning bit
 (43 4)  (1025 212)  (1025 212)  LC_2 Logic Functioning bit
 (26 5)  (1008 213)  (1008 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 213)  (1010 213)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 213)  (1011 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 213)  (1012 213)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 213)  (1013 213)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 213)  (1019 213)  LC_2 Logic Functioning bit
 (39 5)  (1021 213)  (1021 213)  LC_2 Logic Functioning bit
 (40 5)  (1022 213)  (1022 213)  LC_2 Logic Functioning bit
 (41 5)  (1023 213)  (1023 213)  LC_2 Logic Functioning bit
 (42 5)  (1024 213)  (1024 213)  LC_2 Logic Functioning bit
 (43 5)  (1025 213)  (1025 213)  LC_2 Logic Functioning bit
 (46 5)  (1028 213)  (1028 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (47 5)  (1029 213)  (1029 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1030 213)  (1030 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (4 6)  (986 214)  (986 214)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38
 (9 6)  (991 214)  (991 214)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_41
 (10 6)  (992 214)  (992 214)  routing T_19_13.sp4_h_r_1 <X> T_19_13.sp4_h_l_41
 (25 6)  (1007 214)  (1007 214)  routing T_19_13.sp4_h_r_14 <X> T_19_13.lc_trk_g1_6
 (32 6)  (1014 214)  (1014 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 214)  (1015 214)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 214)  (1018 214)  LC_3 Logic Functioning bit
 (37 6)  (1019 214)  (1019 214)  LC_3 Logic Functioning bit
 (38 6)  (1020 214)  (1020 214)  LC_3 Logic Functioning bit
 (52 6)  (1034 214)  (1034 214)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (5 7)  (987 215)  (987 215)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38
 (22 7)  (1004 215)  (1004 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 215)  (1005 215)  routing T_19_13.sp4_h_r_14 <X> T_19_13.lc_trk_g1_6
 (24 7)  (1006 215)  (1006 215)  routing T_19_13.sp4_h_r_14 <X> T_19_13.lc_trk_g1_6
 (26 7)  (1008 215)  (1008 215)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 215)  (1011 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 215)  (1013 215)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 215)  (1014 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (1015 215)  (1015 215)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_3
 (35 7)  (1017 215)  (1017 215)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_3
 (36 7)  (1018 215)  (1018 215)  LC_3 Logic Functioning bit
 (37 7)  (1019 215)  (1019 215)  LC_3 Logic Functioning bit
 (39 7)  (1021 215)  (1021 215)  LC_3 Logic Functioning bit
 (48 7)  (1030 215)  (1030 215)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 8)  (1004 216)  (1004 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1005 216)  (1005 216)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g2_3
 (24 8)  (1006 216)  (1006 216)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g2_3
 (25 8)  (1007 216)  (1007 216)  routing T_19_13.sp4_h_r_34 <X> T_19_13.lc_trk_g2_2
 (28 8)  (1010 216)  (1010 216)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 216)  (1011 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 216)  (1014 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (51 8)  (1033 216)  (1033 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (1003 217)  (1003 217)  routing T_19_13.sp4_h_r_27 <X> T_19_13.lc_trk_g2_3
 (22 9)  (1004 217)  (1004 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 217)  (1005 217)  routing T_19_13.sp4_h_r_34 <X> T_19_13.lc_trk_g2_2
 (24 9)  (1006 217)  (1006 217)  routing T_19_13.sp4_h_r_34 <X> T_19_13.lc_trk_g2_2
 (26 9)  (1008 217)  (1008 217)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 217)  (1010 217)  routing T_19_13.lc_trk_g2_2 <X> T_19_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 217)  (1011 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 217)  (1012 217)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 217)  (1013 217)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (1022 217)  (1022 217)  LC_4 Logic Functioning bit
 (42 9)  (1024 217)  (1024 217)  LC_4 Logic Functioning bit
 (46 9)  (1028 217)  (1028 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (52 9)  (1034 217)  (1034 217)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (995 218)  (995 218)  routing T_19_13.sp4_h_r_8 <X> T_19_13.sp4_v_t_45
 (12 11)  (994 219)  (994 219)  routing T_19_13.sp4_h_r_8 <X> T_19_13.sp4_v_t_45
 (22 11)  (1004 219)  (1004 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1005 219)  (1005 219)  routing T_19_13.sp4_h_r_30 <X> T_19_13.lc_trk_g2_6
 (24 11)  (1006 219)  (1006 219)  routing T_19_13.sp4_h_r_30 <X> T_19_13.lc_trk_g2_6
 (25 11)  (1007 219)  (1007 219)  routing T_19_13.sp4_h_r_30 <X> T_19_13.lc_trk_g2_6
 (26 12)  (1008 220)  (1008 220)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 220)  (1010 220)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 220)  (1011 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 220)  (1014 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (14 13)  (996 221)  (996 221)  routing T_19_13.tnl_op_0 <X> T_19_13.lc_trk_g3_0
 (15 13)  (997 221)  (997 221)  routing T_19_13.tnl_op_0 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (1008 221)  (1008 221)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 221)  (1010 221)  routing T_19_13.lc_trk_g2_6 <X> T_19_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 221)  (1011 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 221)  (1012 221)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 221)  (1013 221)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_6/in_3
 (40 13)  (1022 221)  (1022 221)  LC_6 Logic Functioning bit
 (42 13)  (1024 221)  (1024 221)  LC_6 Logic Functioning bit
 (48 13)  (1030 221)  (1030 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (53 13)  (1035 221)  (1035 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (982 222)  (982 222)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (997 222)  (997 222)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5
 (16 14)  (998 222)  (998 222)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5
 (17 14)  (999 222)  (999 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (1004 222)  (1004 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 222)  (1015 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 222)  (1016 222)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 222)  (1021 222)  LC_7 Logic Functioning bit
 (0 15)  (982 223)  (982 223)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (983 223)  (983 223)  routing T_19_13.lc_trk_g3_5 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (1000 223)  (1000 223)  routing T_19_13.sp4_h_l_16 <X> T_19_13.lc_trk_g3_5
 (21 15)  (1003 223)  (1003 223)  routing T_19_13.sp4_r_v_b_47 <X> T_19_13.lc_trk_g3_7
 (26 15)  (1008 223)  (1008 223)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g3_7 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 223)  (1014 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1015 223)  (1015 223)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_7
 (35 15)  (1017 223)  (1017 223)  routing T_19_13.lc_trk_g2_3 <X> T_19_13.input_2_7
 (38 15)  (1020 223)  (1020 223)  LC_7 Logic Functioning bit
 (48 15)  (1030 223)  (1030 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_13

 (11 0)  (1047 208)  (1047 208)  routing T_20_13.sp4_h_r_9 <X> T_20_13.sp4_v_b_2
 (21 0)  (1057 208)  (1057 208)  routing T_20_13.wire_logic_cluster/lc_3/out <X> T_20_13.lc_trk_g0_3
 (22 0)  (1058 208)  (1058 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1061 208)  (1061 208)  routing T_20_13.sp4_v_b_2 <X> T_20_13.lc_trk_g0_2
 (26 0)  (1062 208)  (1062 208)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 208)  (1063 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 208)  (1064 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 208)  (1065 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 208)  (1066 208)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 208)  (1067 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 208)  (1068 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 208)  (1070 208)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 208)  (1071 208)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (36 0)  (1072 208)  (1072 208)  LC_0 Logic Functioning bit
 (38 0)  (1074 208)  (1074 208)  LC_0 Logic Functioning bit
 (43 0)  (1079 208)  (1079 208)  LC_0 Logic Functioning bit
 (14 1)  (1050 209)  (1050 209)  routing T_20_13.top_op_0 <X> T_20_13.lc_trk_g0_0
 (15 1)  (1051 209)  (1051 209)  routing T_20_13.top_op_0 <X> T_20_13.lc_trk_g0_0
 (17 1)  (1053 209)  (1053 209)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (1058 209)  (1058 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1059 209)  (1059 209)  routing T_20_13.sp4_v_b_2 <X> T_20_13.lc_trk_g0_2
 (26 1)  (1062 209)  (1062 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 209)  (1063 209)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 209)  (1065 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 209)  (1066 209)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 209)  (1068 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1069 209)  (1069 209)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (34 1)  (1070 209)  (1070 209)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.input_2_0
 (36 1)  (1072 209)  (1072 209)  LC_0 Logic Functioning bit
 (43 1)  (1079 209)  (1079 209)  LC_0 Logic Functioning bit
 (0 2)  (1036 210)  (1036 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 210)  (1037 210)  routing T_20_13.glb_netwk_6 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1039 210)  (1039 210)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_h_l_23
 (6 2)  (1042 210)  (1042 210)  routing T_20_13.sp4_v_b_9 <X> T_20_13.sp4_v_t_37
 (21 2)  (1057 210)  (1057 210)  routing T_20_13.sp4_v_b_15 <X> T_20_13.lc_trk_g0_7
 (22 2)  (1058 210)  (1058 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1059 210)  (1059 210)  routing T_20_13.sp4_v_b_15 <X> T_20_13.lc_trk_g0_7
 (26 2)  (1062 210)  (1062 210)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 210)  (1063 210)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 210)  (1065 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 210)  (1067 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 210)  (1068 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 210)  (1070 210)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (1071 210)  (1071 210)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (36 2)  (1072 210)  (1072 210)  LC_1 Logic Functioning bit
 (43 2)  (1079 210)  (1079 210)  LC_1 Logic Functioning bit
 (3 3)  (1039 211)  (1039 211)  routing T_20_13.sp12_h_r_0 <X> T_20_13.sp12_h_l_23
 (5 3)  (1041 211)  (1041 211)  routing T_20_13.sp4_v_b_9 <X> T_20_13.sp4_v_t_37
 (8 3)  (1044 211)  (1044 211)  routing T_20_13.sp4_h_r_1 <X> T_20_13.sp4_v_t_36
 (9 3)  (1045 211)  (1045 211)  routing T_20_13.sp4_h_r_1 <X> T_20_13.sp4_v_t_36
 (21 3)  (1057 211)  (1057 211)  routing T_20_13.sp4_v_b_15 <X> T_20_13.lc_trk_g0_7
 (22 3)  (1058 211)  (1058 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1061 211)  (1061 211)  routing T_20_13.sp4_r_v_b_30 <X> T_20_13.lc_trk_g0_6
 (27 3)  (1063 211)  (1063 211)  routing T_20_13.lc_trk_g1_4 <X> T_20_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 211)  (1065 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 211)  (1066 211)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 211)  (1067 211)  routing T_20_13.lc_trk_g1_7 <X> T_20_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (1068 211)  (1068 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1069 211)  (1069 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (34 3)  (1070 211)  (1070 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (35 3)  (1071 211)  (1071 211)  routing T_20_13.lc_trk_g3_6 <X> T_20_13.input_2_1
 (36 3)  (1072 211)  (1072 211)  LC_1 Logic Functioning bit
 (37 3)  (1073 211)  (1073 211)  LC_1 Logic Functioning bit
 (43 3)  (1079 211)  (1079 211)  LC_1 Logic Functioning bit
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (1051 212)  (1051 212)  routing T_20_13.bot_op_1 <X> T_20_13.lc_trk_g1_1
 (17 4)  (1053 212)  (1053 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (1057 212)  (1057 212)  routing T_20_13.wire_logic_cluster/lc_3/out <X> T_20_13.lc_trk_g1_3
 (22 4)  (1058 212)  (1058 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 212)  (1067 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (50 4)  (1086 212)  (1086 212)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (1037 213)  (1037 213)  routing T_20_13.lc_trk_g0_2 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (5 5)  (1041 213)  (1041 213)  routing T_20_13.sp4_h_r_3 <X> T_20_13.sp4_v_b_3
 (9 5)  (1045 213)  (1045 213)  routing T_20_13.sp4_v_t_45 <X> T_20_13.sp4_v_b_4
 (10 5)  (1046 213)  (1046 213)  routing T_20_13.sp4_v_t_45 <X> T_20_13.sp4_v_b_4
 (28 5)  (1064 213)  (1064 213)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 213)  (1066 213)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (37 5)  (1073 213)  (1073 213)  LC_2 Logic Functioning bit
 (41 5)  (1077 213)  (1077 213)  LC_2 Logic Functioning bit
 (43 5)  (1079 213)  (1079 213)  LC_2 Logic Functioning bit
 (12 6)  (1048 214)  (1048 214)  routing T_20_13.sp4_v_b_5 <X> T_20_13.sp4_h_l_40
 (14 6)  (1050 214)  (1050 214)  routing T_20_13.sp4_v_b_4 <X> T_20_13.lc_trk_g1_4
 (16 6)  (1052 214)  (1052 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (17 6)  (1053 214)  (1053 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1054 214)  (1054 214)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (22 6)  (1058 214)  (1058 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1059 214)  (1059 214)  routing T_20_13.sp4_v_b_23 <X> T_20_13.lc_trk_g1_7
 (24 6)  (1060 214)  (1060 214)  routing T_20_13.sp4_v_b_23 <X> T_20_13.lc_trk_g1_7
 (27 6)  (1063 214)  (1063 214)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 214)  (1064 214)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 214)  (1065 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1067 214)  (1067 214)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 214)  (1068 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 214)  (1072 214)  LC_3 Logic Functioning bit
 (37 6)  (1073 214)  (1073 214)  LC_3 Logic Functioning bit
 (38 6)  (1074 214)  (1074 214)  LC_3 Logic Functioning bit
 (42 6)  (1078 214)  (1078 214)  LC_3 Logic Functioning bit
 (45 6)  (1081 214)  (1081 214)  LC_3 Logic Functioning bit
 (50 6)  (1086 214)  (1086 214)  Cascade bit: LH_LC03_inmux02_5

 (16 7)  (1052 215)  (1052 215)  routing T_20_13.sp4_v_b_4 <X> T_20_13.lc_trk_g1_4
 (17 7)  (1053 215)  (1053 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (1054 215)  (1054 215)  routing T_20_13.sp4_v_b_13 <X> T_20_13.lc_trk_g1_5
 (22 7)  (1058 215)  (1058 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1060 215)  (1060 215)  routing T_20_13.top_op_6 <X> T_20_13.lc_trk_g1_6
 (25 7)  (1061 215)  (1061 215)  routing T_20_13.top_op_6 <X> T_20_13.lc_trk_g1_6
 (26 7)  (1062 215)  (1062 215)  routing T_20_13.lc_trk_g0_3 <X> T_20_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1065 215)  (1065 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1067 215)  (1067 215)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (1073 215)  (1073 215)  LC_3 Logic Functioning bit
 (39 7)  (1075 215)  (1075 215)  LC_3 Logic Functioning bit
 (42 7)  (1078 215)  (1078 215)  LC_3 Logic Functioning bit
 (13 8)  (1049 216)  (1049 216)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_b_8
 (16 8)  (1052 216)  (1052 216)  routing T_20_13.sp4_v_b_33 <X> T_20_13.lc_trk_g2_1
 (17 8)  (1053 216)  (1053 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1054 216)  (1054 216)  routing T_20_13.sp4_v_b_33 <X> T_20_13.lc_trk_g2_1
 (26 8)  (1062 216)  (1062 216)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (1063 216)  (1063 216)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 216)  (1064 216)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 216)  (1065 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1067 216)  (1067 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 216)  (1068 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 216)  (1069 216)  routing T_20_13.lc_trk_g2_5 <X> T_20_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 216)  (1072 216)  LC_4 Logic Functioning bit
 (38 8)  (1074 216)  (1074 216)  LC_4 Logic Functioning bit
 (41 8)  (1077 216)  (1077 216)  LC_4 Logic Functioning bit
 (12 9)  (1048 217)  (1048 217)  routing T_20_13.sp4_h_l_45 <X> T_20_13.sp4_v_b_8
 (15 9)  (1051 217)  (1051 217)  routing T_20_13.sp4_v_t_29 <X> T_20_13.lc_trk_g2_0
 (16 9)  (1052 217)  (1052 217)  routing T_20_13.sp4_v_t_29 <X> T_20_13.lc_trk_g2_0
 (17 9)  (1053 217)  (1053 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (1054 217)  (1054 217)  routing T_20_13.sp4_v_b_33 <X> T_20_13.lc_trk_g2_1
 (22 9)  (1058 217)  (1058 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 217)  (1061 217)  routing T_20_13.sp4_r_v_b_34 <X> T_20_13.lc_trk_g2_2
 (27 9)  (1063 217)  (1063 217)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 217)  (1064 217)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 217)  (1065 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (1068 217)  (1068 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (1069 217)  (1069 217)  routing T_20_13.lc_trk_g2_0 <X> T_20_13.input_2_4
 (36 9)  (1072 217)  (1072 217)  LC_4 Logic Functioning bit
 (38 9)  (1074 217)  (1074 217)  LC_4 Logic Functioning bit
 (40 9)  (1076 217)  (1076 217)  LC_4 Logic Functioning bit
 (3 10)  (1039 218)  (1039 218)  routing T_20_13.sp12_h_r_1 <X> T_20_13.sp12_h_l_22
 (5 10)  (1041 218)  (1041 218)  routing T_20_13.sp4_h_r_3 <X> T_20_13.sp4_h_l_43
 (15 10)  (1051 218)  (1051 218)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (16 10)  (1052 218)  (1052 218)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (17 10)  (1053 218)  (1053 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (1062 218)  (1062 218)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (1064 218)  (1064 218)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 218)  (1065 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 218)  (1068 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 218)  (1069 218)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 218)  (1070 218)  routing T_20_13.lc_trk_g3_1 <X> T_20_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 218)  (1072 218)  LC_5 Logic Functioning bit
 (37 10)  (1073 218)  (1073 218)  LC_5 Logic Functioning bit
 (38 10)  (1074 218)  (1074 218)  LC_5 Logic Functioning bit
 (39 10)  (1075 218)  (1075 218)  LC_5 Logic Functioning bit
 (40 10)  (1076 218)  (1076 218)  LC_5 Logic Functioning bit
 (41 10)  (1077 218)  (1077 218)  LC_5 Logic Functioning bit
 (42 10)  (1078 218)  (1078 218)  LC_5 Logic Functioning bit
 (43 10)  (1079 218)  (1079 218)  LC_5 Logic Functioning bit
 (45 10)  (1081 218)  (1081 218)  LC_5 Logic Functioning bit
 (50 10)  (1086 218)  (1086 218)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (1039 219)  (1039 219)  routing T_20_13.sp12_h_r_1 <X> T_20_13.sp12_h_l_22
 (4 11)  (1040 219)  (1040 219)  routing T_20_13.sp4_h_r_3 <X> T_20_13.sp4_h_l_43
 (18 11)  (1054 219)  (1054 219)  routing T_20_13.sp4_h_l_16 <X> T_20_13.lc_trk_g2_5
 (26 11)  (1062 219)  (1062 219)  routing T_20_13.lc_trk_g0_7 <X> T_20_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 219)  (1065 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 219)  (1066 219)  routing T_20_13.lc_trk_g2_2 <X> T_20_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (1073 219)  (1073 219)  LC_5 Logic Functioning bit
 (39 11)  (1075 219)  (1075 219)  LC_5 Logic Functioning bit
 (40 11)  (1076 219)  (1076 219)  LC_5 Logic Functioning bit
 (42 11)  (1078 219)  (1078 219)  LC_5 Logic Functioning bit
 (43 11)  (1079 219)  (1079 219)  LC_5 Logic Functioning bit
 (47 11)  (1083 219)  (1083 219)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (14 12)  (1050 220)  (1050 220)  routing T_20_13.wire_logic_cluster/lc_0/out <X> T_20_13.lc_trk_g3_0
 (15 12)  (1051 220)  (1051 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (16 12)  (1052 220)  (1052 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (17 12)  (1053 220)  (1053 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 220)  (1054 220)  routing T_20_13.sp4_h_r_33 <X> T_20_13.lc_trk_g3_1
 (26 12)  (1062 220)  (1062 220)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 220)  (1063 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 220)  (1064 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 220)  (1065 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 220)  (1066 220)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 220)  (1068 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 220)  (1069 220)  routing T_20_13.lc_trk_g2_1 <X> T_20_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (1074 220)  (1074 220)  LC_6 Logic Functioning bit
 (39 12)  (1075 220)  (1075 220)  LC_6 Logic Functioning bit
 (42 12)  (1078 220)  (1078 220)  LC_6 Logic Functioning bit
 (43 12)  (1079 220)  (1079 220)  LC_6 Logic Functioning bit
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (1063 221)  (1063 221)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 221)  (1064 221)  routing T_20_13.lc_trk_g3_5 <X> T_20_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 221)  (1065 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (1068 221)  (1068 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1070 221)  (1070 221)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.input_2_6
 (35 13)  (1071 221)  (1071 221)  routing T_20_13.lc_trk_g1_3 <X> T_20_13.input_2_6
 (36 13)  (1072 221)  (1072 221)  LC_6 Logic Functioning bit
 (37 13)  (1073 221)  (1073 221)  LC_6 Logic Functioning bit
 (38 13)  (1074 221)  (1074 221)  LC_6 Logic Functioning bit
 (39 13)  (1075 221)  (1075 221)  LC_6 Logic Functioning bit
 (40 13)  (1076 221)  (1076 221)  LC_6 Logic Functioning bit
 (41 13)  (1077 221)  (1077 221)  LC_6 Logic Functioning bit
 (42 13)  (1078 221)  (1078 221)  LC_6 Logic Functioning bit
 (43 13)  (1079 221)  (1079 221)  LC_6 Logic Functioning bit
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 222)  (1050 222)  routing T_20_13.sp4_h_r_36 <X> T_20_13.lc_trk_g3_4
 (17 14)  (1053 222)  (1053 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1054 222)  (1054 222)  routing T_20_13.wire_logic_cluster/lc_5/out <X> T_20_13.lc_trk_g3_5
 (25 14)  (1061 222)  (1061 222)  routing T_20_13.sp4_h_r_46 <X> T_20_13.lc_trk_g3_6
 (26 14)  (1062 222)  (1062 222)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (1065 222)  (1065 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 222)  (1068 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 222)  (1070 222)  routing T_20_13.lc_trk_g1_1 <X> T_20_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 222)  (1072 222)  LC_7 Logic Functioning bit
 (37 14)  (1073 222)  (1073 222)  LC_7 Logic Functioning bit
 (38 14)  (1074 222)  (1074 222)  LC_7 Logic Functioning bit
 (39 14)  (1075 222)  (1075 222)  LC_7 Logic Functioning bit
 (41 14)  (1077 222)  (1077 222)  LC_7 Logic Functioning bit
 (42 14)  (1078 222)  (1078 222)  LC_7 Logic Functioning bit
 (43 14)  (1079 222)  (1079 222)  LC_7 Logic Functioning bit
 (50 14)  (1086 222)  (1086 222)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (1036 223)  (1036 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 223)  (1037 223)  routing T_20_13.lc_trk_g1_5 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (15 15)  (1051 223)  (1051 223)  routing T_20_13.sp4_h_r_36 <X> T_20_13.lc_trk_g3_4
 (16 15)  (1052 223)  (1052 223)  routing T_20_13.sp4_h_r_36 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (1058 223)  (1058 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 223)  (1059 223)  routing T_20_13.sp4_h_r_46 <X> T_20_13.lc_trk_g3_6
 (24 15)  (1060 223)  (1060 223)  routing T_20_13.sp4_h_r_46 <X> T_20_13.lc_trk_g3_6
 (25 15)  (1061 223)  (1061 223)  routing T_20_13.sp4_h_r_46 <X> T_20_13.lc_trk_g3_6
 (26 15)  (1062 223)  (1062 223)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 223)  (1063 223)  routing T_20_13.lc_trk_g1_6 <X> T_20_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 223)  (1065 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (1072 223)  (1072 223)  LC_7 Logic Functioning bit
 (37 15)  (1073 223)  (1073 223)  LC_7 Logic Functioning bit
 (38 15)  (1074 223)  (1074 223)  LC_7 Logic Functioning bit
 (40 15)  (1076 223)  (1076 223)  LC_7 Logic Functioning bit
 (41 15)  (1077 223)  (1077 223)  LC_7 Logic Functioning bit
 (42 15)  (1078 223)  (1078 223)  LC_7 Logic Functioning bit
 (43 15)  (1079 223)  (1079 223)  LC_7 Logic Functioning bit
 (52 15)  (1088 223)  (1088 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_21_13

 (0 0)  (1090 208)  (1090 208)  Negative Clock bit

 (27 0)  (1117 208)  (1117 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1118 208)  (1118 208)  routing T_21_13.lc_trk_g3_0 <X> T_21_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 208)  (1119 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 208)  (1122 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 208)  (1123 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 208)  (1124 208)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (38 0)  (1128 208)  (1128 208)  LC_0 Logic Functioning bit
 (41 0)  (1131 208)  (1131 208)  LC_0 Logic Functioning bit
 (43 0)  (1133 208)  (1133 208)  LC_0 Logic Functioning bit
 (45 0)  (1135 208)  (1135 208)  LC_0 Logic Functioning bit
 (47 0)  (1137 208)  (1137 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1117 209)  (1117 209)  routing T_21_13.lc_trk_g1_1 <X> T_21_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 209)  (1119 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 209)  (1121 209)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (1122 209)  (1122 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (1124 209)  (1124 209)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.input_2_0
 (35 1)  (1125 209)  (1125 209)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.input_2_0
 (36 1)  (1126 209)  (1126 209)  LC_0 Logic Functioning bit
 (37 1)  (1127 209)  (1127 209)  LC_0 Logic Functioning bit
 (38 1)  (1128 209)  (1128 209)  LC_0 Logic Functioning bit
 (41 1)  (1131 209)  (1131 209)  LC_0 Logic Functioning bit
 (43 1)  (1133 209)  (1133 209)  LC_0 Logic Functioning bit
 (45 1)  (1135 209)  (1135 209)  LC_0 Logic Functioning bit
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 210)  (1095 210)  routing T_21_13.sp4_h_r_9 <X> T_21_13.sp4_h_l_37
 (27 2)  (1117 210)  (1117 210)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 210)  (1119 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 210)  (1122 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 210)  (1124 210)  routing T_21_13.lc_trk_g1_1 <X> T_21_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 210)  (1127 210)  LC_1 Logic Functioning bit
 (39 2)  (1129 210)  (1129 210)  LC_1 Logic Functioning bit
 (41 2)  (1131 210)  (1131 210)  LC_1 Logic Functioning bit
 (43 2)  (1133 210)  (1133 210)  LC_1 Logic Functioning bit
 (45 2)  (1135 210)  (1135 210)  LC_1 Logic Functioning bit
 (2 3)  (1092 211)  (1092 211)  routing T_21_13.lc_trk_g2_0 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (4 3)  (1094 211)  (1094 211)  routing T_21_13.sp4_h_r_9 <X> T_21_13.sp4_h_l_37
 (8 3)  (1098 211)  (1098 211)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_v_t_36
 (9 3)  (1099 211)  (1099 211)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_v_t_36
 (10 3)  (1100 211)  (1100 211)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_v_t_36
 (26 3)  (1116 211)  (1116 211)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (1117 211)  (1117 211)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 211)  (1118 211)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 211)  (1119 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 211)  (1120 211)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (1126 211)  (1126 211)  LC_1 Logic Functioning bit
 (37 3)  (1127 211)  (1127 211)  LC_1 Logic Functioning bit
 (38 3)  (1128 211)  (1128 211)  LC_1 Logic Functioning bit
 (39 3)  (1129 211)  (1129 211)  LC_1 Logic Functioning bit
 (45 3)  (1135 211)  (1135 211)  LC_1 Logic Functioning bit
 (17 4)  (1107 212)  (1107 212)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (1108 212)  (1108 212)  routing T_21_13.wire_logic_cluster/lc_1/out <X> T_21_13.lc_trk_g1_1
 (21 4)  (1111 212)  (1111 212)  routing T_21_13.wire_logic_cluster/lc_3/out <X> T_21_13.lc_trk_g1_3
 (22 4)  (1112 212)  (1112 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (1122 212)  (1122 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 212)  (1123 212)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 212)  (1124 212)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (1127 212)  (1127 212)  LC_2 Logic Functioning bit
 (39 4)  (1129 212)  (1129 212)  LC_2 Logic Functioning bit
 (41 4)  (1131 212)  (1131 212)  LC_2 Logic Functioning bit
 (43 4)  (1133 212)  (1133 212)  LC_2 Logic Functioning bit
 (45 4)  (1135 212)  (1135 212)  LC_2 Logic Functioning bit
 (3 5)  (1093 213)  (1093 213)  routing T_21_13.sp12_h_l_23 <X> T_21_13.sp12_h_r_0
 (19 5)  (1109 213)  (1109 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (26 5)  (1116 213)  (1116 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (1117 213)  (1117 213)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1119 213)  (1119 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1121 213)  (1121 213)  routing T_21_13.lc_trk_g3_2 <X> T_21_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1126 213)  (1126 213)  LC_2 Logic Functioning bit
 (38 5)  (1128 213)  (1128 213)  LC_2 Logic Functioning bit
 (40 5)  (1130 213)  (1130 213)  LC_2 Logic Functioning bit
 (42 5)  (1132 213)  (1132 213)  LC_2 Logic Functioning bit
 (45 5)  (1135 213)  (1135 213)  LC_2 Logic Functioning bit
 (5 6)  (1095 214)  (1095 214)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_h_l_38
 (17 6)  (1107 214)  (1107 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (32 6)  (1122 214)  (1122 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 214)  (1124 214)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (1130 214)  (1130 214)  LC_3 Logic Functioning bit
 (41 6)  (1131 214)  (1131 214)  LC_3 Logic Functioning bit
 (42 6)  (1132 214)  (1132 214)  LC_3 Logic Functioning bit
 (43 6)  (1133 214)  (1133 214)  LC_3 Logic Functioning bit
 (45 6)  (1135 214)  (1135 214)  LC_3 Logic Functioning bit
 (4 7)  (1094 215)  (1094 215)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_h_l_38
 (6 7)  (1096 215)  (1096 215)  routing T_21_13.sp4_v_t_44 <X> T_21_13.sp4_h_l_38
 (31 7)  (1121 215)  (1121 215)  routing T_21_13.lc_trk_g1_3 <X> T_21_13.wire_logic_cluster/lc_3/in_3
 (40 7)  (1130 215)  (1130 215)  LC_3 Logic Functioning bit
 (41 7)  (1131 215)  (1131 215)  LC_3 Logic Functioning bit
 (42 7)  (1132 215)  (1132 215)  LC_3 Logic Functioning bit
 (43 7)  (1133 215)  (1133 215)  LC_3 Logic Functioning bit
 (45 7)  (1135 215)  (1135 215)  LC_3 Logic Functioning bit
 (14 8)  (1104 216)  (1104 216)  routing T_21_13.sp4_v_b_24 <X> T_21_13.lc_trk_g2_0
 (15 8)  (1105 216)  (1105 216)  routing T_21_13.tnr_op_1 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (1116 216)  (1116 216)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (1118 216)  (1118 216)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 216)  (1119 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 216)  (1121 216)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 216)  (1122 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 216)  (1123 216)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_4/in_3
 (46 8)  (1136 216)  (1136 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (16 9)  (1106 217)  (1106 217)  routing T_21_13.sp4_v_b_24 <X> T_21_13.lc_trk_g2_0
 (17 9)  (1107 217)  (1107 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (26 9)  (1116 217)  (1116 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 217)  (1117 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1118 217)  (1118 217)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 217)  (1119 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (1126 217)  (1126 217)  LC_4 Logic Functioning bit
 (38 9)  (1128 217)  (1128 217)  LC_4 Logic Functioning bit
 (5 10)  (1095 218)  (1095 218)  routing T_21_13.sp4_v_t_37 <X> T_21_13.sp4_h_l_43
 (15 10)  (1105 218)  (1105 218)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g2_5
 (16 10)  (1106 218)  (1106 218)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g2_5
 (17 10)  (1107 218)  (1107 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 218)  (1108 218)  routing T_21_13.sp4_h_l_24 <X> T_21_13.lc_trk_g2_5
 (26 10)  (1116 218)  (1116 218)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 218)  (1117 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 218)  (1118 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 218)  (1119 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 218)  (1120 218)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 218)  (1122 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1123 218)  (1123 218)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 218)  (1124 218)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 218)  (1126 218)  LC_5 Logic Functioning bit
 (37 10)  (1127 218)  (1127 218)  LC_5 Logic Functioning bit
 (38 10)  (1128 218)  (1128 218)  LC_5 Logic Functioning bit
 (39 10)  (1129 218)  (1129 218)  LC_5 Logic Functioning bit
 (40 10)  (1130 218)  (1130 218)  LC_5 Logic Functioning bit
 (41 10)  (1131 218)  (1131 218)  LC_5 Logic Functioning bit
 (42 10)  (1132 218)  (1132 218)  LC_5 Logic Functioning bit
 (43 10)  (1133 218)  (1133 218)  LC_5 Logic Functioning bit
 (3 11)  (1093 219)  (1093 219)  routing T_21_13.sp12_v_b_1 <X> T_21_13.sp12_h_l_22
 (4 11)  (1094 219)  (1094 219)  routing T_21_13.sp4_v_t_37 <X> T_21_13.sp4_h_l_43
 (6 11)  (1096 219)  (1096 219)  routing T_21_13.sp4_v_t_37 <X> T_21_13.sp4_h_l_43
 (8 11)  (1098 219)  (1098 219)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_v_t_42
 (9 11)  (1099 219)  (1099 219)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_v_t_42
 (28 11)  (1118 219)  (1118 219)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 219)  (1119 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 219)  (1120 219)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (1126 219)  (1126 219)  LC_5 Logic Functioning bit
 (38 11)  (1128 219)  (1128 219)  LC_5 Logic Functioning bit
 (40 11)  (1130 219)  (1130 219)  LC_5 Logic Functioning bit
 (41 11)  (1131 219)  (1131 219)  LC_5 Logic Functioning bit
 (42 11)  (1132 219)  (1132 219)  LC_5 Logic Functioning bit
 (43 11)  (1133 219)  (1133 219)  LC_5 Logic Functioning bit
 (6 12)  (1096 220)  (1096 220)  routing T_21_13.sp4_h_r_4 <X> T_21_13.sp4_v_b_9
 (14 12)  (1104 220)  (1104 220)  routing T_21_13.wire_logic_cluster/lc_0/out <X> T_21_13.lc_trk_g3_0
 (15 12)  (1105 220)  (1105 220)  routing T_21_13.tnr_op_1 <X> T_21_13.lc_trk_g3_1
 (17 12)  (1107 220)  (1107 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (1115 220)  (1115 220)  routing T_21_13.wire_logic_cluster/lc_2/out <X> T_21_13.lc_trk_g3_2
 (26 12)  (1116 220)  (1116 220)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1118 220)  (1118 220)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1119 220)  (1119 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1121 220)  (1121 220)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1122 220)  (1122 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 220)  (1123 220)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 220)  (1127 220)  LC_6 Logic Functioning bit
 (39 12)  (1129 220)  (1129 220)  LC_6 Logic Functioning bit
 (40 12)  (1130 220)  (1130 220)  LC_6 Logic Functioning bit
 (41 12)  (1131 220)  (1131 220)  LC_6 Logic Functioning bit
 (42 12)  (1132 220)  (1132 220)  LC_6 Logic Functioning bit
 (43 12)  (1133 220)  (1133 220)  LC_6 Logic Functioning bit
 (10 13)  (1100 221)  (1100 221)  routing T_21_13.sp4_h_r_5 <X> T_21_13.sp4_v_b_10
 (17 13)  (1107 221)  (1107 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (1112 221)  (1112 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (1116 221)  (1116 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1117 221)  (1117 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1118 221)  (1118 221)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 221)  (1119 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1127 221)  (1127 221)  LC_6 Logic Functioning bit
 (39 13)  (1129 221)  (1129 221)  LC_6 Logic Functioning bit
 (40 13)  (1130 221)  (1130 221)  LC_6 Logic Functioning bit
 (42 13)  (1132 221)  (1132 221)  LC_6 Logic Functioning bit
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1095 222)  (1095 222)  routing T_21_13.sp4_h_r_6 <X> T_21_13.sp4_h_l_44
 (9 14)  (1099 222)  (1099 222)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_h_l_47
 (10 14)  (1100 222)  (1100 222)  routing T_21_13.sp4_h_r_7 <X> T_21_13.sp4_h_l_47
 (12 14)  (1102 222)  (1102 222)  routing T_21_13.sp4_v_t_46 <X> T_21_13.sp4_h_l_46
 (22 14)  (1112 222)  (1112 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1116 222)  (1116 222)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 222)  (1117 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (1118 222)  (1118 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1120 222)  (1120 222)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 222)  (1123 222)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 222)  (1124 222)  routing T_21_13.lc_trk_g3_1 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (37 14)  (1127 222)  (1127 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (39 14)  (1129 222)  (1129 222)  LC_7 Logic Functioning bit
 (41 14)  (1131 222)  (1131 222)  LC_7 Logic Functioning bit
 (43 14)  (1133 222)  (1133 222)  LC_7 Logic Functioning bit
 (0 15)  (1090 223)  (1090 223)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 223)  (1091 223)  routing T_21_13.lc_trk_g1_5 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (4 15)  (1094 223)  (1094 223)  routing T_21_13.sp4_h_r_6 <X> T_21_13.sp4_h_l_44
 (11 15)  (1101 223)  (1101 223)  routing T_21_13.sp4_v_t_46 <X> T_21_13.sp4_h_l_46
 (21 15)  (1111 223)  (1111 223)  routing T_21_13.sp4_r_v_b_47 <X> T_21_13.lc_trk_g3_7
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g2_5 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g3_7 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (38 15)  (1128 223)  (1128 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (40 15)  (1130 223)  (1130 223)  LC_7 Logic Functioning bit
 (41 15)  (1131 223)  (1131 223)  LC_7 Logic Functioning bit
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit
 (43 15)  (1133 223)  (1133 223)  LC_7 Logic Functioning bit


LogicTile_22_13

 (17 0)  (1161 208)  (1161 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 208)  (1162 208)  routing T_22_13.wire_logic_cluster/lc_1/out <X> T_22_13.lc_trk_g0_1
 (26 0)  (1170 208)  (1170 208)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (1171 208)  (1171 208)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1173 208)  (1173 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1174 208)  (1174 208)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 208)  (1175 208)  routing T_22_13.lc_trk_g0_5 <X> T_22_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 208)  (1176 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 208)  (1180 208)  LC_0 Logic Functioning bit
 (37 0)  (1181 208)  (1181 208)  LC_0 Logic Functioning bit
 (38 0)  (1182 208)  (1182 208)  LC_0 Logic Functioning bit
 (39 0)  (1183 208)  (1183 208)  LC_0 Logic Functioning bit
 (42 0)  (1186 208)  (1186 208)  LC_0 Logic Functioning bit
 (43 0)  (1187 208)  (1187 208)  LC_0 Logic Functioning bit
 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_h_r_2
 (22 1)  (1166 209)  (1166 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1170 209)  (1170 209)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 209)  (1172 209)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 209)  (1173 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (1174 209)  (1174 209)  routing T_22_13.lc_trk_g1_6 <X> T_22_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1176 209)  (1176 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1177 209)  (1177 209)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.input_2_0
 (35 1)  (1179 209)  (1179 209)  routing T_22_13.lc_trk_g2_2 <X> T_22_13.input_2_0
 (36 1)  (1180 209)  (1180 209)  LC_0 Logic Functioning bit
 (38 1)  (1182 209)  (1182 209)  LC_0 Logic Functioning bit
 (42 1)  (1186 209)  (1186 209)  LC_0 Logic Functioning bit
 (43 1)  (1187 209)  (1187 209)  LC_0 Logic Functioning bit
 (0 2)  (1144 210)  (1144 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 210)  (1145 210)  routing T_22_13.glb_netwk_6 <X> T_22_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 210)  (1146 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1147 210)  (1147 210)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_h_l_23
 (8 2)  (1152 210)  (1152 210)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_h_l_36
 (10 2)  (1154 210)  (1154 210)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_h_l_36
 (12 2)  (1156 210)  (1156 210)  routing T_22_13.sp4_h_r_11 <X> T_22_13.sp4_h_l_39
 (17 2)  (1161 210)  (1161 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (1165 210)  (1165 210)  routing T_22_13.sp4_h_l_2 <X> T_22_13.lc_trk_g0_7
 (22 2)  (1166 210)  (1166 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1167 210)  (1167 210)  routing T_22_13.sp4_h_l_2 <X> T_22_13.lc_trk_g0_7
 (24 2)  (1168 210)  (1168 210)  routing T_22_13.sp4_h_l_2 <X> T_22_13.lc_trk_g0_7
 (25 2)  (1169 210)  (1169 210)  routing T_22_13.lft_op_6 <X> T_22_13.lc_trk_g0_6
 (29 2)  (1173 210)  (1173 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1175 210)  (1175 210)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1176 210)  (1176 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 210)  (1177 210)  routing T_22_13.lc_trk_g2_4 <X> T_22_13.wire_logic_cluster/lc_1/in_3
 (39 2)  (1183 210)  (1183 210)  LC_1 Logic Functioning bit
 (40 2)  (1184 210)  (1184 210)  LC_1 Logic Functioning bit
 (45 2)  (1189 210)  (1189 210)  LC_1 Logic Functioning bit
 (46 2)  (1190 210)  (1190 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (1194 210)  (1194 210)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (1196 210)  (1196 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (1149 211)  (1149 211)  routing T_22_13.sp4_h_l_37 <X> T_22_13.sp4_v_t_37
 (13 3)  (1157 211)  (1157 211)  routing T_22_13.sp4_h_r_11 <X> T_22_13.sp4_h_l_39
 (18 3)  (1162 211)  (1162 211)  routing T_22_13.sp4_r_v_b_29 <X> T_22_13.lc_trk_g0_5
 (22 3)  (1166 211)  (1166 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1168 211)  (1168 211)  routing T_22_13.lft_op_6 <X> T_22_13.lc_trk_g0_6
 (29 3)  (1173 211)  (1173 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 211)  (1174 211)  routing T_22_13.lc_trk_g0_2 <X> T_22_13.wire_logic_cluster/lc_1/in_1
 (37 3)  (1181 211)  (1181 211)  LC_1 Logic Functioning bit
 (38 3)  (1182 211)  (1182 211)  LC_1 Logic Functioning bit
 (39 3)  (1183 211)  (1183 211)  LC_1 Logic Functioning bit
 (41 3)  (1185 211)  (1185 211)  LC_1 Logic Functioning bit
 (47 3)  (1191 211)  (1191 211)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1192 211)  (1192 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1195 211)  (1195 211)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (1145 212)  (1145 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (3 4)  (1147 212)  (1147 212)  routing T_22_13.sp12_v_t_23 <X> T_22_13.sp12_h_r_0
 (11 4)  (1155 212)  (1155 212)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_v_b_5
 (13 4)  (1157 212)  (1157 212)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_v_b_5
 (22 4)  (1166 212)  (1166 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1170 212)  (1170 212)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (28 4)  (1172 212)  (1172 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 212)  (1173 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 212)  (1174 212)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 212)  (1175 212)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 212)  (1176 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 212)  (1178 212)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (1179 212)  (1179 212)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (36 4)  (1180 212)  (1180 212)  LC_2 Logic Functioning bit
 (38 4)  (1182 212)  (1182 212)  LC_2 Logic Functioning bit
 (0 5)  (1144 213)  (1144 213)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (1 5)  (1145 213)  (1145 213)  routing T_22_13.lc_trk_g1_3 <X> T_22_13.wire_logic_cluster/lc_7/cen
 (12 5)  (1156 213)  (1156 213)  routing T_22_13.sp4_h_l_46 <X> T_22_13.sp4_v_b_5
 (27 5)  (1171 213)  (1171 213)  routing T_22_13.lc_trk_g1_5 <X> T_22_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 213)  (1173 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 213)  (1174 213)  routing T_22_13.lc_trk_g2_7 <X> T_22_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (1176 213)  (1176 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1177 213)  (1177 213)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (34 5)  (1178 213)  (1178 213)  routing T_22_13.lc_trk_g3_5 <X> T_22_13.input_2_2
 (36 5)  (1180 213)  (1180 213)  LC_2 Logic Functioning bit
 (12 6)  (1156 214)  (1156 214)  routing T_22_13.sp4_v_t_46 <X> T_22_13.sp4_h_l_40
 (14 6)  (1158 214)  (1158 214)  routing T_22_13.wire_logic_cluster/lc_4/out <X> T_22_13.lc_trk_g1_4
 (15 6)  (1159 214)  (1159 214)  routing T_22_13.lft_op_5 <X> T_22_13.lc_trk_g1_5
 (17 6)  (1161 214)  (1161 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 214)  (1162 214)  routing T_22_13.lft_op_5 <X> T_22_13.lc_trk_g1_5
 (21 6)  (1165 214)  (1165 214)  routing T_22_13.lft_op_7 <X> T_22_13.lc_trk_g1_7
 (22 6)  (1166 214)  (1166 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1168 214)  (1168 214)  routing T_22_13.lft_op_7 <X> T_22_13.lc_trk_g1_7
 (27 6)  (1171 214)  (1171 214)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1173 214)  (1173 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 214)  (1174 214)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (1175 214)  (1175 214)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1176 214)  (1176 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1179 214)  (1179 214)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_3
 (36 6)  (1180 214)  (1180 214)  LC_3 Logic Functioning bit
 (38 6)  (1182 214)  (1182 214)  LC_3 Logic Functioning bit
 (43 6)  (1187 214)  (1187 214)  LC_3 Logic Functioning bit
 (11 7)  (1155 215)  (1155 215)  routing T_22_13.sp4_v_t_46 <X> T_22_13.sp4_h_l_40
 (13 7)  (1157 215)  (1157 215)  routing T_22_13.sp4_v_t_46 <X> T_22_13.sp4_h_l_40
 (17 7)  (1161 215)  (1161 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (1166 215)  (1166 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1168 215)  (1168 215)  routing T_22_13.top_op_6 <X> T_22_13.lc_trk_g1_6
 (25 7)  (1169 215)  (1169 215)  routing T_22_13.top_op_6 <X> T_22_13.lc_trk_g1_6
 (28 7)  (1172 215)  (1172 215)  routing T_22_13.lc_trk_g2_1 <X> T_22_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 215)  (1173 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1174 215)  (1174 215)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (1175 215)  (1175 215)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (1176 215)  (1176 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (1177 215)  (1177 215)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_3
 (34 7)  (1178 215)  (1178 215)  routing T_22_13.lc_trk_g3_4 <X> T_22_13.input_2_3
 (36 7)  (1180 215)  (1180 215)  LC_3 Logic Functioning bit
 (37 7)  (1181 215)  (1181 215)  LC_3 Logic Functioning bit
 (38 7)  (1182 215)  (1182 215)  LC_3 Logic Functioning bit
 (39 7)  (1183 215)  (1183 215)  LC_3 Logic Functioning bit
 (42 7)  (1186 215)  (1186 215)  LC_3 Logic Functioning bit
 (43 7)  (1187 215)  (1187 215)  LC_3 Logic Functioning bit
 (9 8)  (1153 216)  (1153 216)  routing T_22_13.sp4_h_l_41 <X> T_22_13.sp4_h_r_7
 (10 8)  (1154 216)  (1154 216)  routing T_22_13.sp4_h_l_41 <X> T_22_13.sp4_h_r_7
 (15 8)  (1159 216)  (1159 216)  routing T_22_13.sp4_h_r_41 <X> T_22_13.lc_trk_g2_1
 (16 8)  (1160 216)  (1160 216)  routing T_22_13.sp4_h_r_41 <X> T_22_13.lc_trk_g2_1
 (17 8)  (1161 216)  (1161 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (1162 216)  (1162 216)  routing T_22_13.sp4_h_r_41 <X> T_22_13.lc_trk_g2_1
 (21 8)  (1165 216)  (1165 216)  routing T_22_13.sp12_v_t_0 <X> T_22_13.lc_trk_g2_3
 (22 8)  (1166 216)  (1166 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (1168 216)  (1168 216)  routing T_22_13.sp12_v_t_0 <X> T_22_13.lc_trk_g2_3
 (25 8)  (1169 216)  (1169 216)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g2_2
 (26 8)  (1170 216)  (1170 216)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (1172 216)  (1172 216)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 216)  (1173 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 216)  (1175 216)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 216)  (1176 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 216)  (1180 216)  LC_4 Logic Functioning bit
 (37 8)  (1181 216)  (1181 216)  LC_4 Logic Functioning bit
 (42 8)  (1186 216)  (1186 216)  LC_4 Logic Functioning bit
 (43 8)  (1187 216)  (1187 216)  LC_4 Logic Functioning bit
 (50 8)  (1194 216)  (1194 216)  Cascade bit: LH_LC04_inmux02_5

 (13 9)  (1157 217)  (1157 217)  routing T_22_13.sp4_v_t_38 <X> T_22_13.sp4_h_r_8
 (18 9)  (1162 217)  (1162 217)  routing T_22_13.sp4_h_r_41 <X> T_22_13.lc_trk_g2_1
 (21 9)  (1165 217)  (1165 217)  routing T_22_13.sp12_v_t_0 <X> T_22_13.lc_trk_g2_3
 (22 9)  (1166 217)  (1166 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (1168 217)  (1168 217)  routing T_22_13.rgt_op_2 <X> T_22_13.lc_trk_g2_2
 (26 9)  (1170 217)  (1170 217)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (1172 217)  (1172 217)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 217)  (1173 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 217)  (1174 217)  routing T_22_13.lc_trk_g2_3 <X> T_22_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (1175 217)  (1175 217)  routing T_22_13.lc_trk_g0_7 <X> T_22_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 217)  (1180 217)  LC_4 Logic Functioning bit
 (37 9)  (1181 217)  (1181 217)  LC_4 Logic Functioning bit
 (42 9)  (1186 217)  (1186 217)  LC_4 Logic Functioning bit
 (10 10)  (1154 218)  (1154 218)  routing T_22_13.sp4_v_b_2 <X> T_22_13.sp4_h_l_42
 (14 10)  (1158 218)  (1158 218)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g2_4
 (15 10)  (1159 218)  (1159 218)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g2_5
 (16 10)  (1160 218)  (1160 218)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g2_5
 (17 10)  (1161 218)  (1161 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1162 218)  (1162 218)  routing T_22_13.sp4_h_l_24 <X> T_22_13.lc_trk_g2_5
 (21 10)  (1165 218)  (1165 218)  routing T_22_13.wire_logic_cluster/lc_7/out <X> T_22_13.lc_trk_g2_7
 (22 10)  (1166 218)  (1166 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (1172 218)  (1172 218)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 218)  (1173 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 218)  (1174 218)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 218)  (1176 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 218)  (1177 218)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 218)  (1178 218)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 218)  (1180 218)  LC_5 Logic Functioning bit
 (38 10)  (1182 218)  (1182 218)  LC_5 Logic Functioning bit
 (40 10)  (1184 218)  (1184 218)  LC_5 Logic Functioning bit
 (41 10)  (1185 218)  (1185 218)  LC_5 Logic Functioning bit
 (42 10)  (1186 218)  (1186 218)  LC_5 Logic Functioning bit
 (43 10)  (1187 218)  (1187 218)  LC_5 Logic Functioning bit
 (3 11)  (1147 219)  (1147 219)  routing T_22_13.sp12_v_b_1 <X> T_22_13.sp12_h_l_22
 (4 11)  (1148 219)  (1148 219)  routing T_22_13.sp4_v_b_1 <X> T_22_13.sp4_h_l_43
 (14 11)  (1158 219)  (1158 219)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g2_4
 (16 11)  (1160 219)  (1160 219)  routing T_22_13.sp4_v_b_36 <X> T_22_13.lc_trk_g2_4
 (17 11)  (1161 219)  (1161 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (19 11)  (1163 219)  (1163 219)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (22 11)  (1166 219)  (1166 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1168 219)  (1168 219)  routing T_22_13.tnl_op_6 <X> T_22_13.lc_trk_g2_6
 (25 11)  (1169 219)  (1169 219)  routing T_22_13.tnl_op_6 <X> T_22_13.lc_trk_g2_6
 (29 11)  (1173 219)  (1173 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 219)  (1174 219)  routing T_22_13.lc_trk_g2_6 <X> T_22_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (1175 219)  (1175 219)  routing T_22_13.lc_trk_g3_3 <X> T_22_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (1180 219)  (1180 219)  LC_5 Logic Functioning bit
 (37 11)  (1181 219)  (1181 219)  LC_5 Logic Functioning bit
 (38 11)  (1182 219)  (1182 219)  LC_5 Logic Functioning bit
 (39 11)  (1183 219)  (1183 219)  LC_5 Logic Functioning bit
 (40 11)  (1184 219)  (1184 219)  LC_5 Logic Functioning bit
 (41 11)  (1185 219)  (1185 219)  LC_5 Logic Functioning bit
 (42 11)  (1186 219)  (1186 219)  LC_5 Logic Functioning bit
 (43 11)  (1187 219)  (1187 219)  LC_5 Logic Functioning bit
 (4 12)  (1148 220)  (1148 220)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_v_b_9
 (22 12)  (1166 220)  (1166 220)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (1168 220)  (1168 220)  routing T_22_13.tnr_op_3 <X> T_22_13.lc_trk_g3_3
 (26 12)  (1170 220)  (1170 220)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1172 220)  (1172 220)  routing T_22_13.lc_trk_g2_5 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 220)  (1173 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 220)  (1174 220)  routing T_22_13.lc_trk_g2_5 <X> T_22_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 220)  (1175 220)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 220)  (1176 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 220)  (1178 220)  routing T_22_13.lc_trk_g1_4 <X> T_22_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 220)  (1180 220)  LC_6 Logic Functioning bit
 (50 12)  (1194 220)  (1194 220)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (1170 221)  (1170 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (1171 221)  (1171 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 221)  (1172 221)  routing T_22_13.lc_trk_g3_7 <X> T_22_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 221)  (1173 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (1181 221)  (1181 221)  LC_6 Logic Functioning bit
 (39 13)  (1183 221)  (1183 221)  LC_6 Logic Functioning bit
 (47 13)  (1191 221)  (1191 221)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (5 14)  (1149 222)  (1149 222)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_h_l_44
 (8 14)  (1152 222)  (1152 222)  routing T_22_13.sp4_h_r_10 <X> T_22_13.sp4_h_l_47
 (14 14)  (1158 222)  (1158 222)  routing T_22_13.sp4_v_t_17 <X> T_22_13.lc_trk_g3_4
 (17 14)  (1161 222)  (1161 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1162 222)  (1162 222)  routing T_22_13.wire_logic_cluster/lc_5/out <X> T_22_13.lc_trk_g3_5
 (22 14)  (1166 222)  (1166 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (1168 222)  (1168 222)  routing T_22_13.tnr_op_7 <X> T_22_13.lc_trk_g3_7
 (26 14)  (1170 222)  (1170 222)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 222)  (1171 222)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 222)  (1173 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 222)  (1174 222)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (1175 222)  (1175 222)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1176 222)  (1176 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 222)  (1180 222)  LC_7 Logic Functioning bit
 (38 14)  (1182 222)  (1182 222)  LC_7 Logic Functioning bit
 (41 14)  (1185 222)  (1185 222)  LC_7 Logic Functioning bit
 (43 14)  (1187 222)  (1187 222)  LC_7 Logic Functioning bit
 (6 15)  (1150 223)  (1150 223)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_h_l_44
 (11 15)  (1155 223)  (1155 223)  routing T_22_13.sp4_h_r_11 <X> T_22_13.sp4_h_l_46
 (16 15)  (1160 223)  (1160 223)  routing T_22_13.sp4_v_t_17 <X> T_22_13.lc_trk_g3_4
 (17 15)  (1161 223)  (1161 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (22 15)  (1166 223)  (1166 223)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (1168 223)  (1168 223)  routing T_22_13.tnr_op_6 <X> T_22_13.lc_trk_g3_6
 (26 15)  (1170 223)  (1170 223)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 223)  (1171 223)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 223)  (1172 223)  routing T_22_13.lc_trk_g3_6 <X> T_22_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 223)  (1173 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1174 223)  (1174 223)  routing T_22_13.lc_trk_g1_7 <X> T_22_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1175 223)  (1175 223)  routing T_22_13.lc_trk_g0_6 <X> T_22_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1180 223)  (1180 223)  LC_7 Logic Functioning bit
 (37 15)  (1181 223)  (1181 223)  LC_7 Logic Functioning bit
 (38 15)  (1182 223)  (1182 223)  LC_7 Logic Functioning bit
 (39 15)  (1183 223)  (1183 223)  LC_7 Logic Functioning bit
 (40 15)  (1184 223)  (1184 223)  LC_7 Logic Functioning bit
 (42 15)  (1186 223)  (1186 223)  LC_7 Logic Functioning bit


LogicTile_23_13

 (26 0)  (1224 208)  (1224 208)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1228 208)  (1228 208)  routing T_23_13.lc_trk_g0_5 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 208)  (1231 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 208)  (1232 208)  routing T_23_13.lc_trk_g3_0 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 208)  (1234 208)  LC_0 Logic Functioning bit
 (38 0)  (1236 208)  (1236 208)  LC_0 Logic Functioning bit
 (41 0)  (1239 208)  (1239 208)  LC_0 Logic Functioning bit
 (43 0)  (1241 208)  (1241 208)  LC_0 Logic Functioning bit
 (46 0)  (1244 208)  (1244 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1225 209)  (1225 209)  routing T_23_13.lc_trk_g1_5 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 209)  (1227 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 209)  (1230 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 209)  (1231 209)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.input_2_0
 (34 1)  (1232 209)  (1232 209)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.input_2_0
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (48 1)  (1246 209)  (1246 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (1198 210)  (1198 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 210)  (1199 210)  routing T_23_13.glb_netwk_6 <X> T_23_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 210)  (1200 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (1208 210)  (1208 210)  routing T_23_13.sp4_v_b_8 <X> T_23_13.sp4_h_l_36
 (15 2)  (1213 210)  (1213 210)  routing T_23_13.lft_op_5 <X> T_23_13.lc_trk_g0_5
 (17 2)  (1215 210)  (1215 210)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1216 210)  (1216 210)  routing T_23_13.lft_op_5 <X> T_23_13.lc_trk_g0_5
 (0 4)  (1198 212)  (1198 212)  routing T_23_13.lc_trk_g2_2 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (1 4)  (1199 212)  (1199 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (4 4)  (1202 212)  (1202 212)  routing T_23_13.sp4_h_l_44 <X> T_23_13.sp4_v_b_3
 (6 4)  (1204 212)  (1204 212)  routing T_23_13.sp4_h_l_44 <X> T_23_13.sp4_v_b_3
 (15 4)  (1213 212)  (1213 212)  routing T_23_13.lft_op_1 <X> T_23_13.lc_trk_g1_1
 (17 4)  (1215 212)  (1215 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1216 212)  (1216 212)  routing T_23_13.lft_op_1 <X> T_23_13.lc_trk_g1_1
 (31 4)  (1229 212)  (1229 212)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 212)  (1230 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1231 212)  (1231 212)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 212)  (1234 212)  LC_2 Logic Functioning bit
 (37 4)  (1235 212)  (1235 212)  LC_2 Logic Functioning bit
 (38 4)  (1236 212)  (1236 212)  LC_2 Logic Functioning bit
 (39 4)  (1237 212)  (1237 212)  LC_2 Logic Functioning bit
 (41 4)  (1239 212)  (1239 212)  LC_2 Logic Functioning bit
 (43 4)  (1241 212)  (1241 212)  LC_2 Logic Functioning bit
 (1 5)  (1199 213)  (1199 213)  routing T_23_13.lc_trk_g2_2 <X> T_23_13.wire_logic_cluster/lc_7/cen
 (5 5)  (1203 213)  (1203 213)  routing T_23_13.sp4_h_l_44 <X> T_23_13.sp4_v_b_3
 (8 5)  (1206 213)  (1206 213)  routing T_23_13.sp4_h_r_4 <X> T_23_13.sp4_v_b_4
 (27 5)  (1225 213)  (1225 213)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 213)  (1226 213)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 213)  (1227 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (1229 213)  (1229 213)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 213)  (1234 213)  LC_2 Logic Functioning bit
 (37 5)  (1235 213)  (1235 213)  LC_2 Logic Functioning bit
 (38 5)  (1236 213)  (1236 213)  LC_2 Logic Functioning bit
 (39 5)  (1237 213)  (1237 213)  LC_2 Logic Functioning bit
 (40 5)  (1238 213)  (1238 213)  LC_2 Logic Functioning bit
 (42 5)  (1240 213)  (1240 213)  LC_2 Logic Functioning bit
 (47 5)  (1245 213)  (1245 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (1203 214)  (1203 214)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_38
 (16 6)  (1214 214)  (1214 214)  routing T_23_13.sp12_h_r_13 <X> T_23_13.lc_trk_g1_5
 (17 6)  (1215 214)  (1215 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (1224 214)  (1224 214)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 214)  (1225 214)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 214)  (1226 214)  routing T_23_13.lc_trk_g3_1 <X> T_23_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 214)  (1227 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 214)  (1230 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 214)  (1232 214)  routing T_23_13.lc_trk_g1_1 <X> T_23_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (1235 214)  (1235 214)  LC_3 Logic Functioning bit
 (39 6)  (1237 214)  (1237 214)  LC_3 Logic Functioning bit
 (40 6)  (1238 214)  (1238 214)  LC_3 Logic Functioning bit
 (41 6)  (1239 214)  (1239 214)  LC_3 Logic Functioning bit
 (42 6)  (1240 214)  (1240 214)  LC_3 Logic Functioning bit
 (43 6)  (1241 214)  (1241 214)  LC_3 Logic Functioning bit
 (45 6)  (1243 214)  (1243 214)  LC_3 Logic Functioning bit
 (46 6)  (1244 214)  (1244 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (1246 214)  (1246 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (6 7)  (1204 215)  (1204 215)  routing T_23_13.sp4_v_t_38 <X> T_23_13.sp4_h_l_38
 (26 7)  (1224 215)  (1224 215)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 215)  (1226 215)  routing T_23_13.lc_trk_g2_7 <X> T_23_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 215)  (1227 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (1234 215)  (1234 215)  LC_3 Logic Functioning bit
 (38 7)  (1236 215)  (1236 215)  LC_3 Logic Functioning bit
 (41 7)  (1239 215)  (1239 215)  LC_3 Logic Functioning bit
 (43 7)  (1241 215)  (1241 215)  LC_3 Logic Functioning bit
 (47 7)  (1245 215)  (1245 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (1249 215)  (1249 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (1223 216)  (1223 216)  routing T_23_13.sp4_h_r_42 <X> T_23_13.lc_trk_g2_2
 (22 9)  (1220 217)  (1220 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1221 217)  (1221 217)  routing T_23_13.sp4_h_r_42 <X> T_23_13.lc_trk_g2_2
 (24 9)  (1222 217)  (1222 217)  routing T_23_13.sp4_h_r_42 <X> T_23_13.lc_trk_g2_2
 (25 9)  (1223 217)  (1223 217)  routing T_23_13.sp4_h_r_42 <X> T_23_13.lc_trk_g2_2
 (3 10)  (1201 218)  (1201 218)  routing T_23_13.sp12_v_t_22 <X> T_23_13.sp12_h_l_22
 (11 10)  (1209 218)  (1209 218)  routing T_23_13.sp4_v_b_0 <X> T_23_13.sp4_v_t_45
 (13 10)  (1211 218)  (1211 218)  routing T_23_13.sp4_v_b_0 <X> T_23_13.sp4_v_t_45
 (22 10)  (1220 218)  (1220 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1221 218)  (1221 218)  routing T_23_13.sp4_v_b_47 <X> T_23_13.lc_trk_g2_7
 (24 10)  (1222 218)  (1222 218)  routing T_23_13.sp4_v_b_47 <X> T_23_13.lc_trk_g2_7
 (4 12)  (1202 220)  (1202 220)  routing T_23_13.sp4_v_t_36 <X> T_23_13.sp4_v_b_9
 (6 12)  (1204 220)  (1204 220)  routing T_23_13.sp4_v_t_36 <X> T_23_13.sp4_v_b_9
 (11 12)  (1209 220)  (1209 220)  routing T_23_13.sp4_h_r_6 <X> T_23_13.sp4_v_b_11
 (14 12)  (1212 220)  (1212 220)  routing T_23_13.sp4_v_t_21 <X> T_23_13.lc_trk_g3_0
 (15 12)  (1213 220)  (1213 220)  routing T_23_13.tnl_op_1 <X> T_23_13.lc_trk_g3_1
 (17 12)  (1215 220)  (1215 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (14 13)  (1212 221)  (1212 221)  routing T_23_13.sp4_v_t_21 <X> T_23_13.lc_trk_g3_0
 (16 13)  (1214 221)  (1214 221)  routing T_23_13.sp4_v_t_21 <X> T_23_13.lc_trk_g3_0
 (17 13)  (1215 221)  (1215 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (1216 221)  (1216 221)  routing T_23_13.tnl_op_1 <X> T_23_13.lc_trk_g3_1
 (19 15)  (1217 223)  (1217 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_24_13

 (9 0)  (1261 208)  (1261 208)  routing T_24_13.sp4_h_l_47 <X> T_24_13.sp4_h_r_1
 (10 0)  (1262 208)  (1262 208)  routing T_24_13.sp4_h_l_47 <X> T_24_13.sp4_h_r_1
 (27 0)  (1279 208)  (1279 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 208)  (1280 208)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 208)  (1281 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 208)  (1283 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 208)  (1284 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 208)  (1286 208)  routing T_24_13.lc_trk_g1_4 <X> T_24_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 208)  (1288 208)  LC_0 Logic Functioning bit
 (38 0)  (1290 208)  (1290 208)  LC_0 Logic Functioning bit
 (42 0)  (1294 208)  (1294 208)  LC_0 Logic Functioning bit
 (47 0)  (1299 208)  (1299 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (1266 209)  (1266 209)  routing T_24_13.sp4_r_v_b_35 <X> T_24_13.lc_trk_g0_0
 (17 1)  (1269 209)  (1269 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (1274 209)  (1274 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 1)  (1281 209)  (1281 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 209)  (1282 209)  routing T_24_13.lc_trk_g3_2 <X> T_24_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 209)  (1284 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (1287 209)  (1287 209)  routing T_24_13.lc_trk_g0_2 <X> T_24_13.input_2_0
 (37 1)  (1289 209)  (1289 209)  LC_0 Logic Functioning bit
 (39 1)  (1291 209)  (1291 209)  LC_0 Logic Functioning bit
 (42 1)  (1294 209)  (1294 209)  LC_0 Logic Functioning bit
 (0 2)  (1252 210)  (1252 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 210)  (1253 210)  routing T_24_13.glb_netwk_6 <X> T_24_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 210)  (1254 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (1255 210)  (1255 210)  routing T_24_13.sp12_v_t_23 <X> T_24_13.sp12_h_l_23
 (21 2)  (1273 210)  (1273 210)  routing T_24_13.sp4_v_b_15 <X> T_24_13.lc_trk_g0_7
 (22 2)  (1274 210)  (1274 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (1275 210)  (1275 210)  routing T_24_13.sp4_v_b_15 <X> T_24_13.lc_trk_g0_7
 (8 3)  (1260 211)  (1260 211)  routing T_24_13.sp4_h_r_1 <X> T_24_13.sp4_v_t_36
 (9 3)  (1261 211)  (1261 211)  routing T_24_13.sp4_h_r_1 <X> T_24_13.sp4_v_t_36
 (14 3)  (1266 211)  (1266 211)  routing T_24_13.sp12_h_r_20 <X> T_24_13.lc_trk_g0_4
 (16 3)  (1268 211)  (1268 211)  routing T_24_13.sp12_h_r_20 <X> T_24_13.lc_trk_g0_4
 (17 3)  (1269 211)  (1269 211)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 3)  (1273 211)  (1273 211)  routing T_24_13.sp4_v_b_15 <X> T_24_13.lc_trk_g0_7
 (21 4)  (1273 212)  (1273 212)  routing T_24_13.lft_op_3 <X> T_24_13.lc_trk_g1_3
 (22 4)  (1274 212)  (1274 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1276 212)  (1276 212)  routing T_24_13.lft_op_3 <X> T_24_13.lc_trk_g1_3
 (14 6)  (1266 214)  (1266 214)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (21 6)  (1273 214)  (1273 214)  routing T_24_13.wire_logic_cluster/lc_7/out <X> T_24_13.lc_trk_g1_7
 (22 6)  (1274 214)  (1274 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 214)  (1279 214)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 214)  (1280 214)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 214)  (1285 214)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 214)  (1286 214)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (41 6)  (1293 214)  (1293 214)  LC_3 Logic Functioning bit
 (43 6)  (1295 214)  (1295 214)  LC_3 Logic Functioning bit
 (45 6)  (1297 214)  (1297 214)  LC_3 Logic Functioning bit
 (14 7)  (1266 215)  (1266 215)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (15 7)  (1267 215)  (1267 215)  routing T_24_13.sp12_h_l_3 <X> T_24_13.lc_trk_g1_4
 (17 7)  (1269 215)  (1269 215)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 215)  (1282 215)  routing T_24_13.lc_trk_g3_3 <X> T_24_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (1284 215)  (1284 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1285 215)  (1285 215)  routing T_24_13.lc_trk_g2_1 <X> T_24_13.input_2_3
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (41 7)  (1293 215)  (1293 215)  LC_3 Logic Functioning bit
 (43 7)  (1295 215)  (1295 215)  LC_3 Logic Functioning bit
 (15 8)  (1267 216)  (1267 216)  routing T_24_13.sp4_v_t_28 <X> T_24_13.lc_trk_g2_1
 (16 8)  (1268 216)  (1268 216)  routing T_24_13.sp4_v_t_28 <X> T_24_13.lc_trk_g2_1
 (17 8)  (1269 216)  (1269 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (1273 216)  (1273 216)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g2_3
 (22 8)  (1274 216)  (1274 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1275 216)  (1275 216)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g2_3
 (24 8)  (1276 216)  (1276 216)  routing T_24_13.sp4_h_r_35 <X> T_24_13.lc_trk_g2_3
 (26 8)  (1278 216)  (1278 216)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (32 8)  (1284 216)  (1284 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 216)  (1285 216)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 217)  (1283 217)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 217)  (1289 217)  LC_4 Logic Functioning bit
 (39 9)  (1291 217)  (1291 217)  LC_4 Logic Functioning bit
 (47 9)  (1299 217)  (1299 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (8 10)  (1260 218)  (1260 218)  routing T_24_13.sp4_v_t_42 <X> T_24_13.sp4_h_l_42
 (9 10)  (1261 218)  (1261 218)  routing T_24_13.sp4_v_t_42 <X> T_24_13.sp4_h_l_42
 (16 10)  (1268 218)  (1268 218)  routing T_24_13.sp4_v_b_37 <X> T_24_13.lc_trk_g2_5
 (17 10)  (1269 218)  (1269 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1270 218)  (1270 218)  routing T_24_13.sp4_v_b_37 <X> T_24_13.lc_trk_g2_5
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 218)  (1286 218)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (18 11)  (1270 219)  (1270 219)  routing T_24_13.sp4_v_b_37 <X> T_24_13.lc_trk_g2_5
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 219)  (1280 219)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 219)  (1283 219)  routing T_24_13.lc_trk_g1_3 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 219)  (1289 219)  LC_5 Logic Functioning bit
 (39 11)  (1291 219)  (1291 219)  LC_5 Logic Functioning bit
 (52 11)  (1304 219)  (1304 219)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1266 220)  (1266 220)  routing T_24_13.sp12_v_b_0 <X> T_24_13.lc_trk_g3_0
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (1273 220)  (1273 220)  routing T_24_13.wire_logic_cluster/lc_3/out <X> T_24_13.lc_trk_g3_3
 (22 12)  (1274 220)  (1274 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (26 12)  (1278 220)  (1278 220)  routing T_24_13.lc_trk_g0_4 <X> T_24_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 220)  (1280 220)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 220)  (1281 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 220)  (1283 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 220)  (1284 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 220)  (1285 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 220)  (1286 220)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 220)  (1288 220)  LC_6 Logic Functioning bit
 (37 12)  (1289 220)  (1289 220)  LC_6 Logic Functioning bit
 (38 12)  (1290 220)  (1290 220)  LC_6 Logic Functioning bit
 (39 12)  (1291 220)  (1291 220)  LC_6 Logic Functioning bit
 (41 12)  (1293 220)  (1293 220)  LC_6 Logic Functioning bit
 (43 12)  (1295 220)  (1295 220)  LC_6 Logic Functioning bit
 (51 12)  (1303 220)  (1303 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (1266 221)  (1266 221)  routing T_24_13.sp12_v_b_0 <X> T_24_13.lc_trk_g3_0
 (15 13)  (1267 221)  (1267 221)  routing T_24_13.sp12_v_b_0 <X> T_24_13.lc_trk_g3_0
 (17 13)  (1269 221)  (1269 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (1274 221)  (1274 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 221)  (1275 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (24 13)  (1276 221)  (1276 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (25 13)  (1277 221)  (1277 221)  routing T_24_13.sp4_h_l_15 <X> T_24_13.lc_trk_g3_2
 (29 13)  (1281 221)  (1281 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 221)  (1282 221)  routing T_24_13.lc_trk_g2_3 <X> T_24_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 221)  (1283 221)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (1289 221)  (1289 221)  LC_6 Logic Functioning bit
 (39 13)  (1291 221)  (1291 221)  LC_6 Logic Functioning bit
 (48 13)  (1300 221)  (1300 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (5 14)  (1257 222)  (1257 222)  routing T_24_13.sp4_v_t_38 <X> T_24_13.sp4_h_l_44
 (25 14)  (1277 222)  (1277 222)  routing T_24_13.wire_logic_cluster/lc_6/out <X> T_24_13.lc_trk_g3_6
 (26 14)  (1278 222)  (1278 222)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 222)  (1279 222)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 222)  (1281 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 222)  (1282 222)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 222)  (1284 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 222)  (1285 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 222)  (1286 222)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 222)  (1287 222)  routing T_24_13.lc_trk_g0_7 <X> T_24_13.input_2_7
 (36 14)  (1288 222)  (1288 222)  LC_7 Logic Functioning bit
 (41 14)  (1293 222)  (1293 222)  LC_7 Logic Functioning bit
 (43 14)  (1295 222)  (1295 222)  LC_7 Logic Functioning bit
 (45 14)  (1297 222)  (1297 222)  LC_7 Logic Functioning bit
 (4 15)  (1256 223)  (1256 223)  routing T_24_13.sp4_v_t_38 <X> T_24_13.sp4_h_l_44
 (6 15)  (1258 223)  (1258 223)  routing T_24_13.sp4_v_t_38 <X> T_24_13.sp4_h_l_44
 (8 15)  (1260 223)  (1260 223)  routing T_24_13.sp4_h_l_47 <X> T_24_13.sp4_v_t_47
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (1280 223)  (1280 223)  routing T_24_13.lc_trk_g2_5 <X> T_24_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 223)  (1281 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 223)  (1282 223)  routing T_24_13.lc_trk_g1_7 <X> T_24_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (1284 223)  (1284 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (1287 223)  (1287 223)  routing T_24_13.lc_trk_g0_7 <X> T_24_13.input_2_7
 (36 15)  (1288 223)  (1288 223)  LC_7 Logic Functioning bit
 (37 15)  (1289 223)  (1289 223)  LC_7 Logic Functioning bit
 (38 15)  (1290 223)  (1290 223)  LC_7 Logic Functioning bit
 (41 15)  (1293 223)  (1293 223)  LC_7 Logic Functioning bit
 (43 15)  (1295 223)  (1295 223)  LC_7 Logic Functioning bit
 (53 15)  (1305 223)  (1305 223)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 209)  (1314 209)  routing T_25_13.sp4_h_r_1 <X> T_25_13.sp4_v_b_1
 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (6 2)  (1312 210)  (1312 210)  routing T_25_13.sp4_h_l_42 <X> T_25_13.sp4_v_t_37
 (12 2)  (1318 210)  (1318 210)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_h_l_39
 (27 2)  (1333 210)  (1333 210)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/WDATA_14
 (28 2)  (1334 210)  (1334 210)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/WDATA_14
 (29 2)  (1335 210)  (1335 210)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_14
 (30 2)  (1336 210)  (1336 210)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/WDATA_14
 (37 2)  (1343 210)  (1343 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_14 sp12_h_l_9
 (11 3)  (1317 211)  (1317 211)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_h_l_39
 (13 3)  (1319 211)  (1319 211)  routing T_25_13.sp4_v_t_45 <X> T_25_13.sp4_h_l_39
 (22 3)  (1328 211)  (1328 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1331 211)  (1331 211)  routing T_25_13.sp4_r_v_b_30 <X> T_25_13.lc_trk_g0_6
 (12 4)  (1318 212)  (1318 212)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_h_r_5
 (11 5)  (1317 213)  (1317 213)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_h_r_5
 (13 5)  (1319 213)  (1319 213)  routing T_25_13.sp4_v_b_11 <X> T_25_13.sp4_h_r_5
 (8 6)  (1314 214)  (1314 214)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_h_l_41
 (10 6)  (1316 214)  (1316 214)  routing T_25_13.sp4_h_r_8 <X> T_25_13.sp4_h_l_41
 (17 6)  (1323 214)  (1323 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (1335 214)  (1335 214)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_6 wire_bram/ram/WDATA_12
 (30 6)  (1336 214)  (1336 214)  routing T_25_13.lc_trk_g0_6 <X> T_25_13.wire_bram/ram/WDATA_12
 (37 6)  (1343 214)  (1343 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (18 7)  (1324 215)  (1324 215)  routing T_25_13.sp4_r_v_b_29 <X> T_25_13.lc_trk_g1_5
 (30 7)  (1336 215)  (1336 215)  routing T_25_13.lc_trk_g0_6 <X> T_25_13.wire_bram/ram/WDATA_12
 (25 8)  (1331 216)  (1331 216)  routing T_25_13.sp4_h_r_42 <X> T_25_13.lc_trk_g2_2
 (22 9)  (1328 217)  (1328 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 217)  (1329 217)  routing T_25_13.sp4_h_r_42 <X> T_25_13.lc_trk_g2_2
 (24 9)  (1330 217)  (1330 217)  routing T_25_13.sp4_h_r_42 <X> T_25_13.lc_trk_g2_2
 (25 9)  (1331 217)  (1331 217)  routing T_25_13.sp4_h_r_42 <X> T_25_13.lc_trk_g2_2
 (3 10)  (1309 218)  (1309 218)  routing T_25_13.sp12_v_t_22 <X> T_25_13.sp12_h_l_22
 (5 10)  (1311 218)  (1311 218)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_h_l_43
 (28 10)  (1334 218)  (1334 218)  routing T_25_13.lc_trk_g2_2 <X> T_25_13.wire_bram/ram/WDATA_10
 (29 10)  (1335 218)  (1335 218)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (6 11)  (1312 219)  (1312 219)  routing T_25_13.sp4_v_t_43 <X> T_25_13.sp4_h_l_43
 (30 11)  (1336 219)  (1336 219)  routing T_25_13.lc_trk_g2_2 <X> T_25_13.wire_bram/ram/WDATA_10
 (38 11)  (1344 219)  (1344 219)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (5 14)  (1311 222)  (1311 222)  routing T_25_13.sp4_v_t_38 <X> T_25_13.sp4_h_l_44
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 222)  (1324 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (21 14)  (1327 222)  (1327 222)  routing T_25_13.sp4_v_t_26 <X> T_25_13.lc_trk_g3_7
 (22 14)  (1328 222)  (1328 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 222)  (1329 222)  routing T_25_13.sp4_v_t_26 <X> T_25_13.lc_trk_g3_7
 (27 14)  (1333 222)  (1333 222)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.wire_bram/ram/WDATA_8
 (28 14)  (1334 222)  (1334 222)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.wire_bram/ram/WDATA_8
 (29 14)  (1335 222)  (1335 222)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_8
 (30 14)  (1336 222)  (1336 222)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.wire_bram/ram/WDATA_8
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g1_5 <X> T_25_13.wire_bram/ram/RE
 (4 15)  (1310 223)  (1310 223)  routing T_25_13.sp4_v_t_38 <X> T_25_13.sp4_h_l_44
 (6 15)  (1312 223)  (1312 223)  routing T_25_13.sp4_v_t_38 <X> T_25_13.sp4_h_l_44
 (18 15)  (1324 223)  (1324 223)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (21 15)  (1327 223)  (1327 223)  routing T_25_13.sp4_v_t_26 <X> T_25_13.lc_trk_g3_7
 (30 15)  (1336 223)  (1336 223)  routing T_25_13.lc_trk_g3_7 <X> T_25_13.wire_bram/ram/WDATA_8
 (38 15)  (1344 223)  (1344 223)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_8 sp12_h_r_22


LogicTile_26_13

 (3 4)  (1351 212)  (1351 212)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_h_r_0
 (4 4)  (1352 212)  (1352 212)  routing T_26_13.sp4_h_l_38 <X> T_26_13.sp4_v_b_3
 (3 5)  (1351 213)  (1351 213)  routing T_26_13.sp12_v_b_0 <X> T_26_13.sp12_h_r_0
 (5 5)  (1353 213)  (1353 213)  routing T_26_13.sp4_h_l_38 <X> T_26_13.sp4_v_b_3
 (19 13)  (1367 221)  (1367 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (9 14)  (1357 222)  (1357 222)  routing T_26_13.sp4_v_b_10 <X> T_26_13.sp4_h_l_47


LogicTile_27_13

 (32 0)  (1434 208)  (1434 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1436 208)  (1436 208)  routing T_27_13.lc_trk_g1_0 <X> T_27_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1438 208)  (1438 208)  LC_0 Logic Functioning bit
 (37 0)  (1439 208)  (1439 208)  LC_0 Logic Functioning bit
 (38 0)  (1440 208)  (1440 208)  LC_0 Logic Functioning bit
 (39 0)  (1441 208)  (1441 208)  LC_0 Logic Functioning bit
 (45 0)  (1447 208)  (1447 208)  LC_0 Logic Functioning bit
 (36 1)  (1438 209)  (1438 209)  LC_0 Logic Functioning bit
 (37 1)  (1439 209)  (1439 209)  LC_0 Logic Functioning bit
 (38 1)  (1440 209)  (1440 209)  LC_0 Logic Functioning bit
 (39 1)  (1441 209)  (1441 209)  LC_0 Logic Functioning bit
 (44 1)  (1446 209)  (1446 209)  LC_0 Logic Functioning bit
 (45 1)  (1447 209)  (1447 209)  LC_0 Logic Functioning bit
 (47 1)  (1449 209)  (1449 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (1402 210)  (1402 210)  routing T_27_13.glb_netwk_6 <X> T_27_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1403 210)  (1403 210)  routing T_27_13.glb_netwk_6 <X> T_27_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1404 210)  (1404 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 5)  (1419 213)  (1419 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (9 6)  (1411 214)  (1411 214)  routing T_27_13.sp4_h_r_1 <X> T_27_13.sp4_h_l_41
 (10 6)  (1412 214)  (1412 214)  routing T_27_13.sp4_h_r_1 <X> T_27_13.sp4_h_l_41
 (5 10)  (1407 218)  (1407 218)  routing T_27_13.sp4_h_r_3 <X> T_27_13.sp4_h_l_43
 (4 11)  (1406 219)  (1406 219)  routing T_27_13.sp4_h_r_3 <X> T_27_13.sp4_h_l_43
 (0 14)  (1402 222)  (1402 222)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1403 222)  (1403 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (1417 222)  (1417 222)  routing T_27_13.sp4_h_l_16 <X> T_27_13.lc_trk_g3_5
 (16 14)  (1418 222)  (1418 222)  routing T_27_13.sp4_h_l_16 <X> T_27_13.lc_trk_g3_5
 (17 14)  (1419 222)  (1419 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (1402 223)  (1402 223)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (1403 223)  (1403 223)  routing T_27_13.lc_trk_g3_5 <X> T_27_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (1420 223)  (1420 223)  routing T_27_13.sp4_h_l_16 <X> T_27_13.lc_trk_g3_5


LogicTile_28_13

 (3 4)  (1459 212)  (1459 212)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_r_0
 (3 5)  (1459 213)  (1459 213)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_r_0
 (19 13)  (1475 221)  (1475 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (1475 223)  (1475 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_12

 (3 4)  (345 196)  (345 196)  routing T_7_12.sp12_v_t_23 <X> T_7_12.sp12_h_r_0


RAM_Tile_8_12

 (0 0)  (396 192)  (396 192)  Negative Clock bit

 (7 1)  (403 193)  (403 193)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (418 193)  (418 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (419 193)  (419 193)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g0_2
 (24 1)  (420 193)  (420 193)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g0_2
 (25 1)  (421 193)  (421 193)  routing T_8_12.sp4_h_r_2 <X> T_8_12.lc_trk_g0_2
 (0 2)  (396 194)  (396 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (1 2)  (397 194)  (397 194)  routing T_8_12.glb_netwk_6 <X> T_8_12.wire_bram/ram/WCLK
 (2 2)  (398 194)  (398 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (28 2)  (424 194)  (424 194)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_bram/ram/WDATA_6
 (29 2)  (425 194)  (425 194)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_6
 (30 2)  (426 194)  (426 194)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_bram/ram/WDATA_6
 (7 3)  (403 195)  (403 195)  Ram config bit: MEMT_bram_cbit_2

 (30 3)  (426 195)  (426 195)  routing T_8_12.lc_trk_g2_6 <X> T_8_12.wire_bram/ram/WDATA_6
 (37 3)  (433 195)  (433 195)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (7 5)  (403 197)  (403 197)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (28 6)  (424 198)  (424 198)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WDATA_4
 (29 6)  (425 198)  (425 198)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (426 198)  (426 198)  routing T_8_12.lc_trk_g2_4 <X> T_8_12.wire_bram/ram/WDATA_4
 (7 7)  (403 199)  (403 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (39 7)  (435 199)  (435 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_4 sp4_v_b_22
 (9 8)  (405 200)  (405 200)  routing T_8_12.sp4_v_t_42 <X> T_8_12.sp4_h_r_7
 (25 8)  (421 200)  (421 200)  routing T_8_12.sp4_h_r_42 <X> T_8_12.lc_trk_g2_2
 (22 9)  (418 201)  (418 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (419 201)  (419 201)  routing T_8_12.sp4_h_r_42 <X> T_8_12.lc_trk_g2_2
 (24 9)  (420 201)  (420 201)  routing T_8_12.sp4_h_r_42 <X> T_8_12.lc_trk_g2_2
 (25 9)  (421 201)  (421 201)  routing T_8_12.sp4_h_r_42 <X> T_8_12.lc_trk_g2_2
 (25 10)  (421 202)  (421 202)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (29 10)  (425 202)  (425 202)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g0_2 wire_bram/ram/WDATA_2
 (14 11)  (410 203)  (410 203)  routing T_8_12.sp4_r_v_b_36 <X> T_8_12.lc_trk_g2_4
 (17 11)  (413 203)  (413 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (418 203)  (418 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (419 203)  (419 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (24 11)  (420 203)  (420 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (25 11)  (421 203)  (421 203)  routing T_8_12.sp4_h_r_46 <X> T_8_12.lc_trk_g2_6
 (30 11)  (426 203)  (426 203)  routing T_8_12.lc_trk_g0_2 <X> T_8_12.wire_bram/ram/WDATA_2
 (36 11)  (432 203)  (432 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_bram/ram/RDATA_2 sp4_h_r_10
 (0 14)  (396 206)  (396 206)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 14)  (397 206)  (397 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (413 206)  (413 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (424 206)  (424 206)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WDATA_0
 (29 14)  (425 206)  (425 206)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_2 wire_bram/ram/WDATA_0
 (0 15)  (396 207)  (396 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (1 15)  (397 207)  (397 207)  routing T_8_12.lc_trk_g3_5 <X> T_8_12.wire_bram/ram/WE
 (18 15)  (414 207)  (414 207)  routing T_8_12.sp4_r_v_b_45 <X> T_8_12.lc_trk_g3_5
 (30 15)  (426 207)  (426 207)  routing T_8_12.lc_trk_g2_2 <X> T_8_12.wire_bram/ram/WDATA_0


LogicTile_9_12

 (16 0)  (454 192)  (454 192)  routing T_9_12.sp12_h_r_9 <X> T_9_12.lc_trk_g0_1
 (17 0)  (455 192)  (455 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (27 0)  (465 192)  (465 192)  routing T_9_12.lc_trk_g1_0 <X> T_9_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 192)  (467 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 192)  (469 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 192)  (470 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 192)  (471 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 192)  (472 192)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 192)  (473 192)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (36 0)  (474 192)  (474 192)  LC_0 Logic Functioning bit
 (37 0)  (475 192)  (475 192)  LC_0 Logic Functioning bit
 (14 1)  (452 193)  (452 193)  routing T_9_12.sp4_h_r_0 <X> T_9_12.lc_trk_g0_0
 (15 1)  (453 193)  (453 193)  routing T_9_12.sp4_h_r_0 <X> T_9_12.lc_trk_g0_0
 (16 1)  (454 193)  (454 193)  routing T_9_12.sp4_h_r_0 <X> T_9_12.lc_trk_g0_0
 (17 1)  (455 193)  (455 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (464 193)  (464 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 193)  (465 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 193)  (466 193)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 193)  (467 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 193)  (470 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 193)  (471 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (34 1)  (472 193)  (472 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (35 1)  (473 193)  (473 193)  routing T_9_12.lc_trk_g3_7 <X> T_9_12.input_2_0
 (36 1)  (474 193)  (474 193)  LC_0 Logic Functioning bit
 (37 1)  (475 193)  (475 193)  LC_0 Logic Functioning bit
 (41 1)  (479 193)  (479 193)  LC_0 Logic Functioning bit
 (43 1)  (481 193)  (481 193)  LC_0 Logic Functioning bit
 (0 2)  (438 194)  (438 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (1 2)  (439 194)  (439 194)  routing T_9_12.glb_netwk_6 <X> T_9_12.wire_logic_cluster/lc_7/clk
 (2 2)  (440 194)  (440 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 194)  (459 194)  routing T_9_12.sp12_h_l_4 <X> T_9_12.lc_trk_g0_7
 (22 2)  (460 194)  (460 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 194)  (462 194)  routing T_9_12.sp12_h_l_4 <X> T_9_12.lc_trk_g0_7
 (27 2)  (465 194)  (465 194)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 194)  (467 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 194)  (468 194)  routing T_9_12.lc_trk_g1_5 <X> T_9_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 194)  (469 194)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 194)  (470 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 194)  (474 194)  LC_1 Logic Functioning bit
 (38 2)  (476 194)  (476 194)  LC_1 Logic Functioning bit
 (42 2)  (480 194)  (480 194)  LC_1 Logic Functioning bit
 (43 2)  (481 194)  (481 194)  LC_1 Logic Functioning bit
 (45 2)  (483 194)  (483 194)  LC_1 Logic Functioning bit
 (50 2)  (488 194)  (488 194)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (491 194)  (491 194)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (15 3)  (453 195)  (453 195)  routing T_9_12.bot_op_4 <X> T_9_12.lc_trk_g0_4
 (17 3)  (455 195)  (455 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (459 195)  (459 195)  routing T_9_12.sp12_h_l_4 <X> T_9_12.lc_trk_g0_7
 (22 3)  (460 195)  (460 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (463 195)  (463 195)  routing T_9_12.sp4_r_v_b_30 <X> T_9_12.lc_trk_g0_6
 (31 3)  (469 195)  (469 195)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 195)  (474 195)  LC_1 Logic Functioning bit
 (38 3)  (476 195)  (476 195)  LC_1 Logic Functioning bit
 (42 3)  (480 195)  (480 195)  LC_1 Logic Functioning bit
 (43 3)  (481 195)  (481 195)  LC_1 Logic Functioning bit
 (0 4)  (438 196)  (438 196)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (1 4)  (439 196)  (439 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (443 196)  (443 196)  routing T_9_12.sp4_v_t_38 <X> T_9_12.sp4_h_r_3
 (14 4)  (452 196)  (452 196)  routing T_9_12.bnr_op_0 <X> T_9_12.lc_trk_g1_0
 (28 4)  (466 196)  (466 196)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 196)  (467 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 196)  (468 196)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 196)  (469 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 196)  (470 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 196)  (471 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 196)  (472 196)  routing T_9_12.lc_trk_g3_4 <X> T_9_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 196)  (474 196)  LC_2 Logic Functioning bit
 (38 4)  (476 196)  (476 196)  LC_2 Logic Functioning bit
 (42 4)  (480 196)  (480 196)  LC_2 Logic Functioning bit
 (1 5)  (439 197)  (439 197)  routing T_9_12.lc_trk_g2_2 <X> T_9_12.wire_logic_cluster/lc_7/cen
 (14 5)  (452 197)  (452 197)  routing T_9_12.bnr_op_0 <X> T_9_12.lc_trk_g1_0
 (17 5)  (455 197)  (455 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (464 197)  (464 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 197)  (465 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 197)  (466 197)  routing T_9_12.lc_trk_g3_3 <X> T_9_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 197)  (467 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 197)  (468 197)  routing T_9_12.lc_trk_g2_7 <X> T_9_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 197)  (470 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (471 197)  (471 197)  routing T_9_12.lc_trk_g2_0 <X> T_9_12.input_2_2
 (36 5)  (474 197)  (474 197)  LC_2 Logic Functioning bit
 (38 5)  (476 197)  (476 197)  LC_2 Logic Functioning bit
 (43 5)  (481 197)  (481 197)  LC_2 Logic Functioning bit
 (16 6)  (454 198)  (454 198)  routing T_9_12.sp12_h_r_13 <X> T_9_12.lc_trk_g1_5
 (17 6)  (455 198)  (455 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 6)  (460 198)  (460 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (462 198)  (462 198)  routing T_9_12.bot_op_7 <X> T_9_12.lc_trk_g1_7
 (29 6)  (467 198)  (467 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 198)  (469 198)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 198)  (470 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (474 198)  (474 198)  LC_3 Logic Functioning bit
 (38 6)  (476 198)  (476 198)  LC_3 Logic Functioning bit
 (42 6)  (480 198)  (480 198)  LC_3 Logic Functioning bit
 (43 6)  (481 198)  (481 198)  LC_3 Logic Functioning bit
 (45 6)  (483 198)  (483 198)  LC_3 Logic Functioning bit
 (50 6)  (488 198)  (488 198)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (446 199)  (446 199)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_t_41
 (9 7)  (447 199)  (447 199)  routing T_9_12.sp4_h_r_4 <X> T_9_12.sp4_v_t_41
 (31 7)  (469 199)  (469 199)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 199)  (474 199)  LC_3 Logic Functioning bit
 (38 7)  (476 199)  (476 199)  LC_3 Logic Functioning bit
 (42 7)  (480 199)  (480 199)  LC_3 Logic Functioning bit
 (43 7)  (481 199)  (481 199)  LC_3 Logic Functioning bit
 (51 7)  (489 199)  (489 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (463 200)  (463 200)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (15 9)  (453 201)  (453 201)  routing T_9_12.sp4_v_t_29 <X> T_9_12.lc_trk_g2_0
 (16 9)  (454 201)  (454 201)  routing T_9_12.sp4_v_t_29 <X> T_9_12.lc_trk_g2_0
 (17 9)  (455 201)  (455 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (460 201)  (460 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (461 201)  (461 201)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (24 9)  (462 201)  (462 201)  routing T_9_12.sp4_h_r_34 <X> T_9_12.lc_trk_g2_2
 (8 10)  (446 202)  (446 202)  routing T_9_12.sp4_v_t_42 <X> T_9_12.sp4_h_l_42
 (9 10)  (447 202)  (447 202)  routing T_9_12.sp4_v_t_42 <X> T_9_12.sp4_h_l_42
 (22 10)  (460 202)  (460 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (462 202)  (462 202)  routing T_9_12.tnl_op_7 <X> T_9_12.lc_trk_g2_7
 (29 10)  (467 202)  (467 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 202)  (468 202)  routing T_9_12.lc_trk_g0_4 <X> T_9_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 202)  (469 202)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 202)  (470 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (474 202)  (474 202)  LC_5 Logic Functioning bit
 (38 10)  (476 202)  (476 202)  LC_5 Logic Functioning bit
 (41 10)  (479 202)  (479 202)  LC_5 Logic Functioning bit
 (43 10)  (481 202)  (481 202)  LC_5 Logic Functioning bit
 (45 10)  (483 202)  (483 202)  LC_5 Logic Functioning bit
 (21 11)  (459 203)  (459 203)  routing T_9_12.tnl_op_7 <X> T_9_12.lc_trk_g2_7
 (29 11)  (467 203)  (467 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (469 203)  (469 203)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (475 203)  (475 203)  LC_5 Logic Functioning bit
 (39 11)  (477 203)  (477 203)  LC_5 Logic Functioning bit
 (41 11)  (479 203)  (479 203)  LC_5 Logic Functioning bit
 (43 11)  (481 203)  (481 203)  LC_5 Logic Functioning bit
 (46 11)  (484 203)  (484 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (3 12)  (441 204)  (441 204)  routing T_9_12.sp12_v_t_22 <X> T_9_12.sp12_h_r_1
 (11 12)  (449 204)  (449 204)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_v_b_11
 (22 12)  (460 204)  (460 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (450 205)  (450 205)  routing T_9_12.sp4_v_t_45 <X> T_9_12.sp4_v_b_11
 (21 13)  (459 205)  (459 205)  routing T_9_12.sp4_r_v_b_43 <X> T_9_12.lc_trk_g3_3
 (0 14)  (438 206)  (438 206)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 206)  (439 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (450 206)  (450 206)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_h_l_46
 (15 14)  (453 206)  (453 206)  routing T_9_12.tnr_op_5 <X> T_9_12.lc_trk_g3_5
 (17 14)  (455 206)  (455 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (459 206)  (459 206)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g3_7
 (22 14)  (460 206)  (460 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (461 206)  (461 206)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g3_7
 (26 14)  (464 206)  (464 206)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 206)  (465 206)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 206)  (467 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 206)  (468 206)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 206)  (469 206)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 206)  (470 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 206)  (474 206)  LC_7 Logic Functioning bit
 (38 14)  (476 206)  (476 206)  LC_7 Logic Functioning bit
 (41 14)  (479 206)  (479 206)  LC_7 Logic Functioning bit
 (43 14)  (481 206)  (481 206)  LC_7 Logic Functioning bit
 (45 14)  (483 206)  (483 206)  LC_7 Logic Functioning bit
 (47 14)  (485 206)  (485 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (0 15)  (438 207)  (438 207)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (439 207)  (439 207)  routing T_9_12.lc_trk_g3_5 <X> T_9_12.wire_logic_cluster/lc_7/s_r
 (11 15)  (449 207)  (449 207)  routing T_9_12.sp4_v_t_46 <X> T_9_12.sp4_h_l_46
 (14 15)  (452 207)  (452 207)  routing T_9_12.sp4_r_v_b_44 <X> T_9_12.lc_trk_g3_4
 (17 15)  (455 207)  (455 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (459 207)  (459 207)  routing T_9_12.sp4_v_t_26 <X> T_9_12.lc_trk_g3_7
 (26 15)  (464 207)  (464 207)  routing T_9_12.lc_trk_g0_7 <X> T_9_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 207)  (467 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 207)  (468 207)  routing T_9_12.lc_trk_g1_7 <X> T_9_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 207)  (469 207)  routing T_9_12.lc_trk_g0_6 <X> T_9_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 207)  (475 207)  LC_7 Logic Functioning bit
 (39 15)  (477 207)  (477 207)  LC_7 Logic Functioning bit
 (41 15)  (479 207)  (479 207)  LC_7 Logic Functioning bit
 (43 15)  (481 207)  (481 207)  LC_7 Logic Functioning bit


LogicTile_10_12

 (21 0)  (513 192)  (513 192)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g0_3
 (22 0)  (514 192)  (514 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 192)  (515 192)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g0_3
 (24 0)  (516 192)  (516 192)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g0_3
 (26 0)  (518 192)  (518 192)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 192)  (521 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 192)  (523 192)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 192)  (524 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 192)  (526 192)  routing T_10_12.lc_trk_g1_4 <X> T_10_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 192)  (528 192)  LC_0 Logic Functioning bit
 (37 0)  (529 192)  (529 192)  LC_0 Logic Functioning bit
 (38 0)  (530 192)  (530 192)  LC_0 Logic Functioning bit
 (39 0)  (531 192)  (531 192)  LC_0 Logic Functioning bit
 (41 0)  (533 192)  (533 192)  LC_0 Logic Functioning bit
 (43 0)  (535 192)  (535 192)  LC_0 Logic Functioning bit
 (45 0)  (537 192)  (537 192)  LC_0 Logic Functioning bit
 (21 1)  (513 193)  (513 193)  routing T_10_12.sp4_h_r_19 <X> T_10_12.lc_trk_g0_3
 (22 1)  (514 193)  (514 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 193)  (516 193)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g0_2
 (25 1)  (517 193)  (517 193)  routing T_10_12.top_op_2 <X> T_10_12.lc_trk_g0_2
 (26 1)  (518 193)  (518 193)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 193)  (520 193)  routing T_10_12.lc_trk_g2_6 <X> T_10_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 193)  (521 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 193)  (522 193)  routing T_10_12.lc_trk_g0_3 <X> T_10_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (528 193)  (528 193)  LC_0 Logic Functioning bit
 (38 1)  (530 193)  (530 193)  LC_0 Logic Functioning bit
 (48 1)  (540 193)  (540 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (492 194)  (492 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (1 2)  (493 194)  (493 194)  routing T_10_12.glb_netwk_6 <X> T_10_12.wire_logic_cluster/lc_7/clk
 (2 2)  (494 194)  (494 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (496 194)  (496 194)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (6 2)  (498 194)  (498 194)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (13 2)  (505 194)  (505 194)  routing T_10_12.sp4_h_r_2 <X> T_10_12.sp4_v_t_39
 (25 2)  (517 194)  (517 194)  routing T_10_12.sp4_v_t_3 <X> T_10_12.lc_trk_g0_6
 (26 2)  (518 194)  (518 194)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 194)  (521 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 194)  (522 194)  routing T_10_12.lc_trk_g0_4 <X> T_10_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 194)  (523 194)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 194)  (524 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 194)  (528 194)  LC_1 Logic Functioning bit
 (38 2)  (530 194)  (530 194)  LC_1 Logic Functioning bit
 (45 2)  (537 194)  (537 194)  LC_1 Logic Functioning bit
 (46 2)  (538 194)  (538 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (497 195)  (497 195)  routing T_10_12.sp4_h_r_6 <X> T_10_12.sp4_v_t_37
 (12 3)  (504 195)  (504 195)  routing T_10_12.sp4_h_r_2 <X> T_10_12.sp4_v_t_39
 (15 3)  (507 195)  (507 195)  routing T_10_12.bot_op_4 <X> T_10_12.lc_trk_g0_4
 (17 3)  (509 195)  (509 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (514 195)  (514 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 195)  (515 195)  routing T_10_12.sp4_v_t_3 <X> T_10_12.lc_trk_g0_6
 (25 3)  (517 195)  (517 195)  routing T_10_12.sp4_v_t_3 <X> T_10_12.lc_trk_g0_6
 (26 3)  (518 195)  (518 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 195)  (519 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 195)  (520 195)  routing T_10_12.lc_trk_g3_6 <X> T_10_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 195)  (521 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 195)  (523 195)  routing T_10_12.lc_trk_g0_6 <X> T_10_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 195)  (528 195)  LC_1 Logic Functioning bit
 (37 3)  (529 195)  (529 195)  LC_1 Logic Functioning bit
 (38 3)  (530 195)  (530 195)  LC_1 Logic Functioning bit
 (39 3)  (531 195)  (531 195)  LC_1 Logic Functioning bit
 (41 3)  (533 195)  (533 195)  LC_1 Logic Functioning bit
 (43 3)  (535 195)  (535 195)  LC_1 Logic Functioning bit
 (1 4)  (493 196)  (493 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (496 196)  (496 196)  routing T_10_12.sp4_v_t_42 <X> T_10_12.sp4_v_b_3
 (6 4)  (498 196)  (498 196)  routing T_10_12.sp4_v_t_42 <X> T_10_12.sp4_v_b_3
 (1 5)  (493 197)  (493 197)  routing T_10_12.lc_trk_g0_2 <X> T_10_12.wire_logic_cluster/lc_7/cen
 (14 6)  (506 198)  (506 198)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (8 7)  (500 199)  (500 199)  routing T_10_12.sp4_h_r_4 <X> T_10_12.sp4_v_t_41
 (9 7)  (501 199)  (501 199)  routing T_10_12.sp4_h_r_4 <X> T_10_12.sp4_v_t_41
 (15 7)  (507 199)  (507 199)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (16 7)  (508 199)  (508 199)  routing T_10_12.sp4_h_l_1 <X> T_10_12.lc_trk_g1_4
 (17 7)  (509 199)  (509 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (4 10)  (496 202)  (496 202)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43
 (6 10)  (498 202)  (498 202)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43
 (25 10)  (517 202)  (517 202)  routing T_10_12.sp4_v_b_30 <X> T_10_12.lc_trk_g2_6
 (5 11)  (497 203)  (497 203)  routing T_10_12.sp4_h_r_0 <X> T_10_12.sp4_v_t_43
 (22 11)  (514 203)  (514 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (515 203)  (515 203)  routing T_10_12.sp4_v_b_30 <X> T_10_12.lc_trk_g2_6
 (10 12)  (502 204)  (502 204)  routing T_10_12.sp4_v_t_40 <X> T_10_12.sp4_h_r_10
 (0 14)  (492 206)  (492 206)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 206)  (493 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (507 206)  (507 206)  routing T_10_12.sp4_h_r_45 <X> T_10_12.lc_trk_g3_5
 (16 14)  (508 206)  (508 206)  routing T_10_12.sp4_h_r_45 <X> T_10_12.lc_trk_g3_5
 (17 14)  (509 206)  (509 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (510 206)  (510 206)  routing T_10_12.sp4_h_r_45 <X> T_10_12.lc_trk_g3_5
 (25 14)  (517 206)  (517 206)  routing T_10_12.sp4_v_b_30 <X> T_10_12.lc_trk_g3_6
 (0 15)  (492 207)  (492 207)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 207)  (493 207)  routing T_10_12.lc_trk_g3_5 <X> T_10_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (500 207)  (500 207)  routing T_10_12.sp4_h_r_10 <X> T_10_12.sp4_v_t_47
 (9 15)  (501 207)  (501 207)  routing T_10_12.sp4_h_r_10 <X> T_10_12.sp4_v_t_47
 (18 15)  (510 207)  (510 207)  routing T_10_12.sp4_h_r_45 <X> T_10_12.lc_trk_g3_5
 (22 15)  (514 207)  (514 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (515 207)  (515 207)  routing T_10_12.sp4_v_b_30 <X> T_10_12.lc_trk_g3_6


LogicTile_11_12

 (26 0)  (572 192)  (572 192)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 192)  (576 192)  routing T_11_12.lc_trk_g1_4 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 192)  (577 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 192)  (578 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 192)  (579 192)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (42 0)  (588 192)  (588 192)  LC_0 Logic Functioning bit
 (4 1)  (550 193)  (550 193)  routing T_11_12.sp4_v_t_42 <X> T_11_12.sp4_h_r_0
 (8 1)  (554 193)  (554 193)  routing T_11_12.sp4_h_l_42 <X> T_11_12.sp4_v_b_1
 (9 1)  (555 193)  (555 193)  routing T_11_12.sp4_h_l_42 <X> T_11_12.sp4_v_b_1
 (10 1)  (556 193)  (556 193)  routing T_11_12.sp4_h_l_42 <X> T_11_12.sp4_v_b_1
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (569 193)  (569 193)  routing T_11_12.sp4_h_r_2 <X> T_11_12.lc_trk_g0_2
 (24 1)  (570 193)  (570 193)  routing T_11_12.sp4_h_r_2 <X> T_11_12.lc_trk_g0_2
 (25 1)  (571 193)  (571 193)  routing T_11_12.sp4_h_r_2 <X> T_11_12.lc_trk_g0_2
 (27 1)  (573 193)  (573 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 193)  (581 193)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.input_2_0
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 194)  (560 194)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (16 2)  (562 194)  (562 194)  routing T_11_12.sp12_h_r_13 <X> T_11_12.lc_trk_g0_5
 (17 2)  (563 194)  (563 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (19 2)  (565 194)  (565 194)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 2)  (568 194)  (568 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (569 194)  (569 194)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g0_7
 (24 2)  (570 194)  (570 194)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g0_7
 (31 2)  (577 194)  (577 194)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 194)  (579 194)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (42 2)  (588 194)  (588 194)  LC_1 Logic Functioning bit
 (43 2)  (589 194)  (589 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (50 2)  (596 194)  (596 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 195)  (560 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (16 3)  (562 195)  (562 195)  routing T_11_12.sp4_v_t_1 <X> T_11_12.lc_trk_g0_4
 (17 3)  (563 195)  (563 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (567 195)  (567 195)  routing T_11_12.sp4_h_r_7 <X> T_11_12.lc_trk_g0_7
 (27 3)  (573 195)  (573 195)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 195)  (574 195)  routing T_11_12.lc_trk_g3_0 <X> T_11_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 195)  (575 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (10 4)  (556 196)  (556 196)  routing T_11_12.sp4_v_t_46 <X> T_11_12.sp4_h_r_4
 (21 4)  (567 196)  (567 196)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 196)  (569 196)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (0 5)  (546 197)  (546 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (21 5)  (567 197)  (567 197)  routing T_11_12.sp4_v_b_11 <X> T_11_12.lc_trk_g1_3
 (11 6)  (557 198)  (557 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (13 6)  (559 198)  (559 198)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (14 6)  (560 198)  (560 198)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g1_4
 (16 6)  (562 198)  (562 198)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (17 6)  (563 198)  (563 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 198)  (564 198)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (26 6)  (572 198)  (572 198)  routing T_11_12.lc_trk_g0_5 <X> T_11_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 198)  (574 198)  routing T_11_12.lc_trk_g2_0 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (41 6)  (587 198)  (587 198)  LC_3 Logic Functioning bit
 (43 6)  (589 198)  (589 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (12 7)  (558 199)  (558 199)  routing T_11_12.sp4_h_r_11 <X> T_11_12.sp4_v_t_40
 (14 7)  (560 199)  (560 199)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g1_4
 (15 7)  (561 199)  (561 199)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g1_4
 (16 7)  (562 199)  (562 199)  routing T_11_12.sp4_h_l_9 <X> T_11_12.lc_trk_g1_4
 (17 7)  (563 199)  (563 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (564 199)  (564 199)  routing T_11_12.sp4_v_b_13 <X> T_11_12.lc_trk_g1_5
 (29 7)  (575 199)  (575 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (17 9)  (563 201)  (563 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (12 10)  (558 202)  (558 202)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_h_l_45
 (14 10)  (560 202)  (560 202)  routing T_11_12.sp12_v_t_3 <X> T_11_12.lc_trk_g2_4
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (572 202)  (572 202)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g0_4 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 202)  (577 202)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g2_4 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (38 10)  (584 202)  (584 202)  LC_5 Logic Functioning bit
 (41 10)  (587 202)  (587 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (11 11)  (557 203)  (557 203)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_h_l_45
 (13 11)  (559 203)  (559 203)  routing T_11_12.sp4_v_t_39 <X> T_11_12.sp4_h_l_45
 (14 11)  (560 203)  (560 203)  routing T_11_12.sp12_v_t_3 <X> T_11_12.lc_trk_g2_4
 (15 11)  (561 203)  (561 203)  routing T_11_12.sp12_v_t_3 <X> T_11_12.lc_trk_g2_4
 (17 11)  (563 203)  (563 203)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g0_7 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (39 11)  (585 203)  (585 203)  LC_5 Logic Functioning bit
 (41 11)  (587 203)  (587 203)  LC_5 Logic Functioning bit
 (43 11)  (589 203)  (589 203)  LC_5 Logic Functioning bit
 (46 11)  (592 203)  (592 203)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (557 204)  (557 204)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_v_b_11
 (19 12)  (565 204)  (565 204)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (12 13)  (558 205)  (558 205)  routing T_11_12.sp4_v_t_45 <X> T_11_12.sp4_v_b_11
 (14 13)  (560 205)  (560 205)  routing T_11_12.sp4_h_r_24 <X> T_11_12.lc_trk_g3_0
 (15 13)  (561 205)  (561 205)  routing T_11_12.sp4_h_r_24 <X> T_11_12.lc_trk_g3_0
 (16 13)  (562 205)  (562 205)  routing T_11_12.sp4_h_r_24 <X> T_11_12.lc_trk_g3_0
 (17 13)  (563 205)  (563 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (554 206)  (554 206)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_l_47
 (9 14)  (555 206)  (555 206)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_l_47
 (10 14)  (556 206)  (556 206)  routing T_11_12.sp4_v_t_41 <X> T_11_12.sp4_h_l_47
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (19 14)  (565 206)  (565 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (546 207)  (546 207)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (547 207)  (547 207)  routing T_11_12.lc_trk_g1_5 <X> T_11_12.wire_logic_cluster/lc_7/s_r


LogicTile_12_12

 (21 0)  (621 192)  (621 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (25 0)  (625 192)  (625 192)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (27 0)  (627 192)  (627 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 192)  (628 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 192)  (630 192)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 192)  (631 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 192)  (633 192)  routing T_12_12.lc_trk_g2_5 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 192)  (636 192)  LC_0 Logic Functioning bit
 (38 0)  (638 192)  (638 192)  LC_0 Logic Functioning bit
 (42 0)  (642 192)  (642 192)  LC_0 Logic Functioning bit
 (14 1)  (614 193)  (614 193)  routing T_12_12.sp12_h_r_16 <X> T_12_12.lc_trk_g0_0
 (16 1)  (616 193)  (616 193)  routing T_12_12.sp12_h_r_16 <X> T_12_12.lc_trk_g0_0
 (17 1)  (617 193)  (617 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (622 193)  (622 193)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (624 193)  (624 193)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (25 1)  (625 193)  (625 193)  routing T_12_12.sp12_h_r_2 <X> T_12_12.lc_trk_g0_2
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 193)  (630 193)  routing T_12_12.lc_trk_g3_6 <X> T_12_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 193)  (632 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 193)  (634 193)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_0
 (35 1)  (635 193)  (635 193)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.input_2_0
 (36 1)  (636 193)  (636 193)  LC_0 Logic Functioning bit
 (37 1)  (637 193)  (637 193)  LC_0 Logic Functioning bit
 (38 1)  (638 193)  (638 193)  LC_0 Logic Functioning bit
 (39 1)  (639 193)  (639 193)  LC_0 Logic Functioning bit
 (43 1)  (643 193)  (643 193)  LC_0 Logic Functioning bit
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 194)  (604 194)  routing T_12_12.sp4_h_r_6 <X> T_12_12.sp4_v_t_37
 (6 2)  (606 194)  (606 194)  routing T_12_12.sp4_h_r_6 <X> T_12_12.sp4_v_t_37
 (12 2)  (612 194)  (612 194)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (15 2)  (615 194)  (615 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.lc_trk_g0_5
 (16 2)  (616 194)  (616 194)  routing T_12_12.sp4_h_r_5 <X> T_12_12.lc_trk_g0_5
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (28 2)  (628 194)  (628 194)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 194)  (629 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 194)  (630 194)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 194)  (631 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 194)  (636 194)  LC_1 Logic Functioning bit
 (38 2)  (638 194)  (638 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (50 2)  (650 194)  (650 194)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (605 195)  (605 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.sp4_v_t_37
 (11 3)  (611 195)  (611 195)  routing T_12_12.sp4_v_t_39 <X> T_12_12.sp4_h_l_39
 (18 3)  (618 195)  (618 195)  routing T_12_12.sp4_h_r_5 <X> T_12_12.lc_trk_g0_5
 (22 3)  (622 195)  (622 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 195)  (623 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (24 3)  (624 195)  (624 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (25 3)  (625 195)  (625 195)  routing T_12_12.sp4_h_r_6 <X> T_12_12.lc_trk_g0_6
 (30 3)  (630 195)  (630 195)  routing T_12_12.lc_trk_g2_6 <X> T_12_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 195)  (631 195)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 195)  (636 195)  LC_1 Logic Functioning bit
 (38 3)  (638 195)  (638 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (623 196)  (623 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (26 4)  (626 196)  (626 196)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 196)  (627 196)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 196)  (630 196)  routing T_12_12.lc_trk_g1_4 <X> T_12_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 196)  (633 196)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g3_0 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 196)  (636 196)  LC_2 Logic Functioning bit
 (37 4)  (637 196)  (637 196)  LC_2 Logic Functioning bit
 (38 4)  (638 196)  (638 196)  LC_2 Logic Functioning bit
 (41 4)  (641 196)  (641 196)  LC_2 Logic Functioning bit
 (43 4)  (643 196)  (643 196)  LC_2 Logic Functioning bit
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (21 5)  (621 197)  (621 197)  routing T_12_12.sp4_h_r_3 <X> T_12_12.lc_trk_g1_3
 (22 5)  (622 197)  (622 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (623 197)  (623 197)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g1_2
 (24 5)  (624 197)  (624 197)  routing T_12_12.sp4_v_b_18 <X> T_12_12.lc_trk_g1_2
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (636 197)  (636 197)  LC_2 Logic Functioning bit
 (39 5)  (639 197)  (639 197)  LC_2 Logic Functioning bit
 (40 5)  (640 197)  (640 197)  LC_2 Logic Functioning bit
 (15 6)  (615 198)  (615 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (16 6)  (616 198)  (616 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.sp4_h_r_13 <X> T_12_12.lc_trk_g1_5
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 198)  (634 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 198)  (636 198)  LC_3 Logic Functioning bit
 (39 6)  (639 198)  (639 198)  LC_3 Logic Functioning bit
 (43 6)  (643 198)  (643 198)  LC_3 Logic Functioning bit
 (50 6)  (650 198)  (650 198)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (614 199)  (614 199)  routing T_12_12.sp12_h_r_20 <X> T_12_12.lc_trk_g1_4
 (16 7)  (616 199)  (616 199)  routing T_12_12.sp12_h_r_20 <X> T_12_12.lc_trk_g1_4
 (17 7)  (617 199)  (617 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 199)  (628 199)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (37 7)  (637 199)  (637 199)  LC_3 Logic Functioning bit
 (39 7)  (639 199)  (639 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (43 7)  (643 199)  (643 199)  LC_3 Logic Functioning bit
 (8 8)  (608 200)  (608 200)  routing T_12_12.sp4_h_l_42 <X> T_12_12.sp4_h_r_7
 (17 8)  (617 200)  (617 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 200)  (618 200)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g2_1
 (22 8)  (622 200)  (622 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (623 200)  (623 200)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g2_3
 (24 8)  (624 200)  (624 200)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g2_3
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 200)  (628 200)  routing T_12_12.lc_trk_g2_1 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 200)  (631 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_4 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (605 201)  (605 201)  routing T_12_12.sp4_h_r_6 <X> T_12_12.sp4_v_b_6
 (13 9)  (613 201)  (613 201)  routing T_12_12.sp4_v_t_38 <X> T_12_12.sp4_h_r_8
 (21 9)  (621 201)  (621 201)  routing T_12_12.sp4_h_r_27 <X> T_12_12.lc_trk_g2_3
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (623 201)  (623 201)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g2_2
 (24 9)  (624 201)  (624 201)  routing T_12_12.sp4_v_b_42 <X> T_12_12.lc_trk_g2_2
 (26 9)  (626 201)  (626 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 201)  (627 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 201)  (628 201)  routing T_12_12.lc_trk_g3_7 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (41 9)  (641 201)  (641 201)  LC_4 Logic Functioning bit
 (43 9)  (643 201)  (643 201)  LC_4 Logic Functioning bit
 (53 9)  (653 201)  (653 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (617 202)  (617 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 202)  (618 202)  routing T_12_12.wire_logic_cluster/lc_5/out <X> T_12_12.lc_trk_g2_5
 (21 10)  (621 202)  (621 202)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 202)  (623 202)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g2_7
 (24 10)  (624 202)  (624 202)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g2_7
 (25 10)  (625 202)  (625 202)  routing T_12_12.wire_logic_cluster/lc_6/out <X> T_12_12.lc_trk_g2_6
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 202)  (631 202)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 202)  (636 202)  LC_5 Logic Functioning bit
 (37 10)  (637 202)  (637 202)  LC_5 Logic Functioning bit
 (39 10)  (639 202)  (639 202)  LC_5 Logic Functioning bit
 (41 10)  (641 202)  (641 202)  LC_5 Logic Functioning bit
 (43 10)  (643 202)  (643 202)  LC_5 Logic Functioning bit
 (21 11)  (621 203)  (621 203)  routing T_12_12.sp4_h_l_34 <X> T_12_12.lc_trk_g2_7
 (22 11)  (622 203)  (622 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_2 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 203)  (631 203)  routing T_12_12.lc_trk_g0_6 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 203)  (632 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 203)  (635 203)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.input_2_5
 (36 11)  (636 203)  (636 203)  LC_5 Logic Functioning bit
 (37 11)  (637 203)  (637 203)  LC_5 Logic Functioning bit
 (39 11)  (639 203)  (639 203)  LC_5 Logic Functioning bit
 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_h_l_47 <X> T_12_12.sp4_h_r_10
 (16 12)  (616 204)  (616 204)  routing T_12_12.sp12_v_t_14 <X> T_12_12.lc_trk_g3_1
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (15 13)  (615 205)  (615 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (16 13)  (616 205)  (616 205)  routing T_12_12.sp4_v_t_29 <X> T_12_12.lc_trk_g3_0
 (17 13)  (617 205)  (617 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (618 205)  (618 205)  routing T_12_12.sp12_v_t_14 <X> T_12_12.lc_trk_g3_1
 (19 13)  (619 205)  (619 205)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g2_3 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 205)  (632 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (635 205)  (635 205)  routing T_12_12.lc_trk_g0_2 <X> T_12_12.input_2_6
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (39 13)  (639 205)  (639 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 206)  (604 206)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44
 (14 14)  (614 206)  (614 206)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g3_4
 (22 14)  (622 206)  (622 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (600 207)  (600 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 207)  (601 207)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 207)  (605 207)  routing T_12_12.sp4_h_r_9 <X> T_12_12.sp4_v_t_44
 (14 15)  (614 207)  (614 207)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g3_4
 (16 15)  (616 207)  (616 207)  routing T_12_12.sp4_v_b_36 <X> T_12_12.lc_trk_g3_4
 (17 15)  (617 207)  (617 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (21 15)  (621 207)  (621 207)  routing T_12_12.sp4_r_v_b_47 <X> T_12_12.lc_trk_g3_7
 (22 15)  (622 207)  (622 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 207)  (623 207)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g3_6
 (24 15)  (624 207)  (624 207)  routing T_12_12.sp4_v_b_46 <X> T_12_12.lc_trk_g3_6


LogicTile_13_12

 (17 0)  (671 192)  (671 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (8 1)  (662 193)  (662 193)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_v_b_1
 (9 1)  (663 193)  (663 193)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_v_b_1
 (10 1)  (664 193)  (664 193)  routing T_13_12.sp4_h_l_42 <X> T_13_12.sp4_v_b_1
 (18 1)  (672 193)  (672 193)  routing T_13_12.sp4_r_v_b_34 <X> T_13_12.lc_trk_g0_1
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (680 193)  (680 193)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.input_2_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (4 2)  (658 194)  (658 194)  routing T_13_12.sp4_h_r_0 <X> T_13_12.sp4_v_t_37
 (8 2)  (662 194)  (662 194)  routing T_13_12.sp4_h_r_1 <X> T_13_12.sp4_h_l_36
 (11 2)  (665 194)  (665 194)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_t_39
 (13 2)  (667 194)  (667 194)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_t_39
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (21 2)  (675 194)  (675 194)  routing T_13_12.sp4_h_l_2 <X> T_13_12.lc_trk_g0_7
 (22 2)  (676 194)  (676 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 194)  (677 194)  routing T_13_12.sp4_h_l_2 <X> T_13_12.lc_trk_g0_7
 (24 2)  (678 194)  (678 194)  routing T_13_12.sp4_h_l_2 <X> T_13_12.lc_trk_g0_7
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (659 195)  (659 195)  routing T_13_12.sp4_h_r_0 <X> T_13_12.sp4_v_t_37
 (6 3)  (660 195)  (660 195)  routing T_13_12.sp4_h_r_0 <X> T_13_12.sp4_h_l_37
 (12 3)  (666 195)  (666 195)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_v_t_39
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (16 3)  (670 195)  (670 195)  routing T_13_12.sp4_h_l_1 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (21 4)  (675 196)  (675 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 196)  (677 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (24 4)  (678 196)  (678 196)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 196)  (685 196)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (41 4)  (695 196)  (695 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (46 4)  (700 196)  (700 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (9 5)  (663 197)  (663 197)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_4
 (10 5)  (664 197)  (664 197)  routing T_13_12.sp4_v_t_45 <X> T_13_12.sp4_v_b_4
 (21 5)  (675 197)  (675 197)  routing T_13_12.sp4_h_r_19 <X> T_13_12.lc_trk_g1_3
 (26 5)  (680 197)  (680 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (38 5)  (692 197)  (692 197)  LC_2 Logic Functioning bit
 (3 6)  (657 198)  (657 198)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (8 6)  (662 198)  (662 198)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_h_l_41
 (10 6)  (664 198)  (664 198)  routing T_13_12.sp4_h_r_8 <X> T_13_12.sp4_h_l_41
 (13 6)  (667 198)  (667 198)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_40
 (26 6)  (680 198)  (680 198)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 198)  (682 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 198)  (684 198)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 198)  (688 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (41 6)  (695 198)  (695 198)  LC_3 Logic Functioning bit
 (43 6)  (697 198)  (697 198)  LC_3 Logic Functioning bit
 (3 7)  (657 199)  (657 199)  routing T_13_12.sp12_h_r_0 <X> T_13_12.sp12_v_t_23
 (8 7)  (662 199)  (662 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.sp4_v_t_41
 (9 7)  (663 199)  (663 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.sp4_v_t_41
 (12 7)  (666 199)  (666 199)  routing T_13_12.sp4_h_r_5 <X> T_13_12.sp4_v_t_40
 (22 7)  (676 199)  (676 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (677 199)  (677 199)  routing T_13_12.sp12_h_r_14 <X> T_13_12.lc_trk_g1_6
 (26 7)  (680 199)  (680 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 199)  (682 199)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 199)  (683 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 199)  (685 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 199)  (691 199)  LC_3 Logic Functioning bit
 (39 7)  (693 199)  (693 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (5 8)  (659 200)  (659 200)  routing T_13_12.sp4_h_l_38 <X> T_13_12.sp4_h_r_6
 (14 8)  (668 200)  (668 200)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp4_v_t_23 <X> T_13_12.lc_trk_g2_2
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (4 9)  (658 201)  (658 201)  routing T_13_12.sp4_h_l_38 <X> T_13_12.sp4_h_r_6
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_h_l_21 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_t_23 <X> T_13_12.lc_trk_g2_2
 (25 9)  (679 201)  (679 201)  routing T_13_12.sp4_v_t_23 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g1_6 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (5 10)  (659 202)  (659 202)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_h_l_43
 (15 10)  (669 202)  (669 202)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g2_5
 (16 10)  (670 202)  (670 202)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g2_5
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.tnr_op_7 <X> T_13_12.lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (4 11)  (658 203)  (658 203)  routing T_13_12.sp4_h_r_3 <X> T_13_12.sp4_h_l_43
 (8 11)  (662 203)  (662 203)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_42
 (9 11)  (663 203)  (663 203)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_t_42
 (15 11)  (669 203)  (669 203)  routing T_13_12.tnr_op_4 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (672 203)  (672 203)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g2_5
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (25 11)  (679 203)  (679 203)  routing T_13_12.sp4_v_b_38 <X> T_13_12.lc_trk_g2_6
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 204)  (687 204)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 204)  (689 204)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_6
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (41 12)  (695 204)  (695 204)  LC_6 Logic Functioning bit
 (43 12)  (697 204)  (697 204)  LC_6 Logic Functioning bit
 (12 13)  (666 205)  (666 205)  routing T_13_12.sp4_h_r_11 <X> T_13_12.sp4_v_b_11
 (26 13)  (680 205)  (680 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 205)  (681 205)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 205)  (683 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g0_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 205)  (686 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 205)  (687 205)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.input_2_6
 (36 13)  (690 205)  (690 205)  LC_6 Logic Functioning bit
 (37 13)  (691 205)  (691 205)  LC_6 Logic Functioning bit
 (38 13)  (692 205)  (692 205)  LC_6 Logic Functioning bit
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (14 14)  (668 206)  (668 206)  routing T_13_12.sp4_v_t_17 <X> T_13_12.lc_trk_g3_4
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 206)  (672 206)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (50 14)  (704 206)  (704 206)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 206)  (705 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_v_t_17 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_v_b_37 <X> T_13_12.lc_trk_g3_5
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (42 15)  (696 207)  (696 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (10 1)  (718 193)  (718 193)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_v_b_1
 (26 1)  (734 193)  (734 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 193)  (739 193)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (711 194)  (711 194)  routing T_14_12.sp12_v_t_23 <X> T_14_12.sp12_h_l_23
 (13 2)  (721 194)  (721 194)  routing T_14_12.sp4_h_r_2 <X> T_14_12.sp4_v_t_39
 (25 2)  (733 194)  (733 194)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (26 2)  (734 194)  (734 194)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (50 2)  (758 194)  (758 194)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (720 195)  (720 195)  routing T_14_12.sp4_h_r_2 <X> T_14_12.sp4_v_t_39
 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 195)  (731 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.sp4_h_l_11 <X> T_14_12.lc_trk_g0_6
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (0 4)  (708 196)  (708 196)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 4)  (709 196)  (709 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (734 196)  (734 196)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 196)  (739 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (42 4)  (750 196)  (750 196)  LC_2 Logic Functioning bit
 (43 4)  (751 196)  (751 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (50 4)  (758 196)  (758 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (708 197)  (708 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (1 5)  (709 197)  (709 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_7/cen
 (9 5)  (717 197)  (717 197)  routing T_14_12.sp4_v_t_41 <X> T_14_12.sp4_v_b_4
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp12_h_r_8 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (731 197)  (731 197)  routing T_14_12.sp12_h_r_10 <X> T_14_12.lc_trk_g1_2
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (53 5)  (761 197)  (761 197)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (8 6)  (716 198)  (716 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41
 (9 6)  (717 198)  (717 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41
 (10 6)  (718 198)  (718 198)  routing T_14_12.sp4_v_t_47 <X> T_14_12.sp4_h_l_41
 (11 6)  (719 198)  (719 198)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (13 6)  (721 198)  (721 198)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (15 6)  (723 198)  (723 198)  routing T_14_12.sp4_h_r_5 <X> T_14_12.lc_trk_g1_5
 (16 6)  (724 198)  (724 198)  routing T_14_12.sp4_h_r_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (712 199)  (712 199)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_h_l_38
 (6 7)  (714 199)  (714 199)  routing T_14_12.sp4_h_r_7 <X> T_14_12.sp4_h_l_38
 (8 7)  (716 199)  (716 199)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_v_t_41
 (9 7)  (717 199)  (717 199)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_v_t_41
 (10 7)  (718 199)  (718 199)  routing T_14_12.sp4_h_r_10 <X> T_14_12.sp4_v_t_41
 (12 7)  (720 199)  (720 199)  routing T_14_12.sp4_h_r_11 <X> T_14_12.sp4_v_t_40
 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (726 199)  (726 199)  routing T_14_12.sp4_h_r_5 <X> T_14_12.lc_trk_g1_5
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (731 199)  (731 199)  routing T_14_12.sp12_h_r_14 <X> T_14_12.lc_trk_g1_6
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 200)  (739 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 200)  (741 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (41 8)  (749 200)  (749 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_v_t_29 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 201)  (738 201)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (741 201)  (741 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.input_2_4
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (38 9)  (746 201)  (746 201)  LC_4 Logic Functioning bit
 (5 10)  (713 202)  (713 202)  routing T_14_12.sp4_h_r_3 <X> T_14_12.sp4_h_l_43
 (13 10)  (721 202)  (721 202)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_v_t_45
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g2_5
 (21 10)  (729 202)  (729 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 202)  (731 202)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 202)  (738 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (4 11)  (712 203)  (712 203)  routing T_14_12.sp4_h_r_3 <X> T_14_12.sp4_h_l_43
 (5 11)  (713 203)  (713 203)  routing T_14_12.sp4_h_l_43 <X> T_14_12.sp4_v_t_43
 (12 11)  (720 203)  (720 203)  routing T_14_12.sp4_h_r_8 <X> T_14_12.sp4_v_t_45
 (21 11)  (729 203)  (729 203)  routing T_14_12.sp4_v_t_26 <X> T_14_12.lc_trk_g2_7
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (5 12)  (713 204)  (713 204)  routing T_14_12.sp4_v_t_44 <X> T_14_12.sp4_h_r_9
 (6 12)  (714 204)  (714 204)  routing T_14_12.sp4_h_r_4 <X> T_14_12.sp4_v_b_9
 (15 12)  (723 204)  (723 204)  routing T_14_12.sp4_v_t_28 <X> T_14_12.lc_trk_g3_1
 (16 12)  (724 204)  (724 204)  routing T_14_12.sp4_v_t_28 <X> T_14_12.lc_trk_g3_1
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 204)  (742 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (15 13)  (723 205)  (723 205)  routing T_14_12.tnr_op_0 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (713 206)  (713 206)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_h_l_44
 (14 14)  (722 206)  (722 206)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_h_l_24 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_h_l_24 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_h_l_24 <X> T_14_12.lc_trk_g3_5
 (21 14)  (729 206)  (729 206)  routing T_14_12.sp4_h_l_34 <X> T_14_12.lc_trk_g3_7
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (731 206)  (731 206)  routing T_14_12.sp4_h_l_34 <X> T_14_12.lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.sp4_h_l_34 <X> T_14_12.lc_trk_g3_7
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (712 207)  (712 207)  routing T_14_12.sp4_h_r_6 <X> T_14_12.sp4_h_l_44
 (14 15)  (722 207)  (722 207)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (16 15)  (724 207)  (724 207)  routing T_14_12.sp4_v_b_36 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (19 15)  (727 207)  (727 207)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (729 207)  (729 207)  routing T_14_12.sp4_h_l_34 <X> T_14_12.lc_trk_g3_7
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 207)  (731 207)  routing T_14_12.sp4_h_r_30 <X> T_14_12.lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.sp4_h_r_30 <X> T_14_12.lc_trk_g3_6
 (25 15)  (733 207)  (733 207)  routing T_14_12.sp4_h_r_30 <X> T_14_12.lc_trk_g3_6
 (27 15)  (735 207)  (735 207)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 207)  (739 207)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_1 lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (785 192)  (785 192)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (43 0)  (805 192)  (805 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (46 0)  (808 192)  (808 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (780 193)  (780 193)  routing T_15_12.sp12_h_r_1 <X> T_15_12.lc_trk_g0_1
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp12_h_l_16 <X> T_15_12.lc_trk_g0_3
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (773 194)  (773 194)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (13 2)  (775 194)  (775 194)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (21 2)  (783 194)  (783 194)  routing T_15_12.sp12_h_l_4 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.sp12_h_l_4 <X> T_15_12.lc_trk_g0_7
 (25 2)  (787 194)  (787 194)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g0_6
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (12 3)  (774 195)  (774 195)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_39
 (13 3)  (775 195)  (775 195)  routing T_15_12.sp4_v_b_9 <X> T_15_12.sp4_h_l_39
 (21 3)  (783 195)  (783 195)  routing T_15_12.sp12_h_l_4 <X> T_15_12.lc_trk_g0_7
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 195)  (785 195)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.sp4_h_r_14 <X> T_15_12.lc_trk_g0_6
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (0 4)  (762 196)  (762 196)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 196)  (776 196)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 196)  (798 196)  LC_2 Logic Functioning bit
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (4 5)  (766 197)  (766 197)  routing T_15_12.sp4_v_t_47 <X> T_15_12.sp4_h_r_3
 (15 5)  (777 197)  (777 197)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (16 5)  (778 197)  (778 197)  routing T_15_12.sp4_h_r_8 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (18 5)  (780 197)  (780 197)  routing T_15_12.sp4_r_v_b_25 <X> T_15_12.lc_trk_g1_1
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.input_2_2
 (36 5)  (798 197)  (798 197)  LC_2 Logic Functioning bit
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (47 5)  (809 197)  (809 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (16 6)  (778 198)  (778 198)  routing T_15_12.sp12_h_l_18 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (46 6)  (808 198)  (808 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (8 7)  (770 199)  (770 199)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_t_41
 (9 7)  (771 199)  (771 199)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_t_41
 (10 7)  (772 199)  (772 199)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_t_41
 (11 7)  (773 199)  (773 199)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (18 7)  (780 199)  (780 199)  routing T_15_12.sp12_h_l_18 <X> T_15_12.lc_trk_g1_5
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (785 199)  (785 199)  routing T_15_12.sp12_h_l_21 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.sp12_h_l_21 <X> T_15_12.lc_trk_g1_6
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (16 8)  (778 200)  (778 200)  routing T_15_12.sp4_v_t_12 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (780 200)  (780 200)  routing T_15_12.sp4_v_t_12 <X> T_15_12.lc_trk_g2_1
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 200)  (785 200)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g2_3
 (24 8)  (786 200)  (786 200)  routing T_15_12.sp4_v_t_30 <X> T_15_12.lc_trk_g2_3
 (25 8)  (787 200)  (787 200)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (38 8)  (800 200)  (800 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (51 8)  (813 200)  (813 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_r_24 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_h_r_34 <X> T_15_12.lc_trk_g2_2
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (38 9)  (800 201)  (800 201)  LC_4 Logic Functioning bit
 (3 10)  (765 202)  (765 202)  routing T_15_12.sp12_h_r_1 <X> T_15_12.sp12_h_l_22
 (6 10)  (768 202)  (768 202)  routing T_15_12.sp4_h_l_36 <X> T_15_12.sp4_v_t_43
 (12 10)  (774 202)  (774 202)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_h_l_45
 (13 10)  (775 202)  (775 202)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_45
 (15 10)  (777 202)  (777 202)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g2_5
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_v_t_32 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (783 202)  (783 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (51 10)  (813 202)  (813 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (3 11)  (765 203)  (765 203)  routing T_15_12.sp12_h_r_1 <X> T_15_12.sp12_h_l_22
 (12 11)  (774 203)  (774 203)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_v_t_45
 (13 11)  (775 203)  (775 203)  routing T_15_12.sp4_h_r_5 <X> T_15_12.sp4_h_l_45
 (21 11)  (783 203)  (783 203)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (785 203)  (785 203)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g2_6
 (24 11)  (786 203)  (786 203)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g2_6
 (25 11)  (787 203)  (787 203)  routing T_15_12.sp4_h_r_30 <X> T_15_12.lc_trk_g2_6
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (25 12)  (787 204)  (787 204)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (39 12)  (801 204)  (801 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (46 12)  (808 204)  (808 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (8 13)  (770 205)  (770 205)  routing T_15_12.sp4_h_r_10 <X> T_15_12.sp4_v_b_10
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 205)  (785 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.sp4_h_r_42 <X> T_15_12.lc_trk_g3_2
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (0 14)  (762 206)  (762 206)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (765 206)  (765 206)  routing T_15_12.sp12_h_r_1 <X> T_15_12.sp12_v_t_22
 (6 14)  (768 206)  (768 206)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_t_44
 (12 14)  (774 206)  (774 206)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_h_l_46
 (13 14)  (775 206)  (775 206)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_t_46
 (15 14)  (777 206)  (777 206)  routing T_15_12.tnr_op_5 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (19 14)  (781 206)  (781 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (51 14)  (813 206)  (813 206)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (762 207)  (762 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 207)  (763 207)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (3 15)  (765 207)  (765 207)  routing T_15_12.sp12_h_r_1 <X> T_15_12.sp12_v_t_22
 (12 15)  (774 207)  (774 207)  routing T_15_12.sp4_h_r_11 <X> T_15_12.sp4_v_t_46
 (13 15)  (775 207)  (775 207)  routing T_15_12.sp4_h_r_8 <X> T_15_12.sp4_h_l_46
 (21 15)  (783 207)  (783 207)  routing T_15_12.sp4_r_v_b_47 <X> T_15_12.lc_trk_g3_7
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit
 (42 15)  (804 207)  (804 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 192)  (846 192)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 192)  (847 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 192)  (849 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 192)  (850 192)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 192)  (852 192)  LC_0 Logic Functioning bit
 (38 0)  (854 192)  (854 192)  LC_0 Logic Functioning bit
 (41 0)  (857 192)  (857 192)  LC_0 Logic Functioning bit
 (43 0)  (859 192)  (859 192)  LC_0 Logic Functioning bit
 (45 0)  (861 192)  (861 192)  LC_0 Logic Functioning bit
 (46 0)  (862 192)  (862 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (10 1)  (826 193)  (826 193)  routing T_16_12.sp4_h_r_8 <X> T_16_12.sp4_v_b_1
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp12_h_r_8 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (834 193)  (834 193)  routing T_16_12.sp4_r_v_b_34 <X> T_16_12.lc_trk_g0_1
 (27 1)  (843 193)  (843 193)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 193)  (844 193)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 193)  (846 193)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 193)  (853 193)  LC_0 Logic Functioning bit
 (39 1)  (855 193)  (855 193)  LC_0 Logic Functioning bit
 (41 1)  (857 193)  (857 193)  LC_0 Logic Functioning bit
 (43 1)  (859 193)  (859 193)  LC_0 Logic Functioning bit
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (819 194)  (819 194)  routing T_16_12.sp12_h_r_0 <X> T_16_12.sp12_h_l_23
 (12 2)  (828 194)  (828 194)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_l_39
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_v_b_23 <X> T_16_12.lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp4_v_b_23 <X> T_16_12.lc_trk_g0_7
 (26 2)  (842 194)  (842 194)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 194)  (846 194)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (47 2)  (863 194)  (863 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (819 195)  (819 195)  routing T_16_12.sp12_h_r_0 <X> T_16_12.sp12_h_l_23
 (11 3)  (827 195)  (827 195)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_l_39
 (14 3)  (830 195)  (830 195)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g0_4
 (16 3)  (832 195)  (832 195)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g0_4
 (17 3)  (833 195)  (833 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (839 195)  (839 195)  routing T_16_12.sp12_h_l_21 <X> T_16_12.lc_trk_g0_6
 (25 3)  (841 195)  (841 195)  routing T_16_12.sp12_h_l_21 <X> T_16_12.lc_trk_g0_6
 (26 3)  (842 195)  (842 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 195)  (852 195)  LC_1 Logic Functioning bit
 (38 3)  (854 195)  (854 195)  LC_1 Logic Functioning bit
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g1_3
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g0_4 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 196)  (847 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (41 4)  (857 196)  (857 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (47 4)  (863 196)  (863 196)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (0 5)  (816 197)  (816 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (21 5)  (837 197)  (837 197)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g1_3
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (39 5)  (855 197)  (855 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (3 6)  (819 198)  (819 198)  routing T_16_12.sp12_h_r_0 <X> T_16_12.sp12_v_t_23
 (5 6)  (821 198)  (821 198)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (12 6)  (828 198)  (828 198)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_l_40
 (15 6)  (831 198)  (831 198)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 198)  (844 198)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g2_0 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (3 7)  (819 199)  (819 199)  routing T_16_12.sp12_h_r_0 <X> T_16_12.sp12_v_t_23
 (6 7)  (822 199)  (822 199)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_h_l_38
 (11 7)  (827 199)  (827 199)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_l_40
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (26 7)  (842 199)  (842 199)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 199)  (843 199)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 199)  (844 199)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (53 7)  (869 199)  (869 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 200)  (849 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 200)  (850 200)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (41 8)  (857 200)  (857 200)  LC_4 Logic Functioning bit
 (43 8)  (859 200)  (859 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (14 9)  (830 201)  (830 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (15 9)  (831 201)  (831 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (16 9)  (832 201)  (832 201)  routing T_16_12.sp4_h_r_24 <X> T_16_12.lc_trk_g2_0
 (17 9)  (833 201)  (833 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g3_6 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (47 9)  (863 201)  (863 201)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (819 202)  (819 202)  routing T_16_12.sp12_h_r_1 <X> T_16_12.sp12_h_l_22
 (11 10)  (827 202)  (827 202)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (13 10)  (829 202)  (829 202)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (3 11)  (819 203)  (819 203)  routing T_16_12.sp12_h_r_1 <X> T_16_12.sp12_h_l_22
 (4 11)  (820 203)  (820 203)  routing T_16_12.sp4_h_r_10 <X> T_16_12.sp4_h_l_43
 (6 11)  (822 203)  (822 203)  routing T_16_12.sp4_h_r_10 <X> T_16_12.sp4_h_l_43
 (12 11)  (828 203)  (828 203)  routing T_16_12.sp4_h_r_2 <X> T_16_12.sp4_v_t_45
 (17 11)  (833 203)  (833 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (839 204)  (839 204)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g3_3
 (4 13)  (820 205)  (820 205)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_r_9
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp4_h_r_27 <X> T_16_12.lc_trk_g3_3
 (0 14)  (816 206)  (816 206)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 206)  (831 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (16 14)  (832 206)  (832 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (834 206)  (834 206)  routing T_16_12.sp4_h_l_24 <X> T_16_12.lc_trk_g3_5
 (25 14)  (841 206)  (841 206)  routing T_16_12.sp4_v_b_30 <X> T_16_12.lc_trk_g3_6
 (1 15)  (817 207)  (817 207)  routing T_16_12.lc_trk_g2_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 207)  (824 207)  routing T_16_12.sp4_h_r_10 <X> T_16_12.sp4_v_t_47
 (9 15)  (825 207)  (825 207)  routing T_16_12.sp4_h_r_10 <X> T_16_12.sp4_v_t_47
 (22 15)  (838 207)  (838 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (839 207)  (839 207)  routing T_16_12.sp4_v_b_30 <X> T_16_12.lc_trk_g3_6


LogicTile_17_12

 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_0 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 192)  (908 192)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 192)  (910 192)  LC_0 Logic Functioning bit
 (37 0)  (911 192)  (911 192)  LC_0 Logic Functioning bit
 (38 0)  (912 192)  (912 192)  LC_0 Logic Functioning bit
 (39 0)  (913 192)  (913 192)  LC_0 Logic Functioning bit
 (41 0)  (915 192)  (915 192)  LC_0 Logic Functioning bit
 (43 0)  (917 192)  (917 192)  LC_0 Logic Functioning bit
 (45 0)  (919 192)  (919 192)  LC_0 Logic Functioning bit
 (47 0)  (921 192)  (921 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 193)  (910 193)  LC_0 Logic Functioning bit
 (38 1)  (912 193)  (912 193)  LC_0 Logic Functioning bit
 (45 1)  (919 193)  (919 193)  LC_0 Logic Functioning bit
 (53 1)  (927 193)  (927 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (878 194)  (878 194)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_37
 (8 2)  (882 194)  (882 194)  routing T_17_12.sp4_v_t_42 <X> T_17_12.sp4_h_l_36
 (9 2)  (883 194)  (883 194)  routing T_17_12.sp4_v_t_42 <X> T_17_12.sp4_h_l_36
 (10 2)  (884 194)  (884 194)  routing T_17_12.sp4_v_t_42 <X> T_17_12.sp4_h_l_36
 (12 2)  (886 194)  (886 194)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_h_l_39
 (0 3)  (874 195)  (874 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 3)  (876 195)  (876 195)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (5 3)  (879 195)  (879 195)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_v_t_37
 (6 3)  (880 195)  (880 195)  routing T_17_12.sp4_h_r_0 <X> T_17_12.sp4_h_l_37
 (8 3)  (882 195)  (882 195)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_t_36
 (9 3)  (883 195)  (883 195)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_t_36
 (10 3)  (884 195)  (884 195)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_v_t_36
 (12 3)  (886 195)  (886 195)  routing T_17_12.sp4_h_l_39 <X> T_17_12.sp4_v_t_39
 (13 3)  (887 195)  (887 195)  routing T_17_12.sp4_h_r_11 <X> T_17_12.sp4_h_l_39
 (14 4)  (888 196)  (888 196)  routing T_17_12.bnr_op_0 <X> T_17_12.lc_trk_g1_0
 (16 4)  (890 196)  (890 196)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g1_1
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 196)  (892 196)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g1_1
 (14 5)  (888 197)  (888 197)  routing T_17_12.bnr_op_0 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (892 197)  (892 197)  routing T_17_12.sp4_v_b_9 <X> T_17_12.lc_trk_g1_1
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 198)  (898 198)  routing T_17_12.bot_op_7 <X> T_17_12.lc_trk_g1_7
 (5 8)  (879 200)  (879 200)  routing T_17_12.sp4_v_t_43 <X> T_17_12.sp4_h_r_6
 (3 10)  (877 202)  (877 202)  routing T_17_12.sp12_h_r_1 <X> T_17_12.sp12_h_l_22
 (8 10)  (882 202)  (882 202)  routing T_17_12.sp4_h_r_7 <X> T_17_12.sp4_h_l_42
 (11 10)  (885 202)  (885 202)  routing T_17_12.sp4_h_l_38 <X> T_17_12.sp4_v_t_45
 (3 11)  (877 203)  (877 203)  routing T_17_12.sp12_h_r_1 <X> T_17_12.sp12_h_l_22
 (11 11)  (885 203)  (885 203)  routing T_17_12.sp4_h_r_8 <X> T_17_12.sp4_h_l_45
 (6 12)  (880 204)  (880 204)  routing T_17_12.sp4_h_r_4 <X> T_17_12.sp4_v_b_9
 (9 13)  (883 205)  (883 205)  routing T_17_12.sp4_v_t_47 <X> T_17_12.sp4_v_b_10
 (16 13)  (890 205)  (890 205)  routing T_17_12.sp12_v_b_8 <X> T_17_12.lc_trk_g3_0
 (17 13)  (891 205)  (891 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (0 14)  (874 206)  (874 206)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (882 206)  (882 206)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_l_47
 (9 14)  (883 206)  (883 206)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_l_47
 (10 14)  (884 206)  (884 206)  routing T_17_12.sp4_v_t_41 <X> T_17_12.sp4_h_l_47
 (11 14)  (885 206)  (885 206)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (12 14)  (886 206)  (886 206)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (13 14)  (887 206)  (887 206)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (15 14)  (889 206)  (889 206)  routing T_17_12.sp12_v_t_2 <X> T_17_12.lc_trk_g3_5
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (892 206)  (892 206)  routing T_17_12.sp12_v_t_2 <X> T_17_12.lc_trk_g3_5
 (0 15)  (874 207)  (874 207)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (11 15)  (885 207)  (885 207)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (12 15)  (886 207)  (886 207)  routing T_17_12.sp4_h_r_5 <X> T_17_12.sp4_v_t_46
 (13 15)  (887 207)  (887 207)  routing T_17_12.sp4_v_t_40 <X> T_17_12.sp4_h_l_46
 (18 15)  (892 207)  (892 207)  routing T_17_12.sp12_v_t_2 <X> T_17_12.lc_trk_g3_5


LogicTile_18_12

 (15 0)  (943 192)  (943 192)  routing T_18_12.sp4_v_b_17 <X> T_18_12.lc_trk_g0_1
 (16 0)  (944 192)  (944 192)  routing T_18_12.sp4_v_b_17 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 192)  (962 192)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (45 0)  (973 192)  (973 192)  LC_0 Logic Functioning bit
 (46 0)  (974 192)  (974 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g1_2 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (964 193)  (964 193)  LC_0 Logic Functioning bit
 (37 1)  (965 193)  (965 193)  LC_0 Logic Functioning bit
 (38 1)  (966 193)  (966 193)  LC_0 Logic Functioning bit
 (39 1)  (967 193)  (967 193)  LC_0 Logic Functioning bit
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (44 1)  (972 193)  (972 193)  LC_0 Logic Functioning bit
 (45 1)  (973 193)  (973 193)  LC_0 Logic Functioning bit
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (3 2)  (931 194)  (931 194)  routing T_18_12.sp12_h_r_0 <X> T_18_12.sp12_h_l_23
 (5 2)  (933 194)  (933 194)  routing T_18_12.sp4_h_r_9 <X> T_18_12.sp4_h_l_37
 (11 2)  (939 194)  (939 194)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_v_t_39
 (13 2)  (941 194)  (941 194)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_v_t_39
 (0 3)  (928 195)  (928 195)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 3)  (930 195)  (930 195)  routing T_18_12.lc_trk_g1_1 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (3 3)  (931 195)  (931 195)  routing T_18_12.sp12_h_r_0 <X> T_18_12.sp12_h_l_23
 (4 3)  (932 195)  (932 195)  routing T_18_12.sp4_h_r_9 <X> T_18_12.sp4_h_l_37
 (12 3)  (940 195)  (940 195)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_v_t_39
 (14 3)  (942 195)  (942 195)  routing T_18_12.sp4_r_v_b_28 <X> T_18_12.lc_trk_g0_4
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (943 196)  (943 196)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g1_1
 (16 4)  (944 196)  (944 196)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g1_1
 (17 4)  (945 196)  (945 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (946 196)  (946 196)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g1_1
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 196)  (953 196)  routing T_18_12.sp4_v_b_2 <X> T_18_12.lc_trk_g1_2
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (41 4)  (969 196)  (969 196)  LC_2 Logic Functioning bit
 (43 4)  (971 196)  (971 196)  LC_2 Logic Functioning bit
 (53 4)  (981 196)  (981 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (8 5)  (936 197)  (936 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (9 5)  (937 197)  (937 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (10 5)  (938 197)  (938 197)  routing T_18_12.sp4_h_l_47 <X> T_18_12.sp4_v_b_4
 (11 5)  (939 197)  (939 197)  routing T_18_12.sp4_h_l_44 <X> T_18_12.sp4_h_r_5
 (13 5)  (941 197)  (941 197)  routing T_18_12.sp4_h_l_44 <X> T_18_12.sp4_h_r_5
 (18 5)  (946 197)  (946 197)  routing T_18_12.sp4_h_l_4 <X> T_18_12.lc_trk_g1_1
 (22 5)  (950 197)  (950 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (951 197)  (951 197)  routing T_18_12.sp4_v_b_2 <X> T_18_12.lc_trk_g1_2
 (26 5)  (954 197)  (954 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 197)  (955 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (4 6)  (932 198)  (932 198)  routing T_18_12.sp4_v_b_7 <X> T_18_12.sp4_v_t_38
 (6 6)  (934 198)  (934 198)  routing T_18_12.sp4_v_b_7 <X> T_18_12.sp4_v_t_38
 (8 6)  (936 198)  (936 198)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_h_l_41
 (10 6)  (938 198)  (938 198)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_h_l_41
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 198)  (956 198)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 198)  (962 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (41 6)  (969 198)  (969 198)  LC_3 Logic Functioning bit
 (43 6)  (971 198)  (971 198)  LC_3 Logic Functioning bit
 (46 6)  (974 198)  (974 198)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (6 7)  (934 199)  (934 199)  routing T_18_12.sp4_h_r_3 <X> T_18_12.sp4_h_l_38
 (29 7)  (957 199)  (957 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 199)  (964 199)  LC_3 Logic Functioning bit
 (38 7)  (966 199)  (966 199)  LC_3 Logic Functioning bit
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 200)  (951 200)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g2_3
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (4 9)  (932 201)  (932 201)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_r_6
 (10 9)  (938 201)  (938 201)  routing T_18_12.sp4_h_r_2 <X> T_18_12.sp4_v_b_7
 (21 9)  (949 201)  (949 201)  routing T_18_12.sp4_h_r_27 <X> T_18_12.lc_trk_g2_3
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 201)  (951 201)  routing T_18_12.sp4_v_b_42 <X> T_18_12.lc_trk_g2_2
 (24 9)  (952 201)  (952 201)  routing T_18_12.sp4_v_b_42 <X> T_18_12.lc_trk_g2_2
 (27 9)  (955 201)  (955 201)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 201)  (956 201)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (38 9)  (966 201)  (966 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (51 9)  (979 201)  (979 201)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (13 10)  (941 202)  (941 202)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_v_t_45
 (26 10)  (954 202)  (954 202)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (46 10)  (974 202)  (974 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (4 11)  (932 203)  (932 203)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_43
 (6 11)  (934 203)  (934 203)  routing T_18_12.sp4_h_r_10 <X> T_18_12.sp4_h_l_43
 (11 11)  (939 203)  (939 203)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_h_l_45
 (12 11)  (940 203)  (940 203)  routing T_18_12.sp4_h_r_8 <X> T_18_12.sp4_v_t_45
 (27 11)  (955 203)  (955 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 203)  (956 203)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (39 11)  (967 203)  (967 203)  LC_5 Logic Functioning bit
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp4_v_t_30 <X> T_18_12.lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.sp4_v_t_30 <X> T_18_12.lc_trk_g3_3
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 204)  (958 204)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 204)  (959 204)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 204)  (961 204)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 204)  (962 204)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (31 13)  (959 205)  (959 205)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 205)  (964 205)  LC_6 Logic Functioning bit
 (38 13)  (966 205)  (966 205)  LC_6 Logic Functioning bit
 (48 13)  (976 205)  (976 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (928 206)  (928 206)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (937 206)  (937 206)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_h_l_47
 (10 14)  (938 206)  (938 206)  routing T_18_12.sp4_h_r_7 <X> T_18_12.sp4_h_l_47
 (11 14)  (939 206)  (939 206)  routing T_18_12.sp4_v_b_8 <X> T_18_12.sp4_v_t_46
 (17 14)  (945 206)  (945 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (953 206)  (953 206)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g3_6
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (0 15)  (928 207)  (928 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 207)  (929 207)  routing T_18_12.lc_trk_g3_5 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (940 207)  (940 207)  routing T_18_12.sp4_v_b_8 <X> T_18_12.sp4_v_t_46
 (15 15)  (943 207)  (943 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (16 15)  (944 207)  (944 207)  routing T_18_12.sp4_v_t_33 <X> T_18_12.lc_trk_g3_4
 (17 15)  (945 207)  (945 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_r_v_b_47 <X> T_18_12.lc_trk_g3_7
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (951 207)  (951 207)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.sp4_h_r_38 <X> T_18_12.lc_trk_g3_6
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 207)  (956 207)  routing T_18_12.lc_trk_g3_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 207)  (964 207)  LC_7 Logic Functioning bit
 (38 15)  (966 207)  (966 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit
 (47 15)  (975 207)  (975 207)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_12

 (6 0)  (988 192)  (988 192)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_v_b_0
 (10 0)  (992 192)  (992 192)  routing T_19_12.sp4_v_t_45 <X> T_19_12.sp4_h_r_1
 (15 0)  (997 192)  (997 192)  routing T_19_12.sp4_h_r_9 <X> T_19_12.lc_trk_g0_1
 (16 0)  (998 192)  (998 192)  routing T_19_12.sp4_h_r_9 <X> T_19_12.lc_trk_g0_1
 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1000 192)  (1000 192)  routing T_19_12.sp4_h_r_9 <X> T_19_12.lc_trk_g0_1
 (5 1)  (987 193)  (987 193)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_v_b_0
 (21 2)  (1003 194)  (1003 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (1005 194)  (1005 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (31 2)  (1013 194)  (1013 194)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 194)  (1023 194)  LC_1 Logic Functioning bit
 (43 2)  (1025 194)  (1025 194)  LC_1 Logic Functioning bit
 (21 3)  (1003 195)  (1003 195)  routing T_19_12.sp4_h_l_10 <X> T_19_12.lc_trk_g0_7
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1013 195)  (1013 195)  routing T_19_12.lc_trk_g1_7 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (40 3)  (1022 195)  (1022 195)  LC_1 Logic Functioning bit
 (42 3)  (1024 195)  (1024 195)  LC_1 Logic Functioning bit
 (52 3)  (1034 195)  (1034 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (3 5)  (985 197)  (985 197)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_h_r_0
 (22 6)  (1004 198)  (1004 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (5 7)  (987 199)  (987 199)  routing T_19_12.sp4_h_l_38 <X> T_19_12.sp4_v_t_38
 (8 7)  (990 199)  (990 199)  routing T_19_12.sp4_h_r_4 <X> T_19_12.sp4_v_t_41
 (9 7)  (991 199)  (991 199)  routing T_19_12.sp4_h_r_4 <X> T_19_12.sp4_v_t_41
 (17 7)  (999 199)  (999 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 7)  (1003 199)  (1003 199)  routing T_19_12.sp4_r_v_b_31 <X> T_19_12.lc_trk_g1_7
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 200)  (1009 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 200)  (1012 200)  routing T_19_12.lc_trk_g1_4 <X> T_19_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 200)  (1017 200)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_4
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (41 8)  (1023 200)  (1023 200)  LC_4 Logic Functioning bit
 (43 8)  (1025 200)  (1025 200)  LC_4 Logic Functioning bit
 (52 8)  (1034 200)  (1034 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (4 9)  (986 201)  (986 201)  routing T_19_12.sp4_v_t_36 <X> T_19_12.sp4_h_r_6
 (28 9)  (1010 201)  (1010 201)  routing T_19_12.lc_trk_g2_4 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 201)  (1013 201)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (1015 201)  (1015 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_4
 (34 9)  (1016 201)  (1016 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_4
 (35 9)  (1017 201)  (1017 201)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.input_2_4
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (3 10)  (985 202)  (985 202)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_h_l_22
 (12 10)  (994 202)  (994 202)  routing T_19_12.sp4_h_r_5 <X> T_19_12.sp4_h_l_45
 (3 11)  (985 203)  (985 203)  routing T_19_12.sp12_h_r_1 <X> T_19_12.sp12_h_l_22
 (8 11)  (990 203)  (990 203)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_42
 (9 11)  (991 203)  (991 203)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_v_t_42
 (13 11)  (995 203)  (995 203)  routing T_19_12.sp4_h_r_5 <X> T_19_12.sp4_h_l_45
 (14 11)  (996 203)  (996 203)  routing T_19_12.sp4_r_v_b_36 <X> T_19_12.lc_trk_g2_4
 (17 11)  (999 203)  (999 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (5 13)  (987 205)  (987 205)  routing T_19_12.sp4_h_r_9 <X> T_19_12.sp4_v_b_9
 (9 14)  (991 206)  (991 206)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_h_l_47
 (10 14)  (992 206)  (992 206)  routing T_19_12.sp4_h_r_7 <X> T_19_12.sp4_h_l_47
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (1005 206)  (1005 206)  routing T_19_12.sp12_v_t_12 <X> T_19_12.lc_trk_g3_7


LogicTile_20_12

 (26 0)  (1062 192)  (1062 192)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (1063 192)  (1063 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 192)  (1064 192)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 192)  (1065 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 192)  (1068 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 192)  (1070 192)  routing T_20_12.lc_trk_g1_0 <X> T_20_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 192)  (1072 192)  LC_0 Logic Functioning bit
 (37 0)  (1073 192)  (1073 192)  LC_0 Logic Functioning bit
 (38 0)  (1074 192)  (1074 192)  LC_0 Logic Functioning bit
 (39 0)  (1075 192)  (1075 192)  LC_0 Logic Functioning bit
 (45 0)  (1081 192)  (1081 192)  LC_0 Logic Functioning bit
 (47 0)  (1083 192)  (1083 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1063 193)  (1063 193)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 193)  (1065 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 193)  (1066 193)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 193)  (1068 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1069 193)  (1069 193)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.input_2_0
 (34 1)  (1070 193)  (1070 193)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.input_2_0
 (36 1)  (1072 193)  (1072 193)  LC_0 Logic Functioning bit
 (38 1)  (1074 193)  (1074 193)  LC_0 Logic Functioning bit
 (39 1)  (1075 193)  (1075 193)  LC_0 Logic Functioning bit
 (42 1)  (1078 193)  (1078 193)  LC_0 Logic Functioning bit
 (47 1)  (1083 193)  (1083 193)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (48 1)  (1084 193)  (1084 193)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1087 193)  (1087 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1036 194)  (1036 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 194)  (1037 194)  routing T_20_12.glb_netwk_6 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1063 194)  (1063 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 194)  (1064 194)  routing T_20_12.lc_trk_g3_1 <X> T_20_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 194)  (1065 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 194)  (1067 194)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 194)  (1068 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 194)  (1070 194)  routing T_20_12.lc_trk_g1_5 <X> T_20_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 194)  (1072 194)  LC_1 Logic Functioning bit
 (37 2)  (1073 194)  (1073 194)  LC_1 Logic Functioning bit
 (38 2)  (1074 194)  (1074 194)  LC_1 Logic Functioning bit
 (39 2)  (1075 194)  (1075 194)  LC_1 Logic Functioning bit
 (41 2)  (1077 194)  (1077 194)  LC_1 Logic Functioning bit
 (43 2)  (1079 194)  (1079 194)  LC_1 Logic Functioning bit
 (45 2)  (1081 194)  (1081 194)  LC_1 Logic Functioning bit
 (46 2)  (1082 194)  (1082 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (1062 195)  (1062 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1063 195)  (1063 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1064 195)  (1064 195)  routing T_20_12.lc_trk_g3_2 <X> T_20_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 195)  (1065 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1077 195)  (1077 195)  LC_1 Logic Functioning bit
 (43 3)  (1079 195)  (1079 195)  LC_1 Logic Functioning bit
 (46 3)  (1082 195)  (1082 195)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (1089 195)  (1089 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (1036 196)  (1036 196)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (1050 196)  (1050 196)  routing T_20_12.wire_logic_cluster/lc_0/out <X> T_20_12.lc_trk_g1_0
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 197)  (1037 197)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (17 5)  (1053 197)  (1053 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (1051 198)  (1051 198)  routing T_20_12.sp4_v_b_21 <X> T_20_12.lc_trk_g1_5
 (16 6)  (1052 198)  (1052 198)  routing T_20_12.sp4_v_b_21 <X> T_20_12.lc_trk_g1_5
 (17 6)  (1053 198)  (1053 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (6 7)  (1042 199)  (1042 199)  routing T_20_12.sp4_h_r_3 <X> T_20_12.sp4_h_l_38
 (11 7)  (1047 199)  (1047 199)  routing T_20_12.sp4_h_r_5 <X> T_20_12.sp4_h_l_40
 (5 8)  (1041 200)  (1041 200)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_r_6
 (3 10)  (1039 202)  (1039 202)  routing T_20_12.sp12_h_r_1 <X> T_20_12.sp12_h_l_22
 (3 11)  (1039 203)  (1039 203)  routing T_20_12.sp12_h_r_1 <X> T_20_12.sp12_h_l_22
 (13 11)  (1049 203)  (1049 203)  routing T_20_12.sp4_v_b_3 <X> T_20_12.sp4_h_l_45
 (9 12)  (1045 204)  (1045 204)  routing T_20_12.sp4_v_t_47 <X> T_20_12.sp4_h_r_10
 (12 12)  (1048 204)  (1048 204)  routing T_20_12.sp4_v_b_11 <X> T_20_12.sp4_h_r_11
 (17 12)  (1053 204)  (1053 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1054 204)  (1054 204)  routing T_20_12.wire_logic_cluster/lc_1/out <X> T_20_12.lc_trk_g3_1
 (21 12)  (1057 204)  (1057 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1059 204)  (1059 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (24 12)  (1060 204)  (1060 204)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (6 13)  (1042 205)  (1042 205)  routing T_20_12.sp4_h_l_44 <X> T_20_12.sp4_h_r_9
 (11 13)  (1047 205)  (1047 205)  routing T_20_12.sp4_v_b_11 <X> T_20_12.sp4_h_r_11
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_h_r_43 <X> T_20_12.lc_trk_g3_3
 (22 13)  (1058 205)  (1058 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 205)  (1059 205)  routing T_20_12.sp4_h_l_15 <X> T_20_12.lc_trk_g3_2
 (24 13)  (1060 205)  (1060 205)  routing T_20_12.sp4_h_l_15 <X> T_20_12.lc_trk_g3_2
 (25 13)  (1061 205)  (1061 205)  routing T_20_12.sp4_h_l_15 <X> T_20_12.lc_trk_g3_2
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (8 14)  (1044 206)  (1044 206)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_h_l_47
 (10 14)  (1046 206)  (1046 206)  routing T_20_12.sp4_h_r_2 <X> T_20_12.sp4_h_l_47
 (16 14)  (1052 206)  (1052 206)  routing T_20_12.sp4_v_t_16 <X> T_20_12.lc_trk_g3_5
 (17 14)  (1053 206)  (1053 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1054 206)  (1054 206)  routing T_20_12.sp4_v_t_16 <X> T_20_12.lc_trk_g3_5
 (0 15)  (1036 207)  (1036 207)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (1037 207)  (1037 207)  routing T_20_12.lc_trk_g3_5 <X> T_20_12.wire_logic_cluster/lc_7/s_r


LogicTile_21_12

 (10 0)  (1100 192)  (1100 192)  routing T_21_12.sp4_v_t_45 <X> T_21_12.sp4_h_r_1
 (15 0)  (1105 192)  (1105 192)  routing T_21_12.top_op_1 <X> T_21_12.lc_trk_g0_1
 (17 0)  (1107 192)  (1107 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (1112 192)  (1112 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1114 192)  (1114 192)  routing T_21_12.top_op_3 <X> T_21_12.lc_trk_g0_3
 (28 0)  (1118 192)  (1118 192)  routing T_21_12.lc_trk_g2_1 <X> T_21_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 192)  (1119 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 192)  (1121 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 192)  (1122 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 192)  (1123 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (1124 192)  (1124 192)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 192)  (1126 192)  LC_0 Logic Functioning bit
 (38 0)  (1128 192)  (1128 192)  LC_0 Logic Functioning bit
 (41 0)  (1131 192)  (1131 192)  LC_0 Logic Functioning bit
 (43 0)  (1133 192)  (1133 192)  LC_0 Logic Functioning bit
 (18 1)  (1108 193)  (1108 193)  routing T_21_12.top_op_1 <X> T_21_12.lc_trk_g0_1
 (21 1)  (1111 193)  (1111 193)  routing T_21_12.top_op_3 <X> T_21_12.lc_trk_g0_3
 (22 1)  (1112 193)  (1112 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1114 193)  (1114 193)  routing T_21_12.top_op_2 <X> T_21_12.lc_trk_g0_2
 (25 1)  (1115 193)  (1115 193)  routing T_21_12.top_op_2 <X> T_21_12.lc_trk_g0_2
 (26 1)  (1116 193)  (1116 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 193)  (1117 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 193)  (1118 193)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 193)  (1119 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1121 193)  (1121 193)  routing T_21_12.lc_trk_g3_6 <X> T_21_12.wire_logic_cluster/lc_0/in_3
 (41 1)  (1131 193)  (1131 193)  LC_0 Logic Functioning bit
 (43 1)  (1133 193)  (1133 193)  LC_0 Logic Functioning bit
 (52 1)  (1142 193)  (1142 193)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_6 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 194)  (1095 194)  routing T_21_12.sp4_h_r_9 <X> T_21_12.sp4_h_l_37
 (28 2)  (1118 194)  (1118 194)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 194)  (1119 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1122 194)  (1122 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 194)  (1123 194)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1124 194)  (1124 194)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1126 194)  (1126 194)  LC_1 Logic Functioning bit
 (38 2)  (1128 194)  (1128 194)  LC_1 Logic Functioning bit
 (40 2)  (1130 194)  (1130 194)  LC_1 Logic Functioning bit
 (41 2)  (1131 194)  (1131 194)  LC_1 Logic Functioning bit
 (42 2)  (1132 194)  (1132 194)  LC_1 Logic Functioning bit
 (43 2)  (1133 194)  (1133 194)  LC_1 Logic Functioning bit
 (45 2)  (1135 194)  (1135 194)  LC_1 Logic Functioning bit
 (51 2)  (1141 194)  (1141 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1142 194)  (1142 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (4 3)  (1094 195)  (1094 195)  routing T_21_12.sp4_h_r_9 <X> T_21_12.sp4_h_l_37
 (8 3)  (1098 195)  (1098 195)  routing T_21_12.sp4_v_b_10 <X> T_21_12.sp4_v_t_36
 (10 3)  (1100 195)  (1100 195)  routing T_21_12.sp4_v_b_10 <X> T_21_12.sp4_v_t_36
 (15 3)  (1105 195)  (1105 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (16 3)  (1106 195)  (1106 195)  routing T_21_12.sp4_v_t_9 <X> T_21_12.lc_trk_g0_4
 (17 3)  (1107 195)  (1107 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (1121 195)  (1121 195)  routing T_21_12.lc_trk_g3_3 <X> T_21_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (1126 195)  (1126 195)  LC_1 Logic Functioning bit
 (38 3)  (1128 195)  (1128 195)  LC_1 Logic Functioning bit
 (40 3)  (1130 195)  (1130 195)  LC_1 Logic Functioning bit
 (41 3)  (1131 195)  (1131 195)  LC_1 Logic Functioning bit
 (42 3)  (1132 195)  (1132 195)  LC_1 Logic Functioning bit
 (43 3)  (1133 195)  (1133 195)  LC_1 Logic Functioning bit
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (8 4)  (1098 196)  (1098 196)  routing T_21_12.sp4_v_b_10 <X> T_21_12.sp4_h_r_4
 (9 4)  (1099 196)  (1099 196)  routing T_21_12.sp4_v_b_10 <X> T_21_12.sp4_h_r_4
 (10 4)  (1100 196)  (1100 196)  routing T_21_12.sp4_v_b_10 <X> T_21_12.sp4_h_r_4
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.sp4_h_r_19 <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1113 196)  (1113 196)  routing T_21_12.sp4_h_r_19 <X> T_21_12.lc_trk_g1_3
 (24 4)  (1114 196)  (1114 196)  routing T_21_12.sp4_h_r_19 <X> T_21_12.lc_trk_g1_3
 (0 5)  (1090 197)  (1090 197)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 197)  (1091 197)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (14 5)  (1104 197)  (1104 197)  routing T_21_12.sp4_r_v_b_24 <X> T_21_12.lc_trk_g1_0
 (17 5)  (1107 197)  (1107 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (1111 197)  (1111 197)  routing T_21_12.sp4_h_r_19 <X> T_21_12.lc_trk_g1_3
 (8 6)  (1098 198)  (1098 198)  routing T_21_12.sp4_h_r_4 <X> T_21_12.sp4_h_l_41
 (13 6)  (1103 198)  (1103 198)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_v_t_40
 (32 6)  (1122 198)  (1122 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1123 198)  (1123 198)  routing T_21_12.lc_trk_g2_0 <X> T_21_12.wire_logic_cluster/lc_3/in_3
 (41 6)  (1131 198)  (1131 198)  LC_3 Logic Functioning bit
 (43 6)  (1133 198)  (1133 198)  LC_3 Logic Functioning bit
 (12 7)  (1102 199)  (1102 199)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_v_t_40
 (26 7)  (1116 199)  (1116 199)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1117 199)  (1117 199)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1118 199)  (1118 199)  routing T_21_12.lc_trk_g3_2 <X> T_21_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1119 199)  (1119 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (1130 199)  (1130 199)  LC_3 Logic Functioning bit
 (42 7)  (1132 199)  (1132 199)  LC_3 Logic Functioning bit
 (51 7)  (1141 199)  (1141 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1104 200)  (1104 200)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (17 8)  (1107 200)  (1107 200)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1108 200)  (1108 200)  routing T_21_12.wire_logic_cluster/lc_1/out <X> T_21_12.lc_trk_g2_1
 (14 9)  (1104 201)  (1104 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (15 9)  (1105 201)  (1105 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (16 9)  (1106 201)  (1106 201)  routing T_21_12.sp4_h_r_40 <X> T_21_12.lc_trk_g2_0
 (17 9)  (1107 201)  (1107 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (8 10)  (1098 202)  (1098 202)  routing T_21_12.sp4_h_r_7 <X> T_21_12.sp4_h_l_42
 (12 10)  (1102 202)  (1102 202)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_h_l_45
 (14 10)  (1104 202)  (1104 202)  routing T_21_12.sp4_h_r_36 <X> T_21_12.lc_trk_g2_4
 (27 10)  (1117 202)  (1117 202)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1118 202)  (1118 202)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 202)  (1119 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 202)  (1120 202)  routing T_21_12.lc_trk_g3_5 <X> T_21_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 202)  (1121 202)  routing T_21_12.lc_trk_g0_4 <X> T_21_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 202)  (1122 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (1126 202)  (1126 202)  LC_5 Logic Functioning bit
 (38 10)  (1128 202)  (1128 202)  LC_5 Logic Functioning bit
 (51 10)  (1141 202)  (1141 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (1143 202)  (1143 202)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (13 11)  (1103 203)  (1103 203)  routing T_21_12.sp4_h_r_5 <X> T_21_12.sp4_h_l_45
 (15 11)  (1105 203)  (1105 203)  routing T_21_12.sp4_h_r_36 <X> T_21_12.lc_trk_g2_4
 (16 11)  (1106 203)  (1106 203)  routing T_21_12.sp4_h_r_36 <X> T_21_12.lc_trk_g2_4
 (17 11)  (1107 203)  (1107 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (1117 203)  (1117 203)  routing T_21_12.lc_trk_g1_0 <X> T_21_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 203)  (1119 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1126 203)  (1126 203)  LC_5 Logic Functioning bit
 (37 11)  (1127 203)  (1127 203)  LC_5 Logic Functioning bit
 (38 11)  (1128 203)  (1128 203)  LC_5 Logic Functioning bit
 (39 11)  (1129 203)  (1129 203)  LC_5 Logic Functioning bit
 (40 11)  (1130 203)  (1130 203)  LC_5 Logic Functioning bit
 (42 11)  (1132 203)  (1132 203)  LC_5 Logic Functioning bit
 (47 11)  (1137 203)  (1137 203)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (1138 203)  (1138 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 12)  (1111 204)  (1111 204)  routing T_21_12.sp4_h_r_43 <X> T_21_12.lc_trk_g3_3
 (22 12)  (1112 204)  (1112 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (1113 204)  (1113 204)  routing T_21_12.sp4_h_r_43 <X> T_21_12.lc_trk_g3_3
 (24 12)  (1114 204)  (1114 204)  routing T_21_12.sp4_h_r_43 <X> T_21_12.lc_trk_g3_3
 (29 12)  (1119 204)  (1119 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 204)  (1122 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (1126 204)  (1126 204)  LC_6 Logic Functioning bit
 (37 12)  (1127 204)  (1127 204)  LC_6 Logic Functioning bit
 (38 12)  (1128 204)  (1128 204)  LC_6 Logic Functioning bit
 (39 12)  (1129 204)  (1129 204)  LC_6 Logic Functioning bit
 (41 12)  (1131 204)  (1131 204)  LC_6 Logic Functioning bit
 (43 12)  (1133 204)  (1133 204)  LC_6 Logic Functioning bit
 (46 12)  (1136 204)  (1136 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (21 13)  (1111 205)  (1111 205)  routing T_21_12.sp4_h_r_43 <X> T_21_12.lc_trk_g3_3
 (22 13)  (1112 205)  (1112 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1115 205)  (1115 205)  routing T_21_12.sp4_r_v_b_42 <X> T_21_12.lc_trk_g3_2
 (26 13)  (1116 205)  (1116 205)  routing T_21_12.lc_trk_g0_2 <X> T_21_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 205)  (1119 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 205)  (1121 205)  routing T_21_12.lc_trk_g0_3 <X> T_21_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 205)  (1126 205)  LC_6 Logic Functioning bit
 (37 13)  (1127 205)  (1127 205)  LC_6 Logic Functioning bit
 (38 13)  (1128 205)  (1128 205)  LC_6 Logic Functioning bit
 (39 13)  (1129 205)  (1129 205)  LC_6 Logic Functioning bit
 (40 13)  (1130 205)  (1130 205)  LC_6 Logic Functioning bit
 (41 13)  (1131 205)  (1131 205)  LC_6 Logic Functioning bit
 (42 13)  (1132 205)  (1132 205)  LC_6 Logic Functioning bit
 (43 13)  (1133 205)  (1133 205)  LC_6 Logic Functioning bit
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (11 14)  (1101 206)  (1101 206)  routing T_21_12.sp4_v_b_8 <X> T_21_12.sp4_v_t_46
 (17 14)  (1107 206)  (1107 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (1091 207)  (1091 207)  routing T_21_12.lc_trk_g2_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (12 15)  (1102 207)  (1102 207)  routing T_21_12.sp4_v_b_8 <X> T_21_12.sp4_v_t_46
 (22 15)  (1112 207)  (1112 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (1113 207)  (1113 207)  routing T_21_12.sp4_h_r_30 <X> T_21_12.lc_trk_g3_6
 (24 15)  (1114 207)  (1114 207)  routing T_21_12.sp4_h_r_30 <X> T_21_12.lc_trk_g3_6
 (25 15)  (1115 207)  (1115 207)  routing T_21_12.sp4_h_r_30 <X> T_21_12.lc_trk_g3_6


LogicTile_22_12

 (6 0)  (1150 192)  (1150 192)  routing T_22_12.sp4_h_r_7 <X> T_22_12.sp4_v_b_0
 (17 0)  (1161 192)  (1161 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1162 192)  (1162 192)  routing T_22_12.wire_logic_cluster/lc_1/out <X> T_22_12.lc_trk_g0_1
 (21 0)  (1165 192)  (1165 192)  routing T_22_12.wire_logic_cluster/lc_3/out <X> T_22_12.lc_trk_g0_3
 (22 0)  (1166 192)  (1166 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1169 192)  (1169 192)  routing T_22_12.wire_logic_cluster/lc_2/out <X> T_22_12.lc_trk_g0_2
 (29 0)  (1173 192)  (1173 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1175 192)  (1175 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1176 192)  (1176 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (1178 192)  (1178 192)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (1180 192)  (1180 192)  LC_0 Logic Functioning bit
 (38 0)  (1182 192)  (1182 192)  LC_0 Logic Functioning bit
 (41 0)  (1185 192)  (1185 192)  LC_0 Logic Functioning bit
 (43 0)  (1187 192)  (1187 192)  LC_0 Logic Functioning bit
 (45 0)  (1189 192)  (1189 192)  LC_0 Logic Functioning bit
 (46 0)  (1190 192)  (1190 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (1191 192)  (1191 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1196 192)  (1196 192)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (11 1)  (1155 193)  (1155 193)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_h_r_2
 (13 1)  (1157 193)  (1157 193)  routing T_22_12.sp4_h_l_43 <X> T_22_12.sp4_h_r_2
 (22 1)  (1166 193)  (1166 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (28 1)  (1172 193)  (1172 193)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 193)  (1173 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1175 193)  (1175 193)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_0/in_3
 (36 1)  (1180 193)  (1180 193)  LC_0 Logic Functioning bit
 (38 1)  (1182 193)  (1182 193)  LC_0 Logic Functioning bit
 (45 1)  (1189 193)  (1189 193)  LC_0 Logic Functioning bit
 (53 1)  (1197 193)  (1197 193)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (2 2)  (1146 194)  (1146 194)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 194)  (1148 194)  routing T_22_12.sp4_h_r_6 <X> T_22_12.sp4_v_t_37
 (6 2)  (1150 194)  (1150 194)  routing T_22_12.sp4_h_r_6 <X> T_22_12.sp4_v_t_37
 (9 2)  (1153 194)  (1153 194)  routing T_22_12.sp4_v_b_1 <X> T_22_12.sp4_h_l_36
 (12 2)  (1156 194)  (1156 194)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_h_l_39
 (13 2)  (1157 194)  (1157 194)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_39
 (14 2)  (1158 194)  (1158 194)  routing T_22_12.wire_logic_cluster/lc_4/out <X> T_22_12.lc_trk_g0_4
 (15 2)  (1159 194)  (1159 194)  routing T_22_12.bot_op_5 <X> T_22_12.lc_trk_g0_5
 (17 2)  (1161 194)  (1161 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (1170 194)  (1170 194)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (1173 194)  (1173 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 194)  (1176 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 194)  (1177 194)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 194)  (1180 194)  LC_1 Logic Functioning bit
 (38 2)  (1182 194)  (1182 194)  LC_1 Logic Functioning bit
 (41 2)  (1185 194)  (1185 194)  LC_1 Logic Functioning bit
 (43 2)  (1187 194)  (1187 194)  LC_1 Logic Functioning bit
 (45 2)  (1189 194)  (1189 194)  LC_1 Logic Functioning bit
 (46 2)  (1190 194)  (1190 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (1191 194)  (1191 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (1195 194)  (1195 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (52 2)  (1196 194)  (1196 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (1144 195)  (1144 195)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (2 3)  (1146 195)  (1146 195)  routing T_22_12.lc_trk_g1_1 <X> T_22_12.wire_logic_cluster/lc_7/clk
 (5 3)  (1149 195)  (1149 195)  routing T_22_12.sp4_h_r_6 <X> T_22_12.sp4_v_t_37
 (17 3)  (1161 195)  (1161 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (1170 195)  (1170 195)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 195)  (1171 195)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 195)  (1173 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 195)  (1174 195)  routing T_22_12.lc_trk_g0_2 <X> T_22_12.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 195)  (1180 195)  LC_1 Logic Functioning bit
 (38 3)  (1182 195)  (1182 195)  LC_1 Logic Functioning bit
 (45 3)  (1189 195)  (1189 195)  LC_1 Logic Functioning bit
 (53 3)  (1197 195)  (1197 195)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (1159 196)  (1159 196)  routing T_22_12.sp4_h_l_4 <X> T_22_12.lc_trk_g1_1
 (16 4)  (1160 196)  (1160 196)  routing T_22_12.sp4_h_l_4 <X> T_22_12.lc_trk_g1_1
 (17 4)  (1161 196)  (1161 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (1162 196)  (1162 196)  routing T_22_12.sp4_h_l_4 <X> T_22_12.lc_trk_g1_1
 (29 4)  (1173 196)  (1173 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1175 196)  (1175 196)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1176 196)  (1176 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1178 196)  (1178 196)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1180 196)  (1180 196)  LC_2 Logic Functioning bit
 (38 4)  (1182 196)  (1182 196)  LC_2 Logic Functioning bit
 (41 4)  (1185 196)  (1185 196)  LC_2 Logic Functioning bit
 (43 4)  (1187 196)  (1187 196)  LC_2 Logic Functioning bit
 (45 4)  (1189 196)  (1189 196)  LC_2 Logic Functioning bit
 (46 4)  (1190 196)  (1190 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (1196 196)  (1196 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (53 4)  (1197 196)  (1197 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (1162 197)  (1162 197)  routing T_22_12.sp4_h_l_4 <X> T_22_12.lc_trk_g1_1
 (28 5)  (1172 197)  (1172 197)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 197)  (1173 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (1174 197)  (1174 197)  routing T_22_12.lc_trk_g0_3 <X> T_22_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (1175 197)  (1175 197)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1180 197)  (1180 197)  LC_2 Logic Functioning bit
 (38 5)  (1182 197)  (1182 197)  LC_2 Logic Functioning bit
 (45 5)  (1189 197)  (1189 197)  LC_2 Logic Functioning bit
 (25 6)  (1169 198)  (1169 198)  routing T_22_12.lft_op_6 <X> T_22_12.lc_trk_g1_6
 (26 6)  (1170 198)  (1170 198)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (1173 198)  (1173 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1174 198)  (1174 198)  routing T_22_12.lc_trk_g0_4 <X> T_22_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (1176 198)  (1176 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1177 198)  (1177 198)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1180 198)  (1180 198)  LC_3 Logic Functioning bit
 (38 6)  (1182 198)  (1182 198)  LC_3 Logic Functioning bit
 (41 6)  (1185 198)  (1185 198)  LC_3 Logic Functioning bit
 (43 6)  (1187 198)  (1187 198)  LC_3 Logic Functioning bit
 (45 6)  (1189 198)  (1189 198)  LC_3 Logic Functioning bit
 (47 6)  (1191 198)  (1191 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (4 7)  (1148 199)  (1148 199)  routing T_22_12.sp4_v_b_10 <X> T_22_12.sp4_h_l_38
 (22 7)  (1166 199)  (1166 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1168 199)  (1168 199)  routing T_22_12.lft_op_6 <X> T_22_12.lc_trk_g1_6
 (26 7)  (1170 199)  (1170 199)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (1171 199)  (1171 199)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1173 199)  (1173 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (1180 199)  (1180 199)  LC_3 Logic Functioning bit
 (38 7)  (1182 199)  (1182 199)  LC_3 Logic Functioning bit
 (45 7)  (1189 199)  (1189 199)  LC_3 Logic Functioning bit
 (46 7)  (1190 199)  (1190 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (25 8)  (1169 200)  (1169 200)  routing T_22_12.sp4_h_r_42 <X> T_22_12.lc_trk_g2_2
 (28 8)  (1172 200)  (1172 200)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 200)  (1173 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1174 200)  (1174 200)  routing T_22_12.lc_trk_g2_5 <X> T_22_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 200)  (1175 200)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 200)  (1176 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 200)  (1178 200)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 200)  (1180 200)  LC_4 Logic Functioning bit
 (38 8)  (1182 200)  (1182 200)  LC_4 Logic Functioning bit
 (41 8)  (1185 200)  (1185 200)  LC_4 Logic Functioning bit
 (43 8)  (1187 200)  (1187 200)  LC_4 Logic Functioning bit
 (45 8)  (1189 200)  (1189 200)  LC_4 Logic Functioning bit
 (51 8)  (1195 200)  (1195 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (53 8)  (1197 200)  (1197 200)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (14 9)  (1158 201)  (1158 201)  routing T_22_12.tnl_op_0 <X> T_22_12.lc_trk_g2_0
 (15 9)  (1159 201)  (1159 201)  routing T_22_12.tnl_op_0 <X> T_22_12.lc_trk_g2_0
 (17 9)  (1161 201)  (1161 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (1166 201)  (1166 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1167 201)  (1167 201)  routing T_22_12.sp4_h_r_42 <X> T_22_12.lc_trk_g2_2
 (24 9)  (1168 201)  (1168 201)  routing T_22_12.sp4_h_r_42 <X> T_22_12.lc_trk_g2_2
 (25 9)  (1169 201)  (1169 201)  routing T_22_12.sp4_h_r_42 <X> T_22_12.lc_trk_g2_2
 (28 9)  (1172 201)  (1172 201)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 201)  (1173 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (1175 201)  (1175 201)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1180 201)  (1180 201)  LC_4 Logic Functioning bit
 (38 9)  (1182 201)  (1182 201)  LC_4 Logic Functioning bit
 (45 9)  (1189 201)  (1189 201)  LC_4 Logic Functioning bit
 (47 9)  (1191 201)  (1191 201)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (3 10)  (1147 202)  (1147 202)  routing T_22_12.sp12_h_r_1 <X> T_22_12.sp12_h_l_22
 (11 10)  (1155 202)  (1155 202)  routing T_22_12.sp4_h_l_38 <X> T_22_12.sp4_v_t_45
 (14 10)  (1158 202)  (1158 202)  routing T_22_12.sp4_h_r_44 <X> T_22_12.lc_trk_g2_4
 (17 10)  (1161 202)  (1161 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1162 202)  (1162 202)  routing T_22_12.wire_logic_cluster/lc_5/out <X> T_22_12.lc_trk_g2_5
 (25 10)  (1169 202)  (1169 202)  routing T_22_12.wire_logic_cluster/lc_6/out <X> T_22_12.lc_trk_g2_6
 (26 10)  (1170 202)  (1170 202)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (28 10)  (1172 202)  (1172 202)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1173 202)  (1173 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1174 202)  (1174 202)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 202)  (1176 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 202)  (1177 202)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 202)  (1180 202)  LC_5 Logic Functioning bit
 (38 10)  (1182 202)  (1182 202)  LC_5 Logic Functioning bit
 (41 10)  (1185 202)  (1185 202)  LC_5 Logic Functioning bit
 (43 10)  (1187 202)  (1187 202)  LC_5 Logic Functioning bit
 (45 10)  (1189 202)  (1189 202)  LC_5 Logic Functioning bit
 (52 10)  (1196 202)  (1196 202)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (3 11)  (1147 203)  (1147 203)  routing T_22_12.sp12_h_r_1 <X> T_22_12.sp12_h_l_22
 (14 11)  (1158 203)  (1158 203)  routing T_22_12.sp4_h_r_44 <X> T_22_12.lc_trk_g2_4
 (15 11)  (1159 203)  (1159 203)  routing T_22_12.sp4_h_r_44 <X> T_22_12.lc_trk_g2_4
 (16 11)  (1160 203)  (1160 203)  routing T_22_12.sp4_h_r_44 <X> T_22_12.lc_trk_g2_4
 (17 11)  (1161 203)  (1161 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1166 203)  (1166 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (1170 203)  (1170 203)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1171 203)  (1171 203)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 203)  (1173 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1174 203)  (1174 203)  routing T_22_12.lc_trk_g2_6 <X> T_22_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (1180 203)  (1180 203)  LC_5 Logic Functioning bit
 (38 11)  (1182 203)  (1182 203)  LC_5 Logic Functioning bit
 (45 11)  (1189 203)  (1189 203)  LC_5 Logic Functioning bit
 (48 11)  (1192 203)  (1192 203)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (1197 203)  (1197 203)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (1159 204)  (1159 204)  routing T_22_12.sp4_h_r_33 <X> T_22_12.lc_trk_g3_1
 (16 12)  (1160 204)  (1160 204)  routing T_22_12.sp4_h_r_33 <X> T_22_12.lc_trk_g3_1
 (17 12)  (1161 204)  (1161 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1162 204)  (1162 204)  routing T_22_12.sp4_h_r_33 <X> T_22_12.lc_trk_g3_1
 (25 12)  (1169 204)  (1169 204)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g3_2
 (27 12)  (1171 204)  (1171 204)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 204)  (1173 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1174 204)  (1174 204)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1175 204)  (1175 204)  routing T_22_12.lc_trk_g0_5 <X> T_22_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1176 204)  (1176 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 204)  (1180 204)  LC_6 Logic Functioning bit
 (38 12)  (1182 204)  (1182 204)  LC_6 Logic Functioning bit
 (45 12)  (1189 204)  (1189 204)  LC_6 Logic Functioning bit
 (48 12)  (1192 204)  (1192 204)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (52 12)  (1196 204)  (1196 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1166 205)  (1166 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1167 205)  (1167 205)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g3_2
 (24 13)  (1168 205)  (1168 205)  routing T_22_12.sp4_h_r_34 <X> T_22_12.lc_trk_g3_2
 (28 13)  (1172 205)  (1172 205)  routing T_22_12.lc_trk_g2_0 <X> T_22_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 205)  (1173 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 205)  (1174 205)  routing T_22_12.lc_trk_g1_6 <X> T_22_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (1180 205)  (1180 205)  LC_6 Logic Functioning bit
 (37 13)  (1181 205)  (1181 205)  LC_6 Logic Functioning bit
 (38 13)  (1182 205)  (1182 205)  LC_6 Logic Functioning bit
 (39 13)  (1183 205)  (1183 205)  LC_6 Logic Functioning bit
 (45 13)  (1189 205)  (1189 205)  LC_6 Logic Functioning bit
 (48 13)  (1192 205)  (1192 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (1196 205)  (1196 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (1144 206)  (1144 206)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1145 206)  (1145 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1152 206)  (1152 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (9 14)  (1153 206)  (1153 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (10 14)  (1154 206)  (1154 206)  routing T_22_12.sp4_v_t_41 <X> T_22_12.sp4_h_l_47
 (27 14)  (1171 206)  (1171 206)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (1172 206)  (1172 206)  routing T_22_12.lc_trk_g3_1 <X> T_22_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 206)  (1173 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 206)  (1176 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1177 206)  (1177 206)  routing T_22_12.lc_trk_g2_2 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1180 206)  (1180 206)  LC_7 Logic Functioning bit
 (38 14)  (1182 206)  (1182 206)  LC_7 Logic Functioning bit
 (41 14)  (1185 206)  (1185 206)  LC_7 Logic Functioning bit
 (43 14)  (1187 206)  (1187 206)  LC_7 Logic Functioning bit
 (47 14)  (1191 206)  (1191 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (1145 207)  (1145 207)  routing T_22_12.lc_trk_g2_4 <X> T_22_12.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 207)  (1148 207)  routing T_22_12.sp4_h_r_1 <X> T_22_12.sp4_h_l_44
 (6 15)  (1150 207)  (1150 207)  routing T_22_12.sp4_h_r_1 <X> T_22_12.sp4_h_l_44
 (9 15)  (1153 207)  (1153 207)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_47
 (10 15)  (1154 207)  (1154 207)  routing T_22_12.sp4_v_b_2 <X> T_22_12.sp4_v_t_47
 (26 15)  (1170 207)  (1170 207)  routing T_22_12.lc_trk_g3_2 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1171 207)  (1171 207)  routing T_22_12.lc_trk_g3_2 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 207)  (1172 207)  routing T_22_12.lc_trk_g3_2 <X> T_22_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 207)  (1173 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1175 207)  (1175 207)  routing T_22_12.lc_trk_g2_2 <X> T_22_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (1181 207)  (1181 207)  LC_7 Logic Functioning bit
 (39 15)  (1183 207)  (1183 207)  LC_7 Logic Functioning bit
 (41 15)  (1185 207)  (1185 207)  LC_7 Logic Functioning bit
 (43 15)  (1187 207)  (1187 207)  LC_7 Logic Functioning bit


LogicTile_23_12

 (2 0)  (1200 192)  (1200 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (0 2)  (1198 194)  (1198 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 194)  (1199 194)  routing T_23_12.glb_netwk_6 <X> T_23_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 194)  (1200 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (1220 194)  (1220 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (1224 194)  (1224 194)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 194)  (1225 194)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 194)  (1227 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 194)  (1231 194)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 194)  (1232 194)  routing T_23_12.lc_trk_g3_1 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 194)  (1234 194)  LC_1 Logic Functioning bit
 (37 2)  (1235 194)  (1235 194)  LC_1 Logic Functioning bit
 (38 2)  (1236 194)  (1236 194)  LC_1 Logic Functioning bit
 (39 2)  (1237 194)  (1237 194)  LC_1 Logic Functioning bit
 (41 2)  (1239 194)  (1239 194)  LC_1 Logic Functioning bit
 (43 2)  (1241 194)  (1241 194)  LC_1 Logic Functioning bit
 (46 2)  (1244 194)  (1244 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (1219 195)  (1219 195)  routing T_23_12.sp4_r_v_b_31 <X> T_23_12.lc_trk_g0_7
 (26 3)  (1224 195)  (1224 195)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 195)  (1225 195)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 195)  (1227 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 195)  (1228 195)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 195)  (1235 195)  LC_1 Logic Functioning bit
 (39 3)  (1237 195)  (1237 195)  LC_1 Logic Functioning bit
 (9 4)  (1207 196)  (1207 196)  routing T_23_12.sp4_h_l_36 <X> T_23_12.sp4_h_r_4
 (10 4)  (1208 196)  (1208 196)  routing T_23_12.sp4_h_l_36 <X> T_23_12.sp4_h_r_4
 (14 4)  (1212 196)  (1212 196)  routing T_23_12.bnr_op_0 <X> T_23_12.lc_trk_g1_0
 (22 4)  (1220 196)  (1220 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1222 196)  (1222 196)  routing T_23_12.top_op_3 <X> T_23_12.lc_trk_g1_3
 (28 4)  (1226 196)  (1226 196)  routing T_23_12.lc_trk_g2_1 <X> T_23_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 196)  (1227 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 196)  (1230 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 196)  (1232 196)  routing T_23_12.lc_trk_g1_0 <X> T_23_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 196)  (1234 196)  LC_2 Logic Functioning bit
 (38 4)  (1236 196)  (1236 196)  LC_2 Logic Functioning bit
 (39 4)  (1237 196)  (1237 196)  LC_2 Logic Functioning bit
 (43 4)  (1241 196)  (1241 196)  LC_2 Logic Functioning bit
 (50 4)  (1248 196)  (1248 196)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (1212 197)  (1212 197)  routing T_23_12.bnr_op_0 <X> T_23_12.lc_trk_g1_0
 (17 5)  (1215 197)  (1215 197)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (1219 197)  (1219 197)  routing T_23_12.top_op_3 <X> T_23_12.lc_trk_g1_3
 (36 5)  (1234 197)  (1234 197)  LC_2 Logic Functioning bit
 (38 5)  (1236 197)  (1236 197)  LC_2 Logic Functioning bit
 (39 5)  (1237 197)  (1237 197)  LC_2 Logic Functioning bit
 (43 5)  (1241 197)  (1241 197)  LC_2 Logic Functioning bit
 (21 6)  (1219 198)  (1219 198)  routing T_23_12.sp4_h_l_2 <X> T_23_12.lc_trk_g1_7
 (22 6)  (1220 198)  (1220 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (1221 198)  (1221 198)  routing T_23_12.sp4_h_l_2 <X> T_23_12.lc_trk_g1_7
 (24 6)  (1222 198)  (1222 198)  routing T_23_12.sp4_h_l_2 <X> T_23_12.lc_trk_g1_7
 (32 6)  (1230 198)  (1230 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 198)  (1232 198)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 198)  (1234 198)  LC_3 Logic Functioning bit
 (37 6)  (1235 198)  (1235 198)  LC_3 Logic Functioning bit
 (50 6)  (1248 198)  (1248 198)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (1220 199)  (1220 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (1221 199)  (1221 199)  routing T_23_12.sp4_v_b_22 <X> T_23_12.lc_trk_g1_6
 (24 7)  (1222 199)  (1222 199)  routing T_23_12.sp4_v_b_22 <X> T_23_12.lc_trk_g1_6
 (31 7)  (1229 199)  (1229 199)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 199)  (1234 199)  LC_3 Logic Functioning bit
 (37 7)  (1235 199)  (1235 199)  LC_3 Logic Functioning bit
 (53 7)  (1251 199)  (1251 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (1215 200)  (1215 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (25 8)  (1223 200)  (1223 200)  routing T_23_12.wire_logic_cluster/lc_2/out <X> T_23_12.lc_trk_g2_2
 (31 8)  (1229 200)  (1229 200)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 200)  (1230 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 200)  (1232 200)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 200)  (1234 200)  LC_4 Logic Functioning bit
 (38 8)  (1236 200)  (1236 200)  LC_4 Logic Functioning bit
 (52 8)  (1250 200)  (1250 200)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1220 201)  (1220 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1224 201)  (1224 201)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 201)  (1225 201)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 201)  (1227 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1229 201)  (1229 201)  routing T_23_12.lc_trk_g1_6 <X> T_23_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 201)  (1235 201)  LC_4 Logic Functioning bit
 (39 9)  (1237 201)  (1237 201)  LC_4 Logic Functioning bit
 (26 10)  (1224 202)  (1224 202)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (1225 202)  (1225 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (1226 202)  (1226 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 202)  (1227 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 202)  (1228 202)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (1229 202)  (1229 202)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 202)  (1230 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 202)  (1232 202)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1233 202)  (1233 202)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.input_2_5
 (36 10)  (1234 202)  (1234 202)  LC_5 Logic Functioning bit
 (41 10)  (1239 202)  (1239 202)  LC_5 Logic Functioning bit
 (43 10)  (1241 202)  (1241 202)  LC_5 Logic Functioning bit
 (45 10)  (1243 202)  (1243 202)  LC_5 Logic Functioning bit
 (46 10)  (1244 202)  (1244 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (26 11)  (1224 203)  (1224 203)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1225 203)  (1225 203)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1226 203)  (1226 203)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 203)  (1227 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 203)  (1229 203)  routing T_23_12.lc_trk_g1_7 <X> T_23_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1230 203)  (1230 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (1233 203)  (1233 203)  routing T_23_12.lc_trk_g0_7 <X> T_23_12.input_2_5
 (36 11)  (1234 203)  (1234 203)  LC_5 Logic Functioning bit
 (37 11)  (1235 203)  (1235 203)  LC_5 Logic Functioning bit
 (38 11)  (1236 203)  (1236 203)  LC_5 Logic Functioning bit
 (41 11)  (1239 203)  (1239 203)  LC_5 Logic Functioning bit
 (43 11)  (1241 203)  (1241 203)  LC_5 Logic Functioning bit
 (6 12)  (1204 204)  (1204 204)  routing T_23_12.sp4_v_t_43 <X> T_23_12.sp4_v_b_9
 (11 12)  (1209 204)  (1209 204)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_v_b_11
 (13 12)  (1211 204)  (1211 204)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_v_b_11
 (17 12)  (1215 204)  (1215 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1216 204)  (1216 204)  routing T_23_12.wire_logic_cluster/lc_1/out <X> T_23_12.lc_trk_g3_1
 (5 13)  (1203 205)  (1203 205)  routing T_23_12.sp4_v_t_43 <X> T_23_12.sp4_v_b_9
 (5 14)  (1203 206)  (1203 206)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_h_l_44
 (17 14)  (1215 206)  (1215 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1216 206)  (1216 206)  routing T_23_12.wire_logic_cluster/lc_5/out <X> T_23_12.lc_trk_g3_5
 (25 14)  (1223 206)  (1223 206)  routing T_23_12.sp4_h_r_46 <X> T_23_12.lc_trk_g3_6
 (27 14)  (1225 206)  (1225 206)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 206)  (1227 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 206)  (1230 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 206)  (1231 206)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (41 14)  (1239 206)  (1239 206)  LC_7 Logic Functioning bit
 (43 14)  (1241 206)  (1241 206)  LC_7 Logic Functioning bit
 (4 15)  (1202 207)  (1202 207)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_h_l_44
 (6 15)  (1204 207)  (1204 207)  routing T_23_12.sp4_v_t_38 <X> T_23_12.sp4_h_l_44
 (22 15)  (1220 207)  (1220 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 207)  (1221 207)  routing T_23_12.sp4_h_r_46 <X> T_23_12.lc_trk_g3_6
 (24 15)  (1222 207)  (1222 207)  routing T_23_12.sp4_h_r_46 <X> T_23_12.lc_trk_g3_6
 (25 15)  (1223 207)  (1223 207)  routing T_23_12.sp4_h_r_46 <X> T_23_12.lc_trk_g3_6
 (30 15)  (1228 207)  (1228 207)  routing T_23_12.lc_trk_g1_3 <X> T_23_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 207)  (1229 207)  routing T_23_12.lc_trk_g2_2 <X> T_23_12.wire_logic_cluster/lc_7/in_3
 (41 15)  (1239 207)  (1239 207)  LC_7 Logic Functioning bit
 (43 15)  (1241 207)  (1241 207)  LC_7 Logic Functioning bit
 (53 15)  (1251 207)  (1251 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_24_12

 (14 0)  (1266 192)  (1266 192)  routing T_24_12.sp4_v_b_0 <X> T_24_12.lc_trk_g0_0
 (15 0)  (1267 192)  (1267 192)  routing T_24_12.sp4_h_l_4 <X> T_24_12.lc_trk_g0_1
 (16 0)  (1268 192)  (1268 192)  routing T_24_12.sp4_h_l_4 <X> T_24_12.lc_trk_g0_1
 (17 0)  (1269 192)  (1269 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (1270 192)  (1270 192)  routing T_24_12.sp4_h_l_4 <X> T_24_12.lc_trk_g0_1
 (16 1)  (1268 193)  (1268 193)  routing T_24_12.sp4_v_b_0 <X> T_24_12.lc_trk_g0_0
 (17 1)  (1269 193)  (1269 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (1270 193)  (1270 193)  routing T_24_12.sp4_h_l_4 <X> T_24_12.lc_trk_g0_1
 (0 2)  (1252 194)  (1252 194)  routing T_24_12.glb_netwk_6 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 194)  (1253 194)  routing T_24_12.glb_netwk_6 <X> T_24_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 194)  (1254 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1256 194)  (1256 194)  routing T_24_12.sp4_v_b_0 <X> T_24_12.sp4_v_t_37
 (4 5)  (1256 197)  (1256 197)  routing T_24_12.sp4_v_t_47 <X> T_24_12.sp4_h_r_3
 (5 6)  (1257 198)  (1257 198)  routing T_24_12.sp4_v_t_44 <X> T_24_12.sp4_h_l_38
 (12 6)  (1264 198)  (1264 198)  routing T_24_12.sp4_v_b_5 <X> T_24_12.sp4_h_l_40
 (21 6)  (1273 198)  (1273 198)  routing T_24_12.wire_logic_cluster/lc_7/out <X> T_24_12.lc_trk_g1_7
 (22 6)  (1274 198)  (1274 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (4 7)  (1256 199)  (1256 199)  routing T_24_12.sp4_v_t_44 <X> T_24_12.sp4_h_l_38
 (6 7)  (1258 199)  (1258 199)  routing T_24_12.sp4_v_t_44 <X> T_24_12.sp4_h_l_38
 (22 8)  (1274 200)  (1274 200)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1276 200)  (1276 200)  routing T_24_12.tnl_op_3 <X> T_24_12.lc_trk_g2_3
 (26 8)  (1278 200)  (1278 200)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (32 8)  (1284 200)  (1284 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 200)  (1285 200)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 200)  (1289 200)  LC_4 Logic Functioning bit
 (39 8)  (1291 200)  (1291 200)  LC_4 Logic Functioning bit
 (21 9)  (1273 201)  (1273 201)  routing T_24_12.tnl_op_3 <X> T_24_12.lc_trk_g2_3
 (28 9)  (1280 201)  (1280 201)  routing T_24_12.lc_trk_g2_4 <X> T_24_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 201)  (1281 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 201)  (1283 201)  routing T_24_12.lc_trk_g2_3 <X> T_24_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1288 201)  (1288 201)  LC_4 Logic Functioning bit
 (38 9)  (1290 201)  (1290 201)  LC_4 Logic Functioning bit
 (3 10)  (1255 202)  (1255 202)  routing T_24_12.sp12_v_t_22 <X> T_24_12.sp12_h_l_22
 (17 11)  (1269 203)  (1269 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (16 12)  (1268 204)  (1268 204)  routing T_24_12.sp4_v_b_33 <X> T_24_12.lc_trk_g3_1
 (17 12)  (1269 204)  (1269 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1270 204)  (1270 204)  routing T_24_12.sp4_v_b_33 <X> T_24_12.lc_trk_g3_1
 (27 12)  (1279 204)  (1279 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (1280 204)  (1280 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 204)  (1281 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 204)  (1282 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 204)  (1284 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 204)  (1285 204)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 204)  (1286 204)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 204)  (1288 204)  LC_6 Logic Functioning bit
 (41 12)  (1293 204)  (1293 204)  LC_6 Logic Functioning bit
 (43 12)  (1295 204)  (1295 204)  LC_6 Logic Functioning bit
 (45 12)  (1297 204)  (1297 204)  LC_6 Logic Functioning bit
 (18 13)  (1270 205)  (1270 205)  routing T_24_12.sp4_v_b_33 <X> T_24_12.lc_trk_g3_1
 (22 13)  (1274 205)  (1274 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 205)  (1275 205)  routing T_24_12.sp4_h_l_15 <X> T_24_12.lc_trk_g3_2
 (24 13)  (1276 205)  (1276 205)  routing T_24_12.sp4_h_l_15 <X> T_24_12.lc_trk_g3_2
 (25 13)  (1277 205)  (1277 205)  routing T_24_12.sp4_h_l_15 <X> T_24_12.lc_trk_g3_2
 (29 13)  (1281 205)  (1281 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 205)  (1282 205)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 205)  (1283 205)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 205)  (1284 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1285 205)  (1285 205)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.input_2_6
 (34 13)  (1286 205)  (1286 205)  routing T_24_12.lc_trk_g3_1 <X> T_24_12.input_2_6
 (36 13)  (1288 205)  (1288 205)  LC_6 Logic Functioning bit
 (37 13)  (1289 205)  (1289 205)  LC_6 Logic Functioning bit
 (38 13)  (1290 205)  (1290 205)  LC_6 Logic Functioning bit
 (41 13)  (1293 205)  (1293 205)  LC_6 Logic Functioning bit
 (43 13)  (1295 205)  (1295 205)  LC_6 Logic Functioning bit
 (51 13)  (1303 205)  (1303 205)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (1277 206)  (1277 206)  routing T_24_12.wire_logic_cluster/lc_6/out <X> T_24_12.lc_trk_g3_6
 (29 14)  (1281 206)  (1281 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 206)  (1283 206)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 206)  (1284 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 206)  (1286 206)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 206)  (1288 206)  LC_7 Logic Functioning bit
 (37 14)  (1289 206)  (1289 206)  LC_7 Logic Functioning bit
 (39 14)  (1291 206)  (1291 206)  LC_7 Logic Functioning bit
 (43 14)  (1295 206)  (1295 206)  LC_7 Logic Functioning bit
 (45 14)  (1297 206)  (1297 206)  LC_7 Logic Functioning bit
 (53 14)  (1305 206)  (1305 206)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (22 15)  (1274 207)  (1274 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (1278 207)  (1278 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 207)  (1279 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 207)  (1280 207)  routing T_24_12.lc_trk_g3_2 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 207)  (1281 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 207)  (1283 207)  routing T_24_12.lc_trk_g1_7 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 207)  (1284 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (1288 207)  (1288 207)  LC_7 Logic Functioning bit
 (37 15)  (1289 207)  (1289 207)  LC_7 Logic Functioning bit
 (38 15)  (1290 207)  (1290 207)  LC_7 Logic Functioning bit
 (39 15)  (1291 207)  (1291 207)  LC_7 Logic Functioning bit


RAM_Tile_25_12

 (0 0)  (1306 192)  (1306 192)  Negative Clock bit

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (25 2)  (1331 194)  (1331 194)  routing T_25_12.sp4_h_l_3 <X> T_25_12.lc_trk_g0_6
 (29 2)  (1335 194)  (1335 194)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_6
 (30 2)  (1336 194)  (1336 194)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.wire_bram/ram/WDATA_6
 (37 2)  (1343 194)  (1343 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_6 sp12_h_r_10
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (1318 195)  (1318 195)  routing T_25_12.sp4_h_l_39 <X> T_25_12.sp4_v_t_39
 (14 3)  (1320 195)  (1320 195)  routing T_25_12.sp4_r_v_b_28 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (1328 195)  (1328 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 195)  (1329 195)  routing T_25_12.sp4_h_l_3 <X> T_25_12.lc_trk_g0_6
 (24 3)  (1330 195)  (1330 195)  routing T_25_12.sp4_h_l_3 <X> T_25_12.lc_trk_g0_6
 (30 3)  (1336 195)  (1336 195)  routing T_25_12.lc_trk_g0_6 <X> T_25_12.wire_bram/ram/WDATA_6
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (28 6)  (1334 198)  (1334 198)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.wire_bram/ram/WDATA_4
 (29 6)  (1335 198)  (1335 198)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_6 wire_bram/ram/WDATA_4
 (30 6)  (1336 198)  (1336 198)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.wire_bram/ram/WDATA_4
 (40 6)  (1346 198)  (1346 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_bram/ram/RDATA_4 sp4_r_v_b_23
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (30 7)  (1336 199)  (1336 199)  routing T_25_12.lc_trk_g2_6 <X> T_25_12.wire_bram/ram/WDATA_4
 (4 8)  (1310 200)  (1310 200)  routing T_25_12.sp4_v_t_47 <X> T_25_12.sp4_v_b_6
 (6 8)  (1312 200)  (1312 200)  routing T_25_12.sp4_v_t_47 <X> T_25_12.sp4_v_b_6
 (8 9)  (1314 201)  (1314 201)  routing T_25_12.sp4_h_l_36 <X> T_25_12.sp4_v_b_7
 (9 9)  (1315 201)  (1315 201)  routing T_25_12.sp4_h_l_36 <X> T_25_12.sp4_v_b_7
 (10 9)  (1316 201)  (1316 201)  routing T_25_12.sp4_h_l_36 <X> T_25_12.sp4_v_b_7
 (22 9)  (1328 201)  (1328 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1331 201)  (1331 201)  routing T_25_12.sp4_r_v_b_34 <X> T_25_12.lc_trk_g2_2
 (4 10)  (1310 202)  (1310 202)  routing T_25_12.sp4_v_b_10 <X> T_25_12.sp4_v_t_43
 (6 10)  (1312 202)  (1312 202)  routing T_25_12.sp4_v_b_10 <X> T_25_12.sp4_v_t_43
 (28 10)  (1334 202)  (1334 202)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WDATA_2
 (29 10)  (1335 202)  (1335 202)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (22 11)  (1328 203)  (1328 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (1336 203)  (1336 203)  routing T_25_12.lc_trk_g2_2 <X> T_25_12.wire_bram/ram/WDATA_2
 (38 11)  (1344 203)  (1344 203)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (5 12)  (1311 204)  (1311 204)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_h_r_9
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (1330 204)  (1330 204)  routing T_25_12.tnl_op_3 <X> T_25_12.lc_trk_g3_3
 (21 13)  (1327 205)  (1327 205)  routing T_25_12.tnl_op_3 <X> T_25_12.lc_trk_g3_3
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (27 14)  (1333 206)  (1333 206)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WDATA_0
 (28 14)  (1334 206)  (1334 206)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WDATA_0
 (29 14)  (1335 206)  (1335 206)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_0
 (37 14)  (1343 206)  (1343 206)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_0 sp12_h_l_5
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE
 (30 15)  (1336 207)  (1336 207)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WDATA_0


LogicTile_26_12

 (8 2)  (1356 194)  (1356 194)  routing T_26_12.sp4_v_t_42 <X> T_26_12.sp4_h_l_36
 (9 2)  (1357 194)  (1357 194)  routing T_26_12.sp4_v_t_42 <X> T_26_12.sp4_h_l_36
 (10 2)  (1358 194)  (1358 194)  routing T_26_12.sp4_v_t_42 <X> T_26_12.sp4_h_l_36
 (4 4)  (1352 196)  (1352 196)  routing T_26_12.sp4_v_t_38 <X> T_26_12.sp4_v_b_3
 (12 7)  (1360 199)  (1360 199)  routing T_26_12.sp4_h_l_40 <X> T_26_12.sp4_v_t_40


LogicTile_28_12

 (19 0)  (1475 192)  (1475 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_29_12

 (5 0)  (1515 192)  (1515 192)  routing T_29_12.sp4_h_l_44 <X> T_29_12.sp4_h_r_0
 (4 1)  (1514 193)  (1514 193)  routing T_29_12.sp4_h_l_44 <X> T_29_12.sp4_h_r_0


IO_Tile_33_12

 (13 7)  (1739 199)  (1739 199)  routing T_33_12.span4_horz_37 <X> T_33_12.span4_vert_b_2


RAM_Tile_8_11

 (7 1)  (403 177)  (403 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (396 178)  (396 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (1 2)  (397 178)  (397 178)  routing T_8_11.glb_netwk_6 <X> T_8_11.wire_bram/ram/RCLK
 (2 2)  (398 178)  (398 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (28 2)  (424 178)  (424 178)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_14
 (29 2)  (425 178)  (425 178)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g2_6 wire_bram/ram/WDATA_14
 (30 2)  (426 178)  (426 178)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_14
 (30 3)  (426 179)  (426 179)  routing T_8_11.lc_trk_g2_6 <X> T_8_11.wire_bram/ram/WDATA_14
 (37 3)  (433 179)  (433 179)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_14 sp4_h_r_18
 (13 6)  (409 182)  (409 182)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_t_40
 (15 6)  (411 182)  (411 182)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g1_5
 (16 6)  (412 182)  (412 182)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g1_5
 (17 6)  (413 182)  (413 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (423 182)  (423 182)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_12
 (28 6)  (424 182)  (424 182)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_12
 (29 6)  (425 182)  (425 182)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_3 wire_bram/ram/WDATA_12
 (12 7)  (408 183)  (408 183)  routing T_8_11.sp4_h_r_5 <X> T_8_11.sp4_v_t_40
 (18 7)  (414 183)  (414 183)  routing T_8_11.sp4_h_r_5 <X> T_8_11.lc_trk_g1_5
 (30 7)  (426 183)  (426 183)  routing T_8_11.lc_trk_g3_3 <X> T_8_11.wire_bram/ram/WDATA_12
 (37 7)  (433 183)  (433 183)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (22 9)  (418 185)  (418 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (419 185)  (419 185)  routing T_8_11.sp4_h_l_15 <X> T_8_11.lc_trk_g2_2
 (24 9)  (420 185)  (420 185)  routing T_8_11.sp4_h_l_15 <X> T_8_11.lc_trk_g2_2
 (25 9)  (421 185)  (421 185)  routing T_8_11.sp4_h_l_15 <X> T_8_11.lc_trk_g2_2
 (13 10)  (409 186)  (409 186)  routing T_8_11.sp4_h_r_8 <X> T_8_11.sp4_v_t_45
 (28 10)  (424 186)  (424 186)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.wire_bram/ram/WDATA_10
 (29 10)  (425 186)  (425 186)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (37 10)  (433 186)  (433 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (12 11)  (408 187)  (408 187)  routing T_8_11.sp4_h_r_8 <X> T_8_11.sp4_v_t_45
 (22 11)  (418 187)  (418 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (421 187)  (421 187)  routing T_8_11.sp4_r_v_b_38 <X> T_8_11.lc_trk_g2_6
 (30 11)  (426 187)  (426 187)  routing T_8_11.lc_trk_g2_2 <X> T_8_11.wire_bram/ram/WDATA_10
 (21 12)  (417 188)  (417 188)  routing T_8_11.rgt_op_3 <X> T_8_11.lc_trk_g3_3
 (22 12)  (418 188)  (418 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (420 188)  (420 188)  routing T_8_11.rgt_op_3 <X> T_8_11.lc_trk_g3_3
 (1 14)  (397 190)  (397 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (21 14)  (417 190)  (417 190)  routing T_8_11.sp4_h_r_47 <X> T_8_11.lc_trk_g3_7
 (22 14)  (418 190)  (418 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_47 lc_trk_g3_7
 (23 14)  (419 190)  (419 190)  routing T_8_11.sp4_h_r_47 <X> T_8_11.lc_trk_g3_7
 (24 14)  (420 190)  (420 190)  routing T_8_11.sp4_h_r_47 <X> T_8_11.lc_trk_g3_7
 (27 14)  (423 190)  (423 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_bram/ram/WDATA_8
 (28 14)  (424 190)  (424 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_bram/ram/WDATA_8
 (29 14)  (425 190)  (425 190)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_7 wire_bram/ram/WDATA_8
 (30 14)  (426 190)  (426 190)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_bram/ram/WDATA_8
 (0 15)  (396 191)  (396 191)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_bram/ram/RE
 (1 15)  (397 191)  (397 191)  routing T_8_11.lc_trk_g1_5 <X> T_8_11.wire_bram/ram/RE
 (21 15)  (417 191)  (417 191)  routing T_8_11.sp4_h_r_47 <X> T_8_11.lc_trk_g3_7
 (30 15)  (426 191)  (426 191)  routing T_8_11.lc_trk_g3_7 <X> T_8_11.wire_bram/ram/WDATA_8


LogicTile_9_11

 (9 0)  (447 176)  (447 176)  routing T_9_11.sp4_v_t_36 <X> T_9_11.sp4_h_r_1
 (22 0)  (460 176)  (460 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (463 176)  (463 176)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (21 1)  (459 177)  (459 177)  routing T_9_11.sp4_r_v_b_32 <X> T_9_11.lc_trk_g0_3
 (22 1)  (460 177)  (460 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 177)  (461 177)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (24 1)  (462 177)  (462 177)  routing T_9_11.sp4_h_r_10 <X> T_9_11.lc_trk_g0_2
 (0 2)  (438 178)  (438 178)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (1 2)  (439 178)  (439 178)  routing T_9_11.glb_netwk_6 <X> T_9_11.wire_logic_cluster/lc_7/clk
 (2 2)  (440 178)  (440 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (460 179)  (460 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (461 179)  (461 179)  routing T_9_11.sp4_v_b_22 <X> T_9_11.lc_trk_g0_6
 (24 3)  (462 179)  (462 179)  routing T_9_11.sp4_v_b_22 <X> T_9_11.lc_trk_g0_6
 (15 4)  (453 180)  (453 180)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (16 4)  (454 180)  (454 180)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (17 4)  (455 180)  (455 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 180)  (459 180)  routing T_9_11.wire_logic_cluster/lc_3/out <X> T_9_11.lc_trk_g1_3
 (22 4)  (460 180)  (460 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (452 181)  (452 181)  routing T_9_11.sp4_r_v_b_24 <X> T_9_11.lc_trk_g1_0
 (17 5)  (455 181)  (455 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (456 181)  (456 181)  routing T_9_11.sp4_h_r_1 <X> T_9_11.lc_trk_g1_1
 (21 6)  (459 182)  (459 182)  routing T_9_11.lft_op_7 <X> T_9_11.lc_trk_g1_7
 (22 6)  (460 182)  (460 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (462 182)  (462 182)  routing T_9_11.lft_op_7 <X> T_9_11.lc_trk_g1_7
 (29 6)  (467 182)  (467 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 182)  (468 182)  routing T_9_11.lc_trk_g0_6 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 182)  (470 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 182)  (472 182)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 182)  (474 182)  LC_3 Logic Functioning bit
 (37 6)  (475 182)  (475 182)  LC_3 Logic Functioning bit
 (38 6)  (476 182)  (476 182)  LC_3 Logic Functioning bit
 (39 6)  (477 182)  (477 182)  LC_3 Logic Functioning bit
 (43 6)  (481 182)  (481 182)  LC_3 Logic Functioning bit
 (45 6)  (483 182)  (483 182)  LC_3 Logic Functioning bit
 (27 7)  (465 183)  (465 183)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 183)  (466 183)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 183)  (467 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 183)  (468 183)  routing T_9_11.lc_trk_g0_6 <X> T_9_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 183)  (469 183)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 183)  (470 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (472 183)  (472 183)  routing T_9_11.lc_trk_g1_0 <X> T_9_11.input_2_3
 (36 7)  (474 183)  (474 183)  LC_3 Logic Functioning bit
 (38 7)  (476 183)  (476 183)  LC_3 Logic Functioning bit
 (39 7)  (477 183)  (477 183)  LC_3 Logic Functioning bit
 (26 8)  (464 184)  (464 184)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 184)  (467 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 184)  (469 184)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 184)  (470 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 184)  (471 184)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 184)  (474 184)  LC_4 Logic Functioning bit
 (38 8)  (476 184)  (476 184)  LC_4 Logic Functioning bit
 (42 8)  (480 184)  (480 184)  LC_4 Logic Functioning bit
 (13 9)  (451 185)  (451 185)  routing T_9_11.sp4_v_t_38 <X> T_9_11.sp4_h_r_8
 (26 9)  (464 185)  (464 185)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 185)  (465 185)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 185)  (466 185)  routing T_9_11.lc_trk_g3_7 <X> T_9_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 185)  (467 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 185)  (468 185)  routing T_9_11.lc_trk_g0_3 <X> T_9_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 185)  (469 185)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 185)  (470 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (472 185)  (472 185)  routing T_9_11.lc_trk_g1_1 <X> T_9_11.input_2_4
 (37 9)  (475 185)  (475 185)  LC_4 Logic Functioning bit
 (39 9)  (477 185)  (477 185)  LC_4 Logic Functioning bit
 (42 9)  (480 185)  (480 185)  LC_4 Logic Functioning bit
 (21 10)  (459 186)  (459 186)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g2_7
 (22 10)  (460 186)  (460 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (461 186)  (461 186)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g2_7
 (24 10)  (462 186)  (462 186)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g2_7
 (25 10)  (463 186)  (463 186)  routing T_9_11.wire_logic_cluster/lc_6/out <X> T_9_11.lc_trk_g2_6
 (21 11)  (459 187)  (459 187)  routing T_9_11.sp4_h_l_34 <X> T_9_11.lc_trk_g2_7
 (22 11)  (460 187)  (460 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (9 12)  (447 188)  (447 188)  routing T_9_11.sp4_v_t_47 <X> T_9_11.sp4_h_r_10
 (26 12)  (464 188)  (464 188)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (465 188)  (465 188)  routing T_9_11.lc_trk_g1_0 <X> T_9_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 188)  (467 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 188)  (470 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 188)  (471 188)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 188)  (472 188)  routing T_9_11.lc_trk_g3_0 <X> T_9_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 188)  (474 188)  LC_6 Logic Functioning bit
 (41 12)  (479 188)  (479 188)  LC_6 Logic Functioning bit
 (43 12)  (481 188)  (481 188)  LC_6 Logic Functioning bit
 (45 12)  (483 188)  (483 188)  LC_6 Logic Functioning bit
 (47 12)  (485 188)  (485 188)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (452 189)  (452 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (15 13)  (453 189)  (453 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (16 13)  (454 189)  (454 189)  routing T_9_11.sp4_h_r_24 <X> T_9_11.lc_trk_g3_0
 (17 13)  (455 189)  (455 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (464 189)  (464 189)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 189)  (466 189)  routing T_9_11.lc_trk_g2_6 <X> T_9_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 189)  (467 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 189)  (470 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 189)  (473 189)  routing T_9_11.lc_trk_g0_2 <X> T_9_11.input_2_6
 (36 13)  (474 189)  (474 189)  LC_6 Logic Functioning bit
 (37 13)  (475 189)  (475 189)  LC_6 Logic Functioning bit
 (39 13)  (477 189)  (477 189)  LC_6 Logic Functioning bit
 (40 13)  (478 189)  (478 189)  LC_6 Logic Functioning bit
 (42 13)  (480 189)  (480 189)  LC_6 Logic Functioning bit
 (8 14)  (446 190)  (446 190)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_h_l_47
 (9 14)  (447 190)  (447 190)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_h_l_47
 (10 14)  (448 190)  (448 190)  routing T_9_11.sp4_v_t_41 <X> T_9_11.sp4_h_l_47
 (22 14)  (460 190)  (460 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (462 190)  (462 190)  routing T_9_11.tnl_op_7 <X> T_9_11.lc_trk_g3_7
 (26 14)  (464 190)  (464 190)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 190)  (465 190)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 190)  (467 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 190)  (469 190)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 190)  (470 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 190)  (472 190)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 190)  (474 190)  LC_7 Logic Functioning bit
 (38 14)  (476 190)  (476 190)  LC_7 Logic Functioning bit
 (21 15)  (459 191)  (459 191)  routing T_9_11.tnl_op_7 <X> T_9_11.lc_trk_g3_7
 (26 15)  (464 191)  (464 191)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 191)  (466 191)  routing T_9_11.lc_trk_g2_7 <X> T_9_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 191)  (467 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 191)  (468 191)  routing T_9_11.lc_trk_g1_3 <X> T_9_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 191)  (469 191)  routing T_9_11.lc_trk_g1_7 <X> T_9_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 191)  (470 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (473 191)  (473 191)  routing T_9_11.lc_trk_g0_3 <X> T_9_11.input_2_7
 (37 15)  (475 191)  (475 191)  LC_7 Logic Functioning bit
 (38 15)  (476 191)  (476 191)  LC_7 Logic Functioning bit
 (39 15)  (477 191)  (477 191)  LC_7 Logic Functioning bit
 (41 15)  (479 191)  (479 191)  LC_7 Logic Functioning bit


LogicTile_10_11

 (25 0)  (517 176)  (517 176)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g0_2
 (27 0)  (519 176)  (519 176)  routing T_10_11.lc_trk_g1_0 <X> T_10_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 176)  (521 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 176)  (523 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 176)  (524 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 176)  (525 176)  routing T_10_11.lc_trk_g2_5 <X> T_10_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 176)  (527 176)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.input_2_0
 (36 0)  (528 176)  (528 176)  LC_0 Logic Functioning bit
 (41 0)  (533 176)  (533 176)  LC_0 Logic Functioning bit
 (43 0)  (535 176)  (535 176)  LC_0 Logic Functioning bit
 (45 0)  (537 176)  (537 176)  LC_0 Logic Functioning bit
 (22 1)  (514 177)  (514 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (515 177)  (515 177)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g0_2
 (24 1)  (516 177)  (516 177)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g0_2
 (28 1)  (520 177)  (520 177)  routing T_10_11.lc_trk_g2_0 <X> T_10_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 177)  (521 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 177)  (524 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 177)  (527 177)  routing T_10_11.lc_trk_g0_6 <X> T_10_11.input_2_0
 (36 1)  (528 177)  (528 177)  LC_0 Logic Functioning bit
 (37 1)  (529 177)  (529 177)  LC_0 Logic Functioning bit
 (38 1)  (530 177)  (530 177)  LC_0 Logic Functioning bit
 (41 1)  (533 177)  (533 177)  LC_0 Logic Functioning bit
 (43 1)  (535 177)  (535 177)  LC_0 Logic Functioning bit
 (47 1)  (539 177)  (539 177)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (492 178)  (492 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (1 2)  (493 178)  (493 178)  routing T_10_11.glb_netwk_6 <X> T_10_11.wire_logic_cluster/lc_7/clk
 (2 2)  (494 178)  (494 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (504 178)  (504 178)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_39
 (22 2)  (514 178)  (514 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (515 178)  (515 178)  routing T_10_11.sp4_h_r_7 <X> T_10_11.lc_trk_g0_7
 (24 2)  (516 178)  (516 178)  routing T_10_11.sp4_h_r_7 <X> T_10_11.lc_trk_g0_7
 (25 2)  (517 178)  (517 178)  routing T_10_11.sp4_v_t_3 <X> T_10_11.lc_trk_g0_6
 (26 2)  (518 178)  (518 178)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 178)  (520 178)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 178)  (521 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 178)  (522 178)  routing T_10_11.lc_trk_g2_4 <X> T_10_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 178)  (524 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (528 178)  (528 178)  LC_1 Logic Functioning bit
 (38 2)  (530 178)  (530 178)  LC_1 Logic Functioning bit
 (41 2)  (533 178)  (533 178)  LC_1 Logic Functioning bit
 (42 2)  (534 178)  (534 178)  LC_1 Logic Functioning bit
 (43 2)  (535 178)  (535 178)  LC_1 Logic Functioning bit
 (11 3)  (503 179)  (503 179)  routing T_10_11.sp4_v_t_39 <X> T_10_11.sp4_h_l_39
 (21 3)  (513 179)  (513 179)  routing T_10_11.sp4_h_r_7 <X> T_10_11.lc_trk_g0_7
 (22 3)  (514 179)  (514 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (515 179)  (515 179)  routing T_10_11.sp4_v_t_3 <X> T_10_11.lc_trk_g0_6
 (25 3)  (517 179)  (517 179)  routing T_10_11.sp4_v_t_3 <X> T_10_11.lc_trk_g0_6
 (26 3)  (518 179)  (518 179)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 179)  (521 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 179)  (523 179)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 179)  (524 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (525 179)  (525 179)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.input_2_1
 (34 3)  (526 179)  (526 179)  routing T_10_11.lc_trk_g3_0 <X> T_10_11.input_2_1
 (43 3)  (535 179)  (535 179)  LC_1 Logic Functioning bit
 (51 3)  (543 179)  (543 179)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (3 4)  (495 180)  (495 180)  routing T_10_11.sp12_v_t_23 <X> T_10_11.sp12_h_r_0
 (14 4)  (506 180)  (506 180)  routing T_10_11.wire_logic_cluster/lc_0/out <X> T_10_11.lc_trk_g1_0
 (25 4)  (517 180)  (517 180)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g1_2
 (17 5)  (509 181)  (509 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 181)  (514 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (515 181)  (515 181)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g1_2
 (24 5)  (516 181)  (516 181)  routing T_10_11.sp4_h_r_10 <X> T_10_11.lc_trk_g1_2
 (15 6)  (507 182)  (507 182)  routing T_10_11.sp4_h_r_13 <X> T_10_11.lc_trk_g1_5
 (16 6)  (508 182)  (508 182)  routing T_10_11.sp4_h_r_13 <X> T_10_11.lc_trk_g1_5
 (17 6)  (509 182)  (509 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (510 182)  (510 182)  routing T_10_11.sp4_h_r_13 <X> T_10_11.lc_trk_g1_5
 (14 8)  (506 184)  (506 184)  routing T_10_11.sp4_v_b_24 <X> T_10_11.lc_trk_g2_0
 (25 8)  (517 184)  (517 184)  routing T_10_11.sp4_h_r_42 <X> T_10_11.lc_trk_g2_2
 (26 8)  (518 184)  (518 184)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 184)  (521 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 184)  (522 184)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 184)  (524 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 184)  (525 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 184)  (526 184)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 184)  (528 184)  LC_4 Logic Functioning bit
 (38 8)  (530 184)  (530 184)  LC_4 Logic Functioning bit
 (39 8)  (531 184)  (531 184)  LC_4 Logic Functioning bit
 (41 8)  (533 184)  (533 184)  LC_4 Logic Functioning bit
 (43 8)  (535 184)  (535 184)  LC_4 Logic Functioning bit
 (13 9)  (505 185)  (505 185)  routing T_10_11.sp4_v_t_38 <X> T_10_11.sp4_h_r_8
 (16 9)  (508 185)  (508 185)  routing T_10_11.sp4_v_b_24 <X> T_10_11.lc_trk_g2_0
 (17 9)  (509 185)  (509 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (514 185)  (514 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (515 185)  (515 185)  routing T_10_11.sp4_h_r_42 <X> T_10_11.lc_trk_g2_2
 (24 9)  (516 185)  (516 185)  routing T_10_11.sp4_h_r_42 <X> T_10_11.lc_trk_g2_2
 (25 9)  (517 185)  (517 185)  routing T_10_11.sp4_h_r_42 <X> T_10_11.lc_trk_g2_2
 (27 9)  (519 185)  (519 185)  routing T_10_11.lc_trk_g1_5 <X> T_10_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 185)  (521 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 185)  (522 185)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 185)  (523 185)  routing T_10_11.lc_trk_g3_2 <X> T_10_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 185)  (524 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 185)  (527 185)  routing T_10_11.lc_trk_g0_2 <X> T_10_11.input_2_4
 (39 9)  (531 185)  (531 185)  LC_4 Logic Functioning bit
 (11 10)  (503 186)  (503 186)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (13 10)  (505 186)  (505 186)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (15 10)  (507 186)  (507 186)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g2_5
 (16 10)  (508 186)  (508 186)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g2_5
 (17 10)  (509 186)  (509 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 186)  (510 186)  routing T_10_11.sp4_h_l_24 <X> T_10_11.lc_trk_g2_5
 (12 11)  (504 187)  (504 187)  routing T_10_11.sp4_h_r_2 <X> T_10_11.sp4_v_t_45
 (17 11)  (509 187)  (509 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 12)  (519 188)  (519 188)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 188)  (521 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 188)  (523 188)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 188)  (524 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 188)  (527 188)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_6
 (36 12)  (528 188)  (528 188)  LC_6 Logic Functioning bit
 (38 12)  (530 188)  (530 188)  LC_6 Logic Functioning bit
 (42 12)  (534 188)  (534 188)  LC_6 Logic Functioning bit
 (51 12)  (543 188)  (543 188)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (506 189)  (506 189)  routing T_10_11.sp4_r_v_b_40 <X> T_10_11.lc_trk_g3_0
 (17 13)  (509 189)  (509 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (514 189)  (514 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (518 189)  (518 189)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 189)  (520 189)  routing T_10_11.lc_trk_g2_2 <X> T_10_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 189)  (521 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 189)  (522 189)  routing T_10_11.lc_trk_g1_2 <X> T_10_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 189)  (523 189)  routing T_10_11.lc_trk_g0_7 <X> T_10_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 189)  (524 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 189)  (525 189)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_6
 (34 13)  (526 189)  (526 189)  routing T_10_11.lc_trk_g3_5 <X> T_10_11.input_2_6
 (37 13)  (529 189)  (529 189)  LC_6 Logic Functioning bit
 (39 13)  (531 189)  (531 189)  LC_6 Logic Functioning bit
 (42 13)  (534 189)  (534 189)  LC_6 Logic Functioning bit
 (3 14)  (495 190)  (495 190)  routing T_10_11.sp12_h_r_1 <X> T_10_11.sp12_v_t_22
 (9 14)  (501 190)  (501 190)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_h_l_47
 (10 14)  (502 190)  (502 190)  routing T_10_11.sp4_h_r_7 <X> T_10_11.sp4_h_l_47
 (16 14)  (508 190)  (508 190)  routing T_10_11.sp12_v_b_21 <X> T_10_11.lc_trk_g3_5
 (17 14)  (509 190)  (509 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (3 15)  (495 191)  (495 191)  routing T_10_11.sp12_h_r_1 <X> T_10_11.sp12_v_t_22
 (18 15)  (510 191)  (510 191)  routing T_10_11.sp12_v_b_21 <X> T_10_11.lc_trk_g3_5


LogicTile_11_11

 (12 0)  (558 176)  (558 176)  routing T_11_11.sp4_h_l_46 <X> T_11_11.sp4_h_r_2
 (17 0)  (563 176)  (563 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (564 176)  (564 176)  routing T_11_11.wire_logic_cluster/lc_1/out <X> T_11_11.lc_trk_g0_1
 (27 0)  (573 176)  (573 176)  routing T_11_11.lc_trk_g1_0 <X> T_11_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 176)  (575 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 176)  (577 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 176)  (578 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 176)  (580 176)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 176)  (581 176)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.input_2_0
 (36 0)  (582 176)  (582 176)  LC_0 Logic Functioning bit
 (41 0)  (587 176)  (587 176)  LC_0 Logic Functioning bit
 (43 0)  (589 176)  (589 176)  LC_0 Logic Functioning bit
 (13 1)  (559 177)  (559 177)  routing T_11_11.sp4_h_l_46 <X> T_11_11.sp4_h_r_2
 (22 1)  (568 177)  (568 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (571 177)  (571 177)  routing T_11_11.sp4_r_v_b_33 <X> T_11_11.lc_trk_g0_2
 (26 1)  (572 177)  (572 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 177)  (573 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 177)  (574 177)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 177)  (575 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 177)  (577 177)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 177)  (578 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (581 177)  (581 177)  routing T_11_11.lc_trk_g0_6 <X> T_11_11.input_2_0
 (36 1)  (582 177)  (582 177)  LC_0 Logic Functioning bit
 (37 1)  (583 177)  (583 177)  LC_0 Logic Functioning bit
 (38 1)  (584 177)  (584 177)  LC_0 Logic Functioning bit
 (40 1)  (586 177)  (586 177)  LC_0 Logic Functioning bit
 (42 1)  (588 177)  (588 177)  LC_0 Logic Functioning bit
 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (551 178)  (551 178)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_l_37
 (15 2)  (561 178)  (561 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (16 2)  (562 178)  (562 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (17 2)  (563 178)  (563 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (564 178)  (564 178)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (25 2)  (571 178)  (571 178)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g0_6
 (26 2)  (572 178)  (572 178)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 178)  (574 178)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 178)  (575 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 178)  (576 178)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 178)  (578 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 178)  (579 178)  routing T_11_11.lc_trk_g2_0 <X> T_11_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 178)  (582 178)  LC_1 Logic Functioning bit
 (37 2)  (583 178)  (583 178)  LC_1 Logic Functioning bit
 (43 2)  (589 178)  (589 178)  LC_1 Logic Functioning bit
 (50 2)  (596 178)  (596 178)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (552 179)  (552 179)  routing T_11_11.sp4_v_t_37 <X> T_11_11.sp4_h_l_37
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_t_36
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_h_r_1 <X> T_11_11.sp4_v_t_36
 (14 3)  (560 179)  (560 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (15 3)  (561 179)  (561 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (16 3)  (562 179)  (562 179)  routing T_11_11.sp4_h_r_4 <X> T_11_11.lc_trk_g0_4
 (17 3)  (563 179)  (563 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (564 179)  (564 179)  routing T_11_11.sp4_h_r_21 <X> T_11_11.lc_trk_g0_5
 (22 3)  (568 179)  (568 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 179)  (569 179)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g0_6
 (24 3)  (570 179)  (570 179)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g0_6
 (25 3)  (571 179)  (571 179)  routing T_11_11.sp4_h_l_11 <X> T_11_11.lc_trk_g0_6
 (26 3)  (572 179)  (572 179)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 179)  (573 179)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 179)  (575 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 179)  (576 179)  routing T_11_11.lc_trk_g2_6 <X> T_11_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 179)  (582 179)  LC_1 Logic Functioning bit
 (37 3)  (583 179)  (583 179)  LC_1 Logic Functioning bit
 (38 3)  (584 179)  (584 179)  LC_1 Logic Functioning bit
 (41 3)  (587 179)  (587 179)  LC_1 Logic Functioning bit
 (42 3)  (588 179)  (588 179)  LC_1 Logic Functioning bit
 (0 4)  (546 180)  (546 180)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (10 4)  (556 180)  (556 180)  routing T_11_11.sp4_v_t_46 <X> T_11_11.sp4_h_r_4
 (15 4)  (561 180)  (561 180)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (17 4)  (563 180)  (563 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g2_2 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (14 5)  (560 181)  (560 181)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g1_0
 (16 5)  (562 181)  (562 181)  routing T_11_11.sp12_h_r_16 <X> T_11_11.lc_trk_g1_0
 (17 5)  (563 181)  (563 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (564 181)  (564 181)  routing T_11_11.top_op_1 <X> T_11_11.lc_trk_g1_1
 (4 6)  (550 182)  (550 182)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_v_t_38
 (14 6)  (560 182)  (560 182)  routing T_11_11.sp12_h_l_3 <X> T_11_11.lc_trk_g1_4
 (17 6)  (563 182)  (563 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (5 7)  (551 183)  (551 183)  routing T_11_11.sp4_h_r_3 <X> T_11_11.sp4_v_t_38
 (14 7)  (560 183)  (560 183)  routing T_11_11.sp12_h_l_3 <X> T_11_11.lc_trk_g1_4
 (15 7)  (561 183)  (561 183)  routing T_11_11.sp12_h_l_3 <X> T_11_11.lc_trk_g1_4
 (17 7)  (563 183)  (563 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (18 7)  (564 183)  (564 183)  routing T_11_11.sp4_r_v_b_29 <X> T_11_11.lc_trk_g1_5
 (19 7)  (565 183)  (565 183)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (22 7)  (568 183)  (568 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 183)  (571 183)  routing T_11_11.sp4_r_v_b_30 <X> T_11_11.lc_trk_g1_6
 (14 8)  (560 184)  (560 184)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (25 8)  (571 184)  (571 184)  routing T_11_11.sp4_v_b_26 <X> T_11_11.lc_trk_g2_2
 (29 8)  (575 184)  (575 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 184)  (576 184)  routing T_11_11.lc_trk_g0_5 <X> T_11_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 184)  (577 184)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 184)  (578 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 184)  (580 184)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 184)  (582 184)  LC_4 Logic Functioning bit
 (41 8)  (587 184)  (587 184)  LC_4 Logic Functioning bit
 (43 8)  (589 184)  (589 184)  LC_4 Logic Functioning bit
 (15 9)  (561 185)  (561 185)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (16 9)  (562 185)  (562 185)  routing T_11_11.sp4_h_l_21 <X> T_11_11.lc_trk_g2_0
 (17 9)  (563 185)  (563 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (568 185)  (568 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (569 185)  (569 185)  routing T_11_11.sp4_v_b_26 <X> T_11_11.lc_trk_g2_2
 (26 9)  (572 185)  (572 185)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 185)  (573 185)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 185)  (574 185)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 185)  (575 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 185)  (577 185)  routing T_11_11.lc_trk_g1_6 <X> T_11_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 185)  (578 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 185)  (580 185)  routing T_11_11.lc_trk_g1_1 <X> T_11_11.input_2_4
 (36 9)  (582 185)  (582 185)  LC_4 Logic Functioning bit
 (37 9)  (583 185)  (583 185)  LC_4 Logic Functioning bit
 (38 9)  (584 185)  (584 185)  LC_4 Logic Functioning bit
 (40 9)  (586 185)  (586 185)  LC_4 Logic Functioning bit
 (42 9)  (588 185)  (588 185)  LC_4 Logic Functioning bit
 (26 10)  (572 186)  (572 186)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 186)  (573 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 186)  (575 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 186)  (576 186)  routing T_11_11.lc_trk_g1_5 <X> T_11_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (43 10)  (589 186)  (589 186)  LC_5 Logic Functioning bit
 (50 10)  (596 186)  (596 186)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (560 187)  (560 187)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g2_4
 (15 11)  (561 187)  (561 187)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g2_4
 (16 11)  (562 187)  (562 187)  routing T_11_11.sp4_h_l_17 <X> T_11_11.lc_trk_g2_4
 (17 11)  (563 187)  (563 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (568 187)  (568 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 187)  (571 187)  routing T_11_11.sp4_r_v_b_38 <X> T_11_11.lc_trk_g2_6
 (27 11)  (573 187)  (573 187)  routing T_11_11.lc_trk_g1_4 <X> T_11_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 187)  (575 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 187)  (577 187)  routing T_11_11.lc_trk_g0_2 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (42 11)  (588 187)  (588 187)  LC_5 Logic Functioning bit
 (43 11)  (589 187)  (589 187)  LC_5 Logic Functioning bit
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (29 12)  (575 188)  (575 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 188)  (577 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 188)  (578 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 188)  (579 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 188)  (580 188)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 188)  (582 188)  LC_6 Logic Functioning bit
 (38 12)  (584 188)  (584 188)  LC_6 Logic Functioning bit
 (42 12)  (588 188)  (588 188)  LC_6 Logic Functioning bit
 (43 12)  (589 188)  (589 188)  LC_6 Logic Functioning bit
 (50 12)  (596 188)  (596 188)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (550 189)  (550 189)  routing T_11_11.sp4_v_t_41 <X> T_11_11.sp4_h_r_9
 (36 13)  (582 189)  (582 189)  LC_6 Logic Functioning bit
 (38 13)  (584 189)  (584 189)  LC_6 Logic Functioning bit
 (42 13)  (588 189)  (588 189)  LC_6 Logic Functioning bit
 (43 13)  (589 189)  (589 189)  LC_6 Logic Functioning bit
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 190)  (560 190)  routing T_11_11.sp4_h_r_36 <X> T_11_11.lc_trk_g3_4
 (15 14)  (561 190)  (561 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (572 190)  (572 190)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 190)  (573 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 190)  (574 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 190)  (575 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 190)  (576 190)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 190)  (577 190)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 190)  (578 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 190)  (579 190)  routing T_11_11.lc_trk_g2_4 <X> T_11_11.wire_logic_cluster/lc_7/in_3
 (42 14)  (588 190)  (588 190)  LC_7 Logic Functioning bit
 (43 14)  (589 190)  (589 190)  LC_7 Logic Functioning bit
 (45 14)  (591 190)  (591 190)  LC_7 Logic Functioning bit
 (50 14)  (596 190)  (596 190)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (547 191)  (547 191)  routing T_11_11.lc_trk_g0_4 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (15 15)  (561 191)  (561 191)  routing T_11_11.sp4_h_r_36 <X> T_11_11.lc_trk_g3_4
 (16 15)  (562 191)  (562 191)  routing T_11_11.sp4_h_r_36 <X> T_11_11.lc_trk_g3_4
 (17 15)  (563 191)  (563 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (564 191)  (564 191)  routing T_11_11.sp4_h_l_16 <X> T_11_11.lc_trk_g3_5
 (27 15)  (573 191)  (573 191)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 191)  (574 191)  routing T_11_11.lc_trk_g3_4 <X> T_11_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 191)  (575 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 191)  (582 191)  LC_7 Logic Functioning bit
 (38 15)  (584 191)  (584 191)  LC_7 Logic Functioning bit
 (42 15)  (588 191)  (588 191)  LC_7 Logic Functioning bit
 (43 15)  (589 191)  (589 191)  LC_7 Logic Functioning bit
 (46 15)  (592 191)  (592 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_11

 (14 0)  (614 176)  (614 176)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (25 0)  (625 176)  (625 176)  routing T_12_11.sp4_v_b_10 <X> T_12_11.lc_trk_g0_2
 (14 1)  (614 177)  (614 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (15 1)  (615 177)  (615 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (16 1)  (616 177)  (616 177)  routing T_12_11.sp4_h_l_5 <X> T_12_11.lc_trk_g0_0
 (17 1)  (617 177)  (617 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (622 177)  (622 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 177)  (623 177)  routing T_12_11.sp4_v_b_10 <X> T_12_11.lc_trk_g0_2
 (25 1)  (625 177)  (625 177)  routing T_12_11.sp4_v_b_10 <X> T_12_11.lc_trk_g0_2
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (608 178)  (608 178)  routing T_12_11.sp4_v_t_36 <X> T_12_11.sp4_h_l_36
 (9 2)  (609 178)  (609 178)  routing T_12_11.sp4_v_t_36 <X> T_12_11.sp4_h_l_36
 (14 2)  (614 178)  (614 178)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (15 3)  (615 179)  (615 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (16 3)  (616 179)  (616 179)  routing T_12_11.sp4_h_l_9 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 180)  (623 180)  routing T_12_11.sp4_v_b_19 <X> T_12_11.lc_trk_g1_3
 (24 4)  (624 180)  (624 180)  routing T_12_11.sp4_v_b_19 <X> T_12_11.lc_trk_g1_3
 (27 4)  (627 180)  (627 180)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 180)  (628 180)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 180)  (630 180)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (45 4)  (645 180)  (645 180)  LC_2 Logic Functioning bit
 (47 4)  (647 180)  (647 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g0_2 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (14 5)  (614 181)  (614 181)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g1_0
 (15 5)  (615 181)  (615 181)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g1_0
 (16 5)  (616 181)  (616 181)  routing T_12_11.sp4_h_r_0 <X> T_12_11.lc_trk_g1_0
 (17 5)  (617 181)  (617 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (626 181)  (626 181)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 181)  (628 181)  routing T_12_11.lc_trk_g2_2 <X> T_12_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 181)  (629 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 181)  (630 181)  routing T_12_11.lc_trk_g3_6 <X> T_12_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 181)  (632 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 181)  (633 181)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_2
 (34 5)  (634 181)  (634 181)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.input_2_2
 (37 5)  (637 181)  (637 181)  LC_2 Logic Functioning bit
 (39 5)  (639 181)  (639 181)  LC_2 Logic Functioning bit
 (40 5)  (640 181)  (640 181)  LC_2 Logic Functioning bit
 (42 5)  (642 181)  (642 181)  LC_2 Logic Functioning bit
 (43 5)  (643 181)  (643 181)  LC_2 Logic Functioning bit
 (11 6)  (611 182)  (611 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (11 7)  (611 183)  (611 183)  routing T_12_11.sp4_h_r_5 <X> T_12_11.sp4_h_l_40
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (15 8)  (615 184)  (615 184)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g2_1
 (16 8)  (616 184)  (616 184)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (618 184)  (618 184)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g2_1
 (22 8)  (622 184)  (622 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (623 184)  (623 184)  routing T_12_11.sp4_v_t_30 <X> T_12_11.lc_trk_g2_3
 (24 8)  (624 184)  (624 184)  routing T_12_11.sp4_v_t_30 <X> T_12_11.lc_trk_g2_3
 (25 8)  (625 184)  (625 184)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g2_2
 (18 9)  (618 185)  (618 185)  routing T_12_11.sp4_h_r_41 <X> T_12_11.lc_trk_g2_1
 (22 9)  (622 185)  (622 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 185)  (624 185)  routing T_12_11.rgt_op_2 <X> T_12_11.lc_trk_g2_2
 (29 10)  (629 186)  (629 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 186)  (632 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 186)  (634 186)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 186)  (636 186)  LC_5 Logic Functioning bit
 (38 10)  (638 186)  (638 186)  LC_5 Logic Functioning bit
 (41 10)  (641 186)  (641 186)  LC_5 Logic Functioning bit
 (43 10)  (643 186)  (643 186)  LC_5 Logic Functioning bit
 (17 11)  (617 187)  (617 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (627 187)  (627 187)  routing T_12_11.lc_trk_g1_0 <X> T_12_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 187)  (629 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 187)  (631 187)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (637 187)  (637 187)  LC_5 Logic Functioning bit
 (39 11)  (639 187)  (639 187)  LC_5 Logic Functioning bit
 (41 11)  (641 187)  (641 187)  LC_5 Logic Functioning bit
 (43 11)  (643 187)  (643 187)  LC_5 Logic Functioning bit
 (15 12)  (615 188)  (615 188)  routing T_12_11.tnr_op_1 <X> T_12_11.lc_trk_g3_1
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (8 13)  (608 189)  (608 189)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_v_b_10
 (10 13)  (610 189)  (610 189)  routing T_12_11.sp4_v_t_42 <X> T_12_11.sp4_v_b_10
 (1 14)  (601 190)  (601 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (604 190)  (604 190)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_44
 (6 14)  (606 190)  (606 190)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_44
 (28 14)  (628 190)  (628 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 190)  (629 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 190)  (630 190)  routing T_12_11.lc_trk_g2_4 <X> T_12_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 190)  (634 190)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 190)  (636 190)  LC_7 Logic Functioning bit
 (38 14)  (638 190)  (638 190)  LC_7 Logic Functioning bit
 (41 14)  (641 190)  (641 190)  LC_7 Logic Functioning bit
 (43 14)  (643 190)  (643 190)  LC_7 Logic Functioning bit
 (1 15)  (601 191)  (601 191)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_7/s_r
 (5 15)  (605 191)  (605 191)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_44
 (22 15)  (622 191)  (622 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 191)  (626 191)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g2_3 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 191)  (631 191)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 191)  (637 191)  LC_7 Logic Functioning bit
 (39 15)  (639 191)  (639 191)  LC_7 Logic Functioning bit
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (10 0)  (664 176)  (664 176)  routing T_13_11.sp4_v_t_45 <X> T_13_11.sp4_h_r_1
 (22 0)  (676 176)  (676 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 176)  (678 176)  routing T_13_11.top_op_3 <X> T_13_11.lc_trk_g0_3
 (21 1)  (675 177)  (675 177)  routing T_13_11.top_op_3 <X> T_13_11.lc_trk_g0_3
 (15 2)  (669 178)  (669 178)  routing T_13_11.lft_op_5 <X> T_13_11.lc_trk_g0_5
 (17 2)  (671 178)  (671 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 178)  (672 178)  routing T_13_11.lft_op_5 <X> T_13_11.lc_trk_g0_5
 (21 2)  (675 178)  (675 178)  routing T_13_11.lft_op_7 <X> T_13_11.lc_trk_g0_7
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 178)  (678 178)  routing T_13_11.lft_op_7 <X> T_13_11.lc_trk_g0_7
 (26 2)  (680 178)  (680 178)  routing T_13_11.lc_trk_g0_5 <X> T_13_11.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 178)  (684 178)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 178)  (685 178)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 178)  (687 178)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (41 2)  (695 178)  (695 178)  LC_1 Logic Functioning bit
 (43 2)  (697 178)  (697 178)  LC_1 Logic Functioning bit
 (6 3)  (660 179)  (660 179)  routing T_13_11.sp4_h_r_0 <X> T_13_11.sp4_h_l_37
 (14 3)  (668 179)  (668 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (15 3)  (669 179)  (669 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (16 3)  (670 179)  (670 179)  routing T_13_11.sp4_h_r_4 <X> T_13_11.lc_trk_g0_4
 (17 3)  (671 179)  (671 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (683 179)  (683 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 179)  (686 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 179)  (689 179)  routing T_13_11.lc_trk_g0_3 <X> T_13_11.input_2_1
 (36 3)  (690 179)  (690 179)  LC_1 Logic Functioning bit
 (37 3)  (691 179)  (691 179)  LC_1 Logic Functioning bit
 (39 3)  (693 179)  (693 179)  LC_1 Logic Functioning bit
 (14 4)  (668 180)  (668 180)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g1_0
 (17 4)  (671 180)  (671 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 4)  (680 180)  (680 180)  routing T_13_11.lc_trk_g0_4 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 180)  (682 180)  routing T_13_11.lc_trk_g3_0 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (50 4)  (704 180)  (704 180)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (669 181)  (669 181)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g1_0
 (16 5)  (670 181)  (670 181)  routing T_13_11.sp4_h_r_8 <X> T_13_11.lc_trk_g1_0
 (17 5)  (671 181)  (671 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 181)  (690 181)  LC_2 Logic Functioning bit
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (38 5)  (692 181)  (692 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (3 6)  (657 182)  (657 182)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (8 6)  (662 182)  (662 182)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_h_l_41
 (12 6)  (666 182)  (666 182)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_h_l_40
 (13 6)  (667 182)  (667 182)  routing T_13_11.sp4_h_r_5 <X> T_13_11.sp4_v_t_40
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g1_1 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 182)  (689 182)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (42 6)  (696 182)  (696 182)  LC_3 Logic Functioning bit
 (3 7)  (657 183)  (657 183)  routing T_13_11.sp12_h_r_0 <X> T_13_11.sp12_v_t_23
 (11 7)  (665 183)  (665 183)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_h_l_40
 (12 7)  (666 183)  (666 183)  routing T_13_11.sp4_h_r_5 <X> T_13_11.sp4_v_t_40
 (13 7)  (667 183)  (667 183)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_h_l_40
 (16 7)  (670 183)  (670 183)  routing T_13_11.sp12_h_r_12 <X> T_13_11.lc_trk_g1_4
 (17 7)  (671 183)  (671 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (677 183)  (677 183)  routing T_13_11.sp12_h_l_21 <X> T_13_11.lc_trk_g1_6
 (25 7)  (679 183)  (679 183)  routing T_13_11.sp12_h_l_21 <X> T_13_11.lc_trk_g1_6
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (686 183)  (686 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (688 183)  (688 183)  routing T_13_11.lc_trk_g1_4 <X> T_13_11.input_2_3
 (37 7)  (691 183)  (691 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (51 7)  (705 183)  (705 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (669 184)  (669 184)  routing T_13_11.rgt_op_1 <X> T_13_11.lc_trk_g2_1
 (17 8)  (671 184)  (671 184)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 184)  (672 184)  routing T_13_11.rgt_op_1 <X> T_13_11.lc_trk_g2_1
 (26 8)  (680 184)  (680 184)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 184)  (681 184)  routing T_13_11.lc_trk_g1_0 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 184)  (687 184)  routing T_13_11.lc_trk_g2_1 <X> T_13_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 184)  (689 184)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_4
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (42 8)  (696 184)  (696 184)  LC_4 Logic Functioning bit
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (679 185)  (679 185)  routing T_13_11.sp4_r_v_b_34 <X> T_13_11.lc_trk_g2_2
 (28 9)  (682 185)  (682 185)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 185)  (683 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 185)  (686 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 185)  (687 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_4
 (34 9)  (688 185)  (688 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_4
 (35 9)  (689 185)  (689 185)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.input_2_4
 (36 9)  (690 185)  (690 185)  LC_4 Logic Functioning bit
 (37 9)  (691 185)  (691 185)  LC_4 Logic Functioning bit
 (38 9)  (692 185)  (692 185)  LC_4 Logic Functioning bit
 (39 9)  (693 185)  (693 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (53 9)  (707 185)  (707 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (4 13)  (658 189)  (658 189)  routing T_13_11.sp4_v_t_41 <X> T_13_11.sp4_h_r_9
 (15 13)  (669 189)  (669 189)  routing T_13_11.sp4_v_t_29 <X> T_13_11.lc_trk_g3_0
 (16 13)  (670 189)  (670 189)  routing T_13_11.sp4_v_t_29 <X> T_13_11.lc_trk_g3_0
 (17 13)  (671 189)  (671 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 190)  (677 190)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7
 (24 14)  (678 190)  (678 190)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7
 (8 15)  (662 191)  (662 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47
 (9 15)  (663 191)  (663 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47
 (10 15)  (664 191)  (664 191)  routing T_13_11.sp4_h_r_4 <X> T_13_11.sp4_v_t_47
 (21 15)  (675 191)  (675 191)  routing T_13_11.sp4_h_r_31 <X> T_13_11.lc_trk_g3_7


LogicTile_14_11

 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 176)  (745 176)  LC_0 Logic Functioning bit
 (39 0)  (747 176)  (747 176)  LC_0 Logic Functioning bit
 (51 0)  (759 176)  (759 176)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (716 177)  (716 177)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_v_b_1
 (9 1)  (717 177)  (717 177)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_v_b_1
 (10 1)  (718 177)  (718 177)  routing T_14_11.sp4_h_l_42 <X> T_14_11.sp4_v_b_1
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 177)  (731 177)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.sp4_h_r_2 <X> T_14_11.lc_trk_g0_2
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (4 2)  (712 178)  (712 178)  routing T_14_11.sp4_h_r_0 <X> T_14_11.sp4_v_t_37
 (12 2)  (720 178)  (720 178)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 178)  (739 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (43 2)  (751 178)  (751 178)  LC_1 Logic Functioning bit
 (5 3)  (713 179)  (713 179)  routing T_14_11.sp4_h_r_0 <X> T_14_11.sp4_v_t_37
 (11 3)  (719 179)  (719 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (13 3)  (721 179)  (721 179)  routing T_14_11.sp4_v_t_45 <X> T_14_11.sp4_h_l_39
 (15 3)  (723 179)  (723 179)  routing T_14_11.sp4_v_t_9 <X> T_14_11.lc_trk_g0_4
 (16 3)  (724 179)  (724 179)  routing T_14_11.sp4_v_t_9 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (743 179)  (743 179)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (37 3)  (745 179)  (745 179)  LC_1 Logic Functioning bit
 (39 3)  (747 179)  (747 179)  LC_1 Logic Functioning bit
 (21 4)  (729 180)  (729 180)  routing T_14_11.sp4_h_r_11 <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 180)  (731 180)  routing T_14_11.sp4_h_r_11 <X> T_14_11.lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.sp4_h_r_11 <X> T_14_11.lc_trk_g1_3
 (14 5)  (722 181)  (722 181)  routing T_14_11.sp12_h_r_16 <X> T_14_11.lc_trk_g1_0
 (16 5)  (724 181)  (724 181)  routing T_14_11.sp12_h_r_16 <X> T_14_11.lc_trk_g1_0
 (17 5)  (725 181)  (725 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 6)  (734 182)  (734 182)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 183)  (739 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.input_2_3
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (39 7)  (747 183)  (747 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (47 7)  (755 183)  (755 183)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (5 8)  (713 184)  (713 184)  routing T_14_11.sp4_h_l_38 <X> T_14_11.sp4_h_r_6
 (15 8)  (723 184)  (723 184)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g2_1
 (16 8)  (724 184)  (724 184)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (4 9)  (712 185)  (712 185)  routing T_14_11.sp4_h_l_38 <X> T_14_11.sp4_h_r_6
 (18 9)  (726 185)  (726 185)  routing T_14_11.sp4_h_r_25 <X> T_14_11.lc_trk_g2_1
 (3 10)  (711 186)  (711 186)  routing T_14_11.sp12_h_r_1 <X> T_14_11.sp12_h_l_22
 (8 10)  (716 186)  (716 186)  routing T_14_11.sp4_h_r_11 <X> T_14_11.sp4_h_l_42
 (10 10)  (718 186)  (718 186)  routing T_14_11.sp4_h_r_11 <X> T_14_11.sp4_h_l_42
 (13 10)  (721 186)  (721 186)  routing T_14_11.sp4_h_r_8 <X> T_14_11.sp4_v_t_45
 (21 10)  (729 186)  (729 186)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_v_t_18 <X> T_14_11.lc_trk_g2_7
 (3 11)  (711 187)  (711 187)  routing T_14_11.sp12_h_r_1 <X> T_14_11.sp12_h_l_22
 (12 11)  (720 187)  (720 187)  routing T_14_11.sp4_h_r_8 <X> T_14_11.sp4_v_t_45
 (19 12)  (727 188)  (727 188)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (8 14)  (716 190)  (716 190)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_h_l_47
 (10 14)  (718 190)  (718 190)  routing T_14_11.sp4_h_r_2 <X> T_14_11.sp4_h_l_47
 (12 14)  (720 190)  (720 190)  routing T_14_11.sp4_v_t_46 <X> T_14_11.sp4_h_l_46
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (11 15)  (719 191)  (719 191)  routing T_14_11.sp4_v_t_46 <X> T_14_11.sp4_h_l_46
 (14 15)  (722 191)  (722 191)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g3_4
 (15 15)  (723 191)  (723 191)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g3_4
 (16 15)  (724 191)  (724 191)  routing T_14_11.sp4_h_l_17 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (731 191)  (731 191)  routing T_14_11.sp12_v_t_21 <X> T_14_11.lc_trk_g3_6
 (25 15)  (733 191)  (733 191)  routing T_14_11.sp12_v_t_21 <X> T_14_11.lc_trk_g3_6


LogicTile_15_11

 (5 0)  (767 176)  (767 176)  routing T_15_11.sp4_v_t_37 <X> T_15_11.sp4_h_r_0
 (26 0)  (788 176)  (788 176)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g1_0 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 176)  (797 176)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (43 0)  (805 176)  (805 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (47 0)  (809 176)  (809 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (776 177)  (776 177)  routing T_15_11.sp4_r_v_b_35 <X> T_15_11.lc_trk_g0_0
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (789 177)  (789 177)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 177)  (790 177)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.input_2_0
 (36 1)  (798 177)  (798 177)  LC_0 Logic Functioning bit
 (37 1)  (799 177)  (799 177)  LC_0 Logic Functioning bit
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (41 1)  (803 177)  (803 177)  LC_0 Logic Functioning bit
 (43 1)  (805 177)  (805 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (765 178)  (765 178)  routing T_15_11.sp12_v_t_23 <X> T_15_11.sp12_h_l_23
 (8 2)  (770 178)  (770 178)  routing T_15_11.sp4_h_r_1 <X> T_15_11.sp4_h_l_36
 (14 2)  (776 178)  (776 178)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g0_4
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 178)  (795 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 178)  (803 178)  LC_1 Logic Functioning bit
 (43 2)  (805 178)  (805 178)  LC_1 Logic Functioning bit
 (52 2)  (814 178)  (814 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (12 3)  (774 179)  (774 179)  routing T_15_11.sp4_h_l_39 <X> T_15_11.sp4_v_t_39
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (793 179)  (793 179)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 179)  (803 179)  LC_1 Logic Functioning bit
 (43 3)  (805 179)  (805 179)  LC_1 Logic Functioning bit
 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (14 4)  (776 180)  (776 180)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g1_0
 (21 4)  (783 180)  (783 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 180)  (788 180)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 180)  (789 180)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 180)  (790 180)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 180)  (795 180)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 180)  (798 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (43 4)  (805 180)  (805 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (52 4)  (814 180)  (814 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (3 5)  (765 181)  (765 181)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (17 5)  (779 181)  (779 181)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (27 5)  (789 181)  (789 181)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 181)  (790 181)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 181)  (792 181)  routing T_15_11.lc_trk_g3_2 <X> T_15_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (796 181)  (796 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.input_2_2
 (36 5)  (798 181)  (798 181)  LC_2 Logic Functioning bit
 (37 5)  (799 181)  (799 181)  LC_2 Logic Functioning bit
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (43 5)  (805 181)  (805 181)  LC_2 Logic Functioning bit
 (48 5)  (810 181)  (810 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (12 6)  (774 182)  (774 182)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_l_40
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g1_5
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 182)  (789 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 182)  (793 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 182)  (795 182)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 182)  (798 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (11 7)  (773 183)  (773 183)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_l_40
 (13 7)  (775 183)  (775 183)  routing T_15_11.sp4_v_t_46 <X> T_15_11.sp4_h_l_40
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 183)  (790 183)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 183)  (795 183)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.input_2_3
 (36 7)  (798 183)  (798 183)  LC_3 Logic Functioning bit
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (38 7)  (800 183)  (800 183)  LC_3 Logic Functioning bit
 (41 7)  (803 183)  (803 183)  LC_3 Logic Functioning bit
 (43 7)  (805 183)  (805 183)  LC_3 Logic Functioning bit
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_v_b_33 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_v_b_33 <X> T_15_11.lc_trk_g2_1
 (28 8)  (790 184)  (790 184)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 184)  (795 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 184)  (797 184)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.input_2_4
 (36 8)  (798 184)  (798 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (42 8)  (804 184)  (804 184)  LC_4 Logic Functioning bit
 (43 8)  (805 184)  (805 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (18 9)  (780 185)  (780 185)  routing T_15_11.sp4_v_b_33 <X> T_15_11.lc_trk_g2_1
 (26 9)  (788 185)  (788 185)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 185)  (789 185)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 185)  (794 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (42 9)  (804 185)  (804 185)  LC_4 Logic Functioning bit
 (43 9)  (805 185)  (805 185)  LC_4 Logic Functioning bit
 (48 9)  (810 185)  (810 185)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (4 10)  (766 186)  (766 186)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_43
 (8 10)  (770 186)  (770 186)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_l_42
 (9 10)  (771 186)  (771 186)  routing T_15_11.sp4_v_t_42 <X> T_15_11.sp4_h_l_42
 (13 10)  (775 186)  (775 186)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_t_45
 (21 10)  (783 186)  (783 186)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g2_7
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 186)  (798 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (5 11)  (767 187)  (767 187)  routing T_15_11.sp4_h_r_6 <X> T_15_11.sp4_v_t_43
 (12 11)  (774 187)  (774 187)  routing T_15_11.sp4_h_r_8 <X> T_15_11.sp4_v_t_45
 (15 11)  (777 187)  (777 187)  routing T_15_11.sp4_v_t_33 <X> T_15_11.lc_trk_g2_4
 (16 11)  (778 187)  (778 187)  routing T_15_11.sp4_v_t_33 <X> T_15_11.lc_trk_g2_4
 (17 11)  (779 187)  (779 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 187)  (785 187)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g2_6
 (24 11)  (786 187)  (786 187)  routing T_15_11.sp4_v_b_46 <X> T_15_11.lc_trk_g2_6
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 187)  (790 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.input_2_5
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (37 11)  (799 187)  (799 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (25 12)  (787 188)  (787 188)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g3_2
 (22 13)  (784 189)  (784 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (4 14)  (766 190)  (766 190)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44
 (6 14)  (768 190)  (768 190)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44
 (15 14)  (777 190)  (777 190)  routing T_15_11.sp4_v_t_32 <X> T_15_11.lc_trk_g3_5
 (16 14)  (778 190)  (778 190)  routing T_15_11.sp4_v_t_32 <X> T_15_11.lc_trk_g3_5
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (783 190)  (783 190)  routing T_15_11.sp12_v_b_7 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.sp12_v_b_7 <X> T_15_11.lc_trk_g3_7
 (27 14)  (789 190)  (789 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 190)  (790 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 190)  (792 190)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 190)  (796 190)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 190)  (797 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (36 14)  (798 190)  (798 190)  LC_7 Logic Functioning bit
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (47 14)  (809 190)  (809 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (5 15)  (767 191)  (767 191)  routing T_15_11.sp4_h_r_3 <X> T_15_11.sp4_v_t_44
 (14 15)  (776 191)  (776 191)  routing T_15_11.sp4_r_v_b_44 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (783 191)  (783 191)  routing T_15_11.sp12_v_b_7 <X> T_15_11.lc_trk_g3_7
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (35 15)  (797 191)  (797 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit
 (46 15)  (808 191)  (808 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_11

 (28 0)  (844 176)  (844 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 176)  (845 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 176)  (846 176)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 176)  (848 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 176)  (849 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 176)  (850 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 176)  (852 176)  LC_0 Logic Functioning bit
 (37 0)  (853 176)  (853 176)  LC_0 Logic Functioning bit
 (38 0)  (854 176)  (854 176)  LC_0 Logic Functioning bit
 (39 0)  (855 176)  (855 176)  LC_0 Logic Functioning bit
 (41 0)  (857 176)  (857 176)  LC_0 Logic Functioning bit
 (43 0)  (859 176)  (859 176)  LC_0 Logic Functioning bit
 (45 0)  (861 176)  (861 176)  LC_0 Logic Functioning bit
 (53 0)  (869 176)  (869 176)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (27 1)  (843 177)  (843 177)  routing T_16_11.lc_trk_g1_1 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 177)  (845 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 177)  (852 177)  LC_0 Logic Functioning bit
 (38 1)  (854 177)  (854 177)  LC_0 Logic Functioning bit
 (45 1)  (861 177)  (861 177)  LC_0 Logic Functioning bit
 (0 2)  (816 178)  (816 178)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (821 178)  (821 178)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_37
 (8 2)  (824 178)  (824 178)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_l_36
 (9 2)  (825 178)  (825 178)  routing T_16_11.sp4_v_t_36 <X> T_16_11.sp4_h_l_36
 (14 2)  (830 178)  (830 178)  routing T_16_11.sp4_v_t_1 <X> T_16_11.lc_trk_g0_4
 (2 3)  (818 179)  (818 179)  routing T_16_11.lc_trk_g2_0 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (4 3)  (820 179)  (820 179)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_37
 (6 3)  (822 179)  (822 179)  routing T_16_11.sp4_v_t_43 <X> T_16_11.sp4_h_l_37
 (14 3)  (830 179)  (830 179)  routing T_16_11.sp4_v_t_1 <X> T_16_11.lc_trk_g0_4
 (16 3)  (832 179)  (832 179)  routing T_16_11.sp4_v_t_1 <X> T_16_11.lc_trk_g0_4
 (17 3)  (833 179)  (833 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (15 4)  (831 180)  (831 180)  routing T_16_11.bot_op_1 <X> T_16_11.lc_trk_g1_1
 (17 4)  (833 180)  (833 180)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (9 6)  (825 182)  (825 182)  routing T_16_11.sp4_v_b_4 <X> T_16_11.sp4_h_l_41
 (12 6)  (828 182)  (828 182)  routing T_16_11.sp4_v_b_5 <X> T_16_11.sp4_h_l_40
 (6 7)  (822 183)  (822 183)  routing T_16_11.sp4_h_r_3 <X> T_16_11.sp4_h_l_38
 (17 9)  (833 185)  (833 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (2 10)  (818 186)  (818 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (831 186)  (831 186)  routing T_16_11.sp4_v_t_32 <X> T_16_11.lc_trk_g2_5
 (16 10)  (832 186)  (832 186)  routing T_16_11.sp4_v_t_32 <X> T_16_11.lc_trk_g2_5
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 12)  (830 188)  (830 188)  routing T_16_11.bnl_op_0 <X> T_16_11.lc_trk_g3_0
 (14 13)  (830 189)  (830 189)  routing T_16_11.bnl_op_0 <X> T_16_11.lc_trk_g3_0
 (17 13)  (833 189)  (833 189)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (828 190)  (828 190)  routing T_16_11.sp4_v_t_46 <X> T_16_11.sp4_h_l_46
 (1 15)  (817 191)  (817 191)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (8 15)  (824 191)  (824 191)  routing T_16_11.sp4_h_r_10 <X> T_16_11.sp4_v_t_47
 (9 15)  (825 191)  (825 191)  routing T_16_11.sp4_h_r_10 <X> T_16_11.sp4_v_t_47
 (11 15)  (827 191)  (827 191)  routing T_16_11.sp4_v_t_46 <X> T_16_11.sp4_h_l_46


LogicTile_17_11

 (5 0)  (879 176)  (879 176)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_h_r_0
 (21 0)  (895 176)  (895 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (897 176)  (897 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.sp4_h_r_11 <X> T_17_11.lc_trk_g0_3
 (27 0)  (901 176)  (901 176)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 176)  (905 176)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 176)  (910 176)  LC_0 Logic Functioning bit
 (38 0)  (912 176)  (912 176)  LC_0 Logic Functioning bit
 (41 0)  (915 176)  (915 176)  LC_0 Logic Functioning bit
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (46 0)  (920 176)  (920 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (921 176)  (921 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (4 1)  (878 177)  (878 177)  routing T_17_11.sp4_h_l_44 <X> T_17_11.sp4_h_r_0
 (14 1)  (888 177)  (888 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (15 1)  (889 177)  (889 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (16 1)  (890 177)  (890 177)  routing T_17_11.sp4_h_r_0 <X> T_17_11.lc_trk_g0_0
 (17 1)  (891 177)  (891 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (28 1)  (902 177)  (902 177)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (39 1)  (913 177)  (913 177)  LC_0 Logic Functioning bit
 (41 1)  (915 177)  (915 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (53 1)  (927 177)  (927 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 178)  (888 178)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (15 3)  (889 179)  (889 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (16 3)  (890 179)  (890 179)  routing T_17_11.sp4_h_l_1 <X> T_17_11.lc_trk_g0_4
 (17 3)  (891 179)  (891 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_r_v_b_31 <X> T_17_11.lc_trk_g0_7
 (1 4)  (875 180)  (875 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 180)  (888 180)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (21 4)  (895 180)  (895 180)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 180)  (897 180)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g1_3
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g0_4 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 180)  (904 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (42 4)  (916 180)  (916 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (51 4)  (925 180)  (925 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (0 5)  (874 181)  (874 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (1 5)  (875 181)  (875 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/cen
 (14 5)  (888 181)  (888 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (15 5)  (889 181)  (889 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (16 5)  (890 181)  (890 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (895 181)  (895 181)  routing T_17_11.sp4_h_r_19 <X> T_17_11.lc_trk_g1_3
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (40 5)  (914 181)  (914 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (8 6)  (882 182)  (882 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (9 6)  (883 182)  (883 182)  routing T_17_11.sp4_v_t_41 <X> T_17_11.sp4_h_l_41
 (21 6)  (895 182)  (895 182)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (900 182)  (900 182)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (51 6)  (925 182)  (925 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (11 7)  (885 183)  (885 183)  routing T_17_11.sp4_h_r_5 <X> T_17_11.sp4_h_l_40
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (40 7)  (914 183)  (914 183)  LC_3 Logic Functioning bit
 (42 7)  (916 183)  (916 183)  LC_3 Logic Functioning bit
 (52 7)  (926 183)  (926 183)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (6 8)  (880 184)  (880 184)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_v_b_6
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (5 9)  (879 185)  (879 185)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_v_b_6
 (12 9)  (886 185)  (886 185)  routing T_17_11.sp4_h_r_8 <X> T_17_11.sp4_v_b_8
 (14 9)  (888 185)  (888 185)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g2_0
 (15 9)  (889 185)  (889 185)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g2_0
 (16 9)  (890 185)  (890 185)  routing T_17_11.sp4_h_r_24 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 185)  (905 185)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (51 9)  (925 185)  (925 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (927 185)  (927 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (886 186)  (886 186)  routing T_17_11.sp4_v_t_39 <X> T_17_11.sp4_h_l_45
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (26 10)  (900 186)  (900 186)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (11 11)  (885 187)  (885 187)  routing T_17_11.sp4_v_t_39 <X> T_17_11.sp4_h_l_45
 (13 11)  (887 187)  (887 187)  routing T_17_11.sp4_v_t_39 <X> T_17_11.sp4_h_l_45
 (18 11)  (892 187)  (892 187)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (26 11)  (900 187)  (900 187)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (38 12)  (912 188)  (912 188)  LC_6 Logic Functioning bit
 (4 13)  (878 189)  (878 189)  routing T_17_11.sp4_h_l_36 <X> T_17_11.sp4_h_r_9
 (6 13)  (880 189)  (880 189)  routing T_17_11.sp4_h_l_36 <X> T_17_11.sp4_h_r_9
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 189)  (905 189)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (51 13)  (925 189)  (925 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (26 14)  (900 190)  (900 190)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 190)  (908 190)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (41 14)  (915 190)  (915 190)  LC_7 Logic Functioning bit
 (43 14)  (917 190)  (917 190)  LC_7 Logic Functioning bit
 (26 15)  (900 191)  (900 191)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit
 (46 15)  (920 191)  (920 191)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_11

 (8 0)  (936 176)  (936 176)  routing T_18_11.sp4_v_b_7 <X> T_18_11.sp4_h_r_1
 (9 0)  (937 176)  (937 176)  routing T_18_11.sp4_v_b_7 <X> T_18_11.sp4_h_r_1
 (10 0)  (938 176)  (938 176)  routing T_18_11.sp4_v_b_7 <X> T_18_11.sp4_h_r_1
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (952 176)  (952 176)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (41 0)  (969 176)  (969 176)  LC_0 Logic Functioning bit
 (43 0)  (971 176)  (971 176)  LC_0 Logic Functioning bit
 (45 0)  (973 176)  (973 176)  LC_0 Logic Functioning bit
 (46 0)  (974 176)  (974 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (12 1)  (940 177)  (940 177)  routing T_18_11.sp4_h_r_2 <X> T_18_11.sp4_v_b_2
 (13 1)  (941 177)  (941 177)  routing T_18_11.sp4_v_t_44 <X> T_18_11.sp4_h_r_2
 (14 1)  (942 177)  (942 177)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g0_0
 (15 1)  (943 177)  (943 177)  routing T_18_11.top_op_0 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (949 177)  (949 177)  routing T_18_11.top_op_3 <X> T_18_11.lc_trk_g0_3
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (965 177)  (965 177)  LC_0 Logic Functioning bit
 (39 1)  (967 177)  (967 177)  LC_0 Logic Functioning bit
 (45 1)  (973 177)  (973 177)  LC_0 Logic Functioning bit
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 179)  (928 179)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 3)  (930 179)  (930 179)  routing T_18_11.lc_trk_g1_1 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (6 3)  (934 179)  (934 179)  routing T_18_11.sp4_h_r_0 <X> T_18_11.sp4_h_l_37
 (11 3)  (939 179)  (939 179)  routing T_18_11.sp4_h_r_2 <X> T_18_11.sp4_h_l_39
 (15 4)  (943 180)  (943 180)  routing T_18_11.sp4_v_b_17 <X> T_18_11.lc_trk_g1_1
 (16 4)  (944 180)  (944 180)  routing T_18_11.sp4_v_b_17 <X> T_18_11.lc_trk_g1_1
 (17 4)  (945 180)  (945 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (6 5)  (934 181)  (934 181)  routing T_18_11.sp4_h_l_38 <X> T_18_11.sp4_h_r_3
 (15 5)  (943 181)  (943 181)  routing T_18_11.bot_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (15 6)  (943 182)  (943 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (17 6)  (945 182)  (945 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 182)  (946 182)  routing T_18_11.lft_op_5 <X> T_18_11.lc_trk_g1_5
 (12 10)  (940 186)  (940 186)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_h_l_45
 (5 11)  (933 187)  (933 187)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_v_t_43
 (8 11)  (936 187)  (936 187)  routing T_18_11.sp4_v_b_4 <X> T_18_11.sp4_v_t_42
 (10 11)  (938 187)  (938 187)  routing T_18_11.sp4_v_b_4 <X> T_18_11.sp4_v_t_42
 (13 11)  (941 187)  (941 187)  routing T_18_11.sp4_h_r_5 <X> T_18_11.sp4_h_l_45
 (5 12)  (933 188)  (933 188)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_h_r_9
 (4 13)  (932 189)  (932 189)  routing T_18_11.sp4_h_l_43 <X> T_18_11.sp4_h_r_9
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 190)  (940 190)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_h_l_46
 (0 15)  (928 191)  (928 191)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 191)  (929 191)  routing T_18_11.lc_trk_g1_5 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (13 15)  (941 191)  (941 191)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_h_l_46


LogicTile_19_11

 (0 0)  (982 176)  (982 176)  Negative Clock bit

 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 176)  (1012 176)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 176)  (1015 176)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 176)  (1016 176)  routing T_19_11.lc_trk_g3_0 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 176)  (1018 176)  LC_0 Logic Functioning bit
 (38 0)  (1020 176)  (1020 176)  LC_0 Logic Functioning bit
 (41 0)  (1023 176)  (1023 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 177)  (1010 177)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (38 1)  (1020 177)  (1020 177)  LC_0 Logic Functioning bit
 (40 1)  (1022 177)  (1022 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (45 1)  (1027 177)  (1027 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (990 178)  (990 178)  routing T_19_11.sp4_h_r_5 <X> T_19_11.sp4_h_l_36
 (10 2)  (992 178)  (992 178)  routing T_19_11.sp4_h_r_5 <X> T_19_11.sp4_h_l_36
 (14 2)  (996 178)  (996 178)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (16 2)  (998 178)  (998 178)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (1000 178)  (1000 178)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g0_5
 (15 3)  (997 179)  (997 179)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (16 3)  (998 179)  (998 179)  routing T_19_11.sp4_h_l_1 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (18 3)  (1000 179)  (1000 179)  routing T_19_11.sp4_v_b_13 <X> T_19_11.lc_trk_g0_5
 (3 5)  (985 181)  (985 181)  routing T_19_11.sp12_h_l_23 <X> T_19_11.sp12_h_r_0
 (5 6)  (987 182)  (987 182)  routing T_19_11.sp4_h_r_0 <X> T_19_11.sp4_h_l_38
 (4 7)  (986 183)  (986 183)  routing T_19_11.sp4_h_r_0 <X> T_19_11.sp4_h_l_38
 (12 9)  (994 185)  (994 185)  routing T_19_11.sp4_h_r_8 <X> T_19_11.sp4_v_b_8
 (4 11)  (986 187)  (986 187)  routing T_19_11.sp4_h_r_10 <X> T_19_11.sp4_h_l_43
 (6 11)  (988 187)  (988 187)  routing T_19_11.sp4_h_r_10 <X> T_19_11.sp4_h_l_43
 (14 12)  (996 188)  (996 188)  routing T_19_11.sp4_h_r_40 <X> T_19_11.lc_trk_g3_0
 (15 12)  (997 188)  (997 188)  routing T_19_11.sp4_h_r_33 <X> T_19_11.lc_trk_g3_1
 (16 12)  (998 188)  (998 188)  routing T_19_11.sp4_h_r_33 <X> T_19_11.lc_trk_g3_1
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.sp4_h_r_33 <X> T_19_11.lc_trk_g3_1
 (19 12)  (1001 188)  (1001 188)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (14 13)  (996 189)  (996 189)  routing T_19_11.sp4_h_r_40 <X> T_19_11.lc_trk_g3_0
 (15 13)  (997 189)  (997 189)  routing T_19_11.sp4_h_r_40 <X> T_19_11.lc_trk_g3_0
 (16 13)  (998 189)  (998 189)  routing T_19_11.sp4_h_r_40 <X> T_19_11.lc_trk_g3_0
 (17 13)  (999 189)  (999 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (983 191)  (983 191)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r


LogicTile_20_11

 (27 0)  (1063 176)  (1063 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1064 176)  (1064 176)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 176)  (1065 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 176)  (1068 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 176)  (1069 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 176)  (1070 176)  routing T_20_11.lc_trk_g3_0 <X> T_20_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 176)  (1071 176)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.input_2_0
 (36 0)  (1072 176)  (1072 176)  LC_0 Logic Functioning bit
 (39 0)  (1075 176)  (1075 176)  LC_0 Logic Functioning bit
 (43 0)  (1079 176)  (1079 176)  LC_0 Logic Functioning bit
 (46 0)  (1082 176)  (1082 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1063 177)  (1063 177)  routing T_20_11.lc_trk_g1_1 <X> T_20_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 177)  (1065 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1066 177)  (1066 177)  routing T_20_11.lc_trk_g3_2 <X> T_20_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 177)  (1068 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1069 177)  (1069 177)  routing T_20_11.lc_trk_g2_4 <X> T_20_11.input_2_0
 (37 1)  (1073 177)  (1073 177)  LC_0 Logic Functioning bit
 (39 1)  (1075 177)  (1075 177)  LC_0 Logic Functioning bit
 (42 1)  (1078 177)  (1078 177)  LC_0 Logic Functioning bit
 (9 2)  (1045 178)  (1045 178)  routing T_20_11.sp4_v_b_1 <X> T_20_11.sp4_h_l_36
 (13 2)  (1049 178)  (1049 178)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_v_t_39
 (12 3)  (1048 179)  (1048 179)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_v_t_39
 (15 4)  (1051 180)  (1051 180)  routing T_20_11.sp12_h_r_1 <X> T_20_11.lc_trk_g1_1
 (17 4)  (1053 180)  (1053 180)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1054 180)  (1054 180)  routing T_20_11.sp12_h_r_1 <X> T_20_11.lc_trk_g1_1
 (18 5)  (1054 181)  (1054 181)  routing T_20_11.sp12_h_r_1 <X> T_20_11.lc_trk_g1_1
 (2 10)  (1038 186)  (1038 186)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (5 10)  (1041 186)  (1041 186)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (14 10)  (1050 186)  (1050 186)  routing T_20_11.sp4_v_t_17 <X> T_20_11.lc_trk_g2_4
 (27 10)  (1063 186)  (1063 186)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (1064 186)  (1064 186)  routing T_20_11.lc_trk_g3_1 <X> T_20_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 186)  (1065 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 186)  (1068 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 186)  (1069 186)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 186)  (1070 186)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 186)  (1073 186)  LC_5 Logic Functioning bit
 (39 10)  (1075 186)  (1075 186)  LC_5 Logic Functioning bit
 (48 10)  (1084 186)  (1084 186)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (4 11)  (1040 187)  (1040 187)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (6 11)  (1042 187)  (1042 187)  routing T_20_11.sp4_v_t_37 <X> T_20_11.sp4_h_l_43
 (16 11)  (1052 187)  (1052 187)  routing T_20_11.sp4_v_t_17 <X> T_20_11.lc_trk_g2_4
 (17 11)  (1053 187)  (1053 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (31 11)  (1067 187)  (1067 187)  routing T_20_11.lc_trk_g3_3 <X> T_20_11.wire_logic_cluster/lc_5/in_3
 (37 11)  (1073 187)  (1073 187)  LC_5 Logic Functioning bit
 (39 11)  (1075 187)  (1075 187)  LC_5 Logic Functioning bit
 (11 12)  (1047 188)  (1047 188)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_v_b_11
 (13 12)  (1049 188)  (1049 188)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_v_b_11
 (15 12)  (1051 188)  (1051 188)  routing T_20_11.sp4_h_r_33 <X> T_20_11.lc_trk_g3_1
 (16 12)  (1052 188)  (1052 188)  routing T_20_11.sp4_h_r_33 <X> T_20_11.lc_trk_g3_1
 (17 12)  (1053 188)  (1053 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (1054 188)  (1054 188)  routing T_20_11.sp4_h_r_33 <X> T_20_11.lc_trk_g3_1
 (21 12)  (1057 188)  (1057 188)  routing T_20_11.sp4_v_t_14 <X> T_20_11.lc_trk_g3_3
 (22 12)  (1058 188)  (1058 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1059 188)  (1059 188)  routing T_20_11.sp4_v_t_14 <X> T_20_11.lc_trk_g3_3
 (12 13)  (1048 189)  (1048 189)  routing T_20_11.sp4_h_l_40 <X> T_20_11.sp4_v_b_11
 (14 13)  (1050 189)  (1050 189)  routing T_20_11.sp4_r_v_b_40 <X> T_20_11.lc_trk_g3_0
 (17 13)  (1053 189)  (1053 189)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1058 189)  (1058 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1059 189)  (1059 189)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g3_2
 (24 13)  (1060 189)  (1060 189)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g3_2
 (25 13)  (1061 189)  (1061 189)  routing T_20_11.sp4_h_l_15 <X> T_20_11.lc_trk_g3_2
 (8 14)  (1044 190)  (1044 190)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_h_l_47
 (10 14)  (1046 190)  (1046 190)  routing T_20_11.sp4_h_r_2 <X> T_20_11.sp4_h_l_47


LogicTile_21_11

 (21 0)  (1111 176)  (1111 176)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g0_3
 (22 0)  (1112 176)  (1112 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1114 176)  (1114 176)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g0_3
 (26 0)  (1116 176)  (1116 176)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (1119 176)  (1119 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 176)  (1121 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 176)  (1122 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1123 176)  (1123 176)  routing T_21_11.lc_trk_g2_5 <X> T_21_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1126 176)  (1126 176)  LC_0 Logic Functioning bit
 (38 0)  (1128 176)  (1128 176)  LC_0 Logic Functioning bit
 (41 0)  (1131 176)  (1131 176)  LC_0 Logic Functioning bit
 (43 0)  (1133 176)  (1133 176)  LC_0 Logic Functioning bit
 (45 0)  (1135 176)  (1135 176)  LC_0 Logic Functioning bit
 (4 1)  (1094 177)  (1094 177)  routing T_21_11.sp4_v_t_42 <X> T_21_11.sp4_h_r_0
 (14 1)  (1104 177)  (1104 177)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g0_0
 (15 1)  (1105 177)  (1105 177)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g0_0
 (16 1)  (1106 177)  (1106 177)  routing T_21_11.sp4_h_r_0 <X> T_21_11.lc_trk_g0_0
 (17 1)  (1107 177)  (1107 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (21 1)  (1111 177)  (1111 177)  routing T_21_11.sp12_h_r_3 <X> T_21_11.lc_trk_g0_3
 (27 1)  (1117 177)  (1117 177)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 177)  (1118 177)  routing T_21_11.lc_trk_g3_5 <X> T_21_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 177)  (1119 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1120 177)  (1120 177)  routing T_21_11.lc_trk_g0_3 <X> T_21_11.wire_logic_cluster/lc_0/in_1
 (37 1)  (1127 177)  (1127 177)  LC_0 Logic Functioning bit
 (39 1)  (1129 177)  (1129 177)  LC_0 Logic Functioning bit
 (41 1)  (1131 177)  (1131 177)  LC_0 Logic Functioning bit
 (43 1)  (1133 177)  (1133 177)  LC_0 Logic Functioning bit
 (44 1)  (1134 177)  (1134 177)  LC_0 Logic Functioning bit
 (45 1)  (1135 177)  (1135 177)  LC_0 Logic Functioning bit
 (2 2)  (1092 178)  (1092 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (3 2)  (1093 178)  (1093 178)  routing T_21_11.sp12_v_t_23 <X> T_21_11.sp12_h_l_23
 (4 2)  (1094 178)  (1094 178)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_v_t_37
 (2 3)  (1092 179)  (1092 179)  routing T_21_11.lc_trk_g0_0 <X> T_21_11.wire_logic_cluster/lc_7/clk
 (5 3)  (1095 179)  (1095 179)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_v_t_37
 (13 6)  (1103 182)  (1103 182)  routing T_21_11.sp4_v_b_5 <X> T_21_11.sp4_v_t_40
 (15 6)  (1105 182)  (1105 182)  routing T_21_11.sp4_h_r_21 <X> T_21_11.lc_trk_g1_5
 (16 6)  (1106 182)  (1106 182)  routing T_21_11.sp4_h_r_21 <X> T_21_11.lc_trk_g1_5
 (17 6)  (1107 182)  (1107 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (1108 182)  (1108 182)  routing T_21_11.sp4_h_r_21 <X> T_21_11.lc_trk_g1_5
 (18 7)  (1108 183)  (1108 183)  routing T_21_11.sp4_h_r_21 <X> T_21_11.lc_trk_g1_5
 (11 8)  (1101 184)  (1101 184)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_v_b_8
 (12 9)  (1102 185)  (1102 185)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_v_b_8
 (17 10)  (1107 186)  (1107 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (11 11)  (1101 187)  (1101 187)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_h_l_45
 (13 11)  (1103 187)  (1103 187)  routing T_21_11.sp4_h_r_0 <X> T_21_11.sp4_h_l_45
 (1 14)  (1091 190)  (1091 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (12 14)  (1102 190)  (1102 190)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_h_l_46
 (15 14)  (1105 190)  (1105 190)  routing T_21_11.sp4_v_t_32 <X> T_21_11.lc_trk_g3_5
 (16 14)  (1106 190)  (1106 190)  routing T_21_11.sp4_v_t_32 <X> T_21_11.lc_trk_g3_5
 (17 14)  (1107 190)  (1107 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (1090 191)  (1090 191)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 191)  (1091 191)  routing T_21_11.lc_trk_g1_5 <X> T_21_11.wire_logic_cluster/lc_7/s_r
 (11 15)  (1101 191)  (1101 191)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_h_l_46
 (13 15)  (1103 191)  (1103 191)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_h_l_46


LogicTile_22_11

 (14 0)  (1158 176)  (1158 176)  routing T_22_11.lft_op_0 <X> T_22_11.lc_trk_g0_0
 (15 1)  (1159 177)  (1159 177)  routing T_22_11.lft_op_0 <X> T_22_11.lc_trk_g0_0
 (17 1)  (1161 177)  (1161 177)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (19 2)  (1163 178)  (1163 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 3)  (1166 179)  (1166 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1169 179)  (1169 179)  routing T_22_11.sp4_r_v_b_30 <X> T_22_11.lc_trk_g0_6
 (4 4)  (1148 180)  (1148 180)  routing T_22_11.sp4_h_l_38 <X> T_22_11.sp4_v_b_3
 (3 5)  (1147 181)  (1147 181)  routing T_22_11.sp12_h_l_23 <X> T_22_11.sp12_h_r_0
 (5 5)  (1149 181)  (1149 181)  routing T_22_11.sp4_h_l_38 <X> T_22_11.sp4_v_b_3
 (12 6)  (1156 182)  (1156 182)  routing T_22_11.sp4_v_t_40 <X> T_22_11.sp4_h_l_40
 (14 6)  (1158 182)  (1158 182)  routing T_22_11.wire_logic_cluster/lc_4/out <X> T_22_11.lc_trk_g1_4
 (11 7)  (1155 183)  (1155 183)  routing T_22_11.sp4_v_t_40 <X> T_22_11.sp4_h_l_40
 (17 7)  (1161 183)  (1161 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (1158 184)  (1158 184)  routing T_22_11.rgt_op_0 <X> T_22_11.lc_trk_g2_0
 (26 8)  (1170 184)  (1170 184)  routing T_22_11.lc_trk_g0_6 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (1171 184)  (1171 184)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (1172 184)  (1172 184)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (1173 184)  (1173 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1175 184)  (1175 184)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1176 184)  (1176 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (1178 184)  (1178 184)  routing T_22_11.lc_trk_g1_4 <X> T_22_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (1180 184)  (1180 184)  LC_4 Logic Functioning bit
 (37 8)  (1181 184)  (1181 184)  LC_4 Logic Functioning bit
 (38 8)  (1182 184)  (1182 184)  LC_4 Logic Functioning bit
 (39 8)  (1183 184)  (1183 184)  LC_4 Logic Functioning bit
 (41 8)  (1185 184)  (1185 184)  LC_4 Logic Functioning bit
 (43 8)  (1187 184)  (1187 184)  LC_4 Logic Functioning bit
 (15 9)  (1159 185)  (1159 185)  routing T_22_11.rgt_op_0 <X> T_22_11.lc_trk_g2_0
 (17 9)  (1161 185)  (1161 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (1170 185)  (1170 185)  routing T_22_11.lc_trk_g0_6 <X> T_22_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1173 185)  (1173 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1174 185)  (1174 185)  routing T_22_11.lc_trk_g3_2 <X> T_22_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (1180 185)  (1180 185)  LC_4 Logic Functioning bit
 (38 9)  (1182 185)  (1182 185)  LC_4 Logic Functioning bit
 (3 10)  (1147 186)  (1147 186)  routing T_22_11.sp12_v_t_22 <X> T_22_11.sp12_h_l_22
 (12 10)  (1156 186)  (1156 186)  routing T_22_11.sp4_v_t_45 <X> T_22_11.sp4_h_l_45
 (29 10)  (1173 186)  (1173 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1176 186)  (1176 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 186)  (1177 186)  routing T_22_11.lc_trk_g2_0 <X> T_22_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (1180 186)  (1180 186)  LC_5 Logic Functioning bit
 (38 10)  (1182 186)  (1182 186)  LC_5 Logic Functioning bit
 (39 10)  (1183 186)  (1183 186)  LC_5 Logic Functioning bit
 (43 10)  (1187 186)  (1187 186)  LC_5 Logic Functioning bit
 (46 10)  (1190 186)  (1190 186)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (1194 186)  (1194 186)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (1196 186)  (1196 186)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (1155 187)  (1155 187)  routing T_22_11.sp4_v_t_45 <X> T_22_11.sp4_h_l_45
 (36 11)  (1180 187)  (1180 187)  LC_5 Logic Functioning bit
 (38 11)  (1182 187)  (1182 187)  LC_5 Logic Functioning bit
 (39 11)  (1183 187)  (1183 187)  LC_5 Logic Functioning bit
 (43 11)  (1187 187)  (1187 187)  LC_5 Logic Functioning bit
 (51 11)  (1195 187)  (1195 187)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (22 13)  (1166 189)  (1166 189)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1168 189)  (1168 189)  routing T_22_11.tnr_op_2 <X> T_22_11.lc_trk_g3_2


LogicTile_23_11

 (15 0)  (1213 176)  (1213 176)  routing T_23_11.top_op_1 <X> T_23_11.lc_trk_g0_1
 (17 0)  (1215 176)  (1215 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1227 176)  (1227 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 176)  (1230 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 176)  (1231 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 176)  (1232 176)  routing T_23_11.lc_trk_g3_0 <X> T_23_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 176)  (1234 176)  LC_0 Logic Functioning bit
 (37 0)  (1235 176)  (1235 176)  LC_0 Logic Functioning bit
 (38 0)  (1236 176)  (1236 176)  LC_0 Logic Functioning bit
 (39 0)  (1237 176)  (1237 176)  LC_0 Logic Functioning bit
 (41 0)  (1239 176)  (1239 176)  LC_0 Logic Functioning bit
 (43 0)  (1241 176)  (1241 176)  LC_0 Logic Functioning bit
 (45 0)  (1243 176)  (1243 176)  LC_0 Logic Functioning bit
 (15 1)  (1213 177)  (1213 177)  routing T_23_11.bot_op_0 <X> T_23_11.lc_trk_g0_0
 (17 1)  (1215 177)  (1215 177)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (1216 177)  (1216 177)  routing T_23_11.top_op_1 <X> T_23_11.lc_trk_g0_1
 (29 1)  (1227 177)  (1227 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (1235 177)  (1235 177)  LC_0 Logic Functioning bit
 (39 1)  (1237 177)  (1237 177)  LC_0 Logic Functioning bit
 (45 1)  (1243 177)  (1243 177)  LC_0 Logic Functioning bit
 (0 2)  (1198 178)  (1198 178)  routing T_23_11.lc_trk_g2_0 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 178)  (1200 178)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (5 2)  (1203 178)  (1203 178)  routing T_23_11.sp4_v_t_43 <X> T_23_11.sp4_h_l_37
 (2 3)  (1200 179)  (1200 179)  routing T_23_11.lc_trk_g2_0 <X> T_23_11.wire_logic_cluster/lc_7/clk
 (4 3)  (1202 179)  (1202 179)  routing T_23_11.sp4_v_t_43 <X> T_23_11.sp4_h_l_37
 (6 3)  (1204 179)  (1204 179)  routing T_23_11.sp4_v_t_43 <X> T_23_11.sp4_h_l_37
 (3 7)  (1201 183)  (1201 183)  routing T_23_11.sp12_h_l_23 <X> T_23_11.sp12_v_t_23
 (14 9)  (1212 185)  (1212 185)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g2_0
 (15 9)  (1213 185)  (1213 185)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g2_0
 (16 9)  (1214 185)  (1214 185)  routing T_23_11.sp4_h_r_24 <X> T_23_11.lc_trk_g2_0
 (17 9)  (1215 185)  (1215 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (1212 186)  (1212 186)  routing T_23_11.sp4_h_r_36 <X> T_23_11.lc_trk_g2_4
 (15 11)  (1213 187)  (1213 187)  routing T_23_11.sp4_h_r_36 <X> T_23_11.lc_trk_g2_4
 (16 11)  (1214 187)  (1214 187)  routing T_23_11.sp4_h_r_36 <X> T_23_11.lc_trk_g2_4
 (17 11)  (1215 187)  (1215 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 12)  (1212 188)  (1212 188)  routing T_23_11.rgt_op_0 <X> T_23_11.lc_trk_g3_0
 (15 13)  (1213 189)  (1213 189)  routing T_23_11.rgt_op_0 <X> T_23_11.lc_trk_g3_0
 (17 13)  (1215 189)  (1215 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (0 14)  (1198 190)  (1198 190)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 190)  (1199 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (1206 190)  (1206 190)  routing T_23_11.sp4_h_r_2 <X> T_23_11.sp4_h_l_47
 (10 14)  (1208 190)  (1208 190)  routing T_23_11.sp4_h_r_2 <X> T_23_11.sp4_h_l_47
 (1 15)  (1199 191)  (1199 191)  routing T_23_11.lc_trk_g2_4 <X> T_23_11.wire_logic_cluster/lc_7/s_r


LogicTile_24_11

 (32 0)  (1284 176)  (1284 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 176)  (1285 176)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 176)  (1286 176)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 176)  (1288 176)  LC_0 Logic Functioning bit
 (37 0)  (1289 176)  (1289 176)  LC_0 Logic Functioning bit
 (38 0)  (1290 176)  (1290 176)  LC_0 Logic Functioning bit
 (39 0)  (1291 176)  (1291 176)  LC_0 Logic Functioning bit
 (45 0)  (1297 176)  (1297 176)  LC_0 Logic Functioning bit
 (47 0)  (1299 176)  (1299 176)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (31 1)  (1283 177)  (1283 177)  routing T_24_11.lc_trk_g3_2 <X> T_24_11.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 177)  (1288 177)  LC_0 Logic Functioning bit
 (37 1)  (1289 177)  (1289 177)  LC_0 Logic Functioning bit
 (38 1)  (1290 177)  (1290 177)  LC_0 Logic Functioning bit
 (39 1)  (1291 177)  (1291 177)  LC_0 Logic Functioning bit
 (45 1)  (1297 177)  (1297 177)  LC_0 Logic Functioning bit
 (0 2)  (1252 178)  (1252 178)  routing T_24_11.glb_netwk_6 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (1 2)  (1253 178)  (1253 178)  routing T_24_11.glb_netwk_6 <X> T_24_11.wire_logic_cluster/lc_7/clk
 (2 2)  (1254 178)  (1254 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 2)  (1261 178)  (1261 178)  routing T_24_11.sp4_h_r_10 <X> T_24_11.sp4_h_l_36
 (10 2)  (1262 178)  (1262 178)  routing T_24_11.sp4_h_r_10 <X> T_24_11.sp4_h_l_36
 (14 3)  (1266 179)  (1266 179)  routing T_24_11.top_op_4 <X> T_24_11.lc_trk_g0_4
 (15 3)  (1267 179)  (1267 179)  routing T_24_11.top_op_4 <X> T_24_11.lc_trk_g0_4
 (17 3)  (1269 179)  (1269 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (3 9)  (1255 185)  (1255 185)  routing T_24_11.sp12_h_l_22 <X> T_24_11.sp12_v_b_1
 (12 10)  (1264 186)  (1264 186)  routing T_24_11.sp4_v_t_39 <X> T_24_11.sp4_h_l_45
 (11 11)  (1263 187)  (1263 187)  routing T_24_11.sp4_v_t_39 <X> T_24_11.sp4_h_l_45
 (13 11)  (1265 187)  (1265 187)  routing T_24_11.sp4_v_t_39 <X> T_24_11.sp4_h_l_45
 (9 12)  (1261 188)  (1261 188)  routing T_24_11.sp4_v_t_47 <X> T_24_11.sp4_h_r_10
 (22 13)  (1274 189)  (1274 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 189)  (1275 189)  routing T_24_11.sp4_h_l_15 <X> T_24_11.lc_trk_g3_2
 (24 13)  (1276 189)  (1276 189)  routing T_24_11.sp4_h_l_15 <X> T_24_11.lc_trk_g3_2
 (25 13)  (1277 189)  (1277 189)  routing T_24_11.sp4_h_l_15 <X> T_24_11.lc_trk_g3_2
 (1 14)  (1253 190)  (1253 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1253 191)  (1253 191)  routing T_24_11.lc_trk_g0_4 <X> T_24_11.wire_logic_cluster/lc_7/s_r


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 2)  (1325 178)  (1325 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_t_4 sp4_v_t_2
 (27 2)  (1333 178)  (1333 178)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.wire_bram/ram/WDATA_14
 (29 2)  (1335 178)  (1335 178)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g1_7 wire_bram/ram/WDATA_14
 (30 2)  (1336 178)  (1336 178)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.wire_bram/ram/WDATA_14
 (37 2)  (1343 178)  (1343 178)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_14 sp12_h_l_9
 (16 3)  (1322 179)  (1322 179)  routing T_25_11.sp12_h_r_12 <X> T_25_11.lc_trk_g0_4
 (17 3)  (1323 179)  (1323 179)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (30 3)  (1336 179)  (1336 179)  routing T_25_11.lc_trk_g1_7 <X> T_25_11.wire_bram/ram/WDATA_14
 (17 6)  (1323 182)  (1323 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (1327 182)  (1327 182)  routing T_25_11.sp12_h_r_7 <X> T_25_11.lc_trk_g1_7
 (22 6)  (1328 182)  (1328 182)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_7 lc_trk_g1_7
 (24 6)  (1330 182)  (1330 182)  routing T_25_11.sp12_h_r_7 <X> T_25_11.lc_trk_g1_7
 (29 6)  (1335 182)  (1335 182)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 182)  (1336 182)  routing T_25_11.lc_trk_g0_4 <X> T_25_11.wire_bram/ram/WDATA_12
 (37 6)  (1343 182)  (1343 182)  Enable bit of Mux _out_links/OutMux5_3 => wire_bram/ram/RDATA_12 sp12_h_r_14
 (21 7)  (1327 183)  (1327 183)  routing T_25_11.sp12_h_r_7 <X> T_25_11.lc_trk_g1_7
 (3 10)  (1309 186)  (1309 186)  routing T_25_11.sp12_v_t_22 <X> T_25_11.sp12_h_l_22
 (27 10)  (1333 186)  (1333 186)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/WDATA_10
 (28 10)  (1334 186)  (1334 186)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/WDATA_10
 (29 10)  (1335 186)  (1335 186)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g3_5 wire_bram/ram/WDATA_10
 (30 10)  (1336 186)  (1336 186)  routing T_25_11.lc_trk_g3_5 <X> T_25_11.wire_bram/ram/WDATA_10
 (22 11)  (1328 187)  (1328 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (37 11)  (1343 187)  (1343 187)  Enable bit of Mux _out_links/OutMux7_5 => wire_bram/ram/RDATA_10 sp4_h_l_15
 (11 12)  (1317 188)  (1317 188)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_v_b_11
 (12 13)  (1318 189)  (1318 189)  routing T_25_11.sp4_v_t_45 <X> T_25_11.sp4_v_b_11
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (16 14)  (1322 190)  (1322 190)  routing T_25_11.sp12_v_b_13 <X> T_25_11.lc_trk_g3_5
 (17 14)  (1323 190)  (1323 190)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_13 lc_trk_g3_5
 (28 14)  (1334 190)  (1334 190)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.wire_bram/ram/WDATA_8
 (29 14)  (1335 190)  (1335 190)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 190)  (1336 190)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.wire_bram/ram/WDATA_8
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (30 15)  (1336 191)  (1336 191)  routing T_25_11.lc_trk_g2_6 <X> T_25_11.wire_bram/ram/WDATA_8
 (38 15)  (1344 191)  (1344 191)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_8 sp12_h_r_22


LogicTile_26_11

 (12 2)  (1360 178)  (1360 178)  routing T_26_11.sp4_v_b_2 <X> T_26_11.sp4_h_l_39
 (13 6)  (1361 182)  (1361 182)  routing T_26_11.sp4_v_b_5 <X> T_26_11.sp4_v_t_40


LogicTile_27_11

 (3 7)  (1405 183)  (1405 183)  routing T_27_11.sp12_h_l_23 <X> T_27_11.sp12_v_t_23


LogicTile_10_10

 (3 14)  (495 174)  (495 174)  routing T_10_10.sp12_h_r_1 <X> T_10_10.sp12_v_t_22
 (3 15)  (495 175)  (495 175)  routing T_10_10.sp12_h_r_1 <X> T_10_10.sp12_v_t_22


LogicTile_11_10

 (3 4)  (549 164)  (549 164)  routing T_11_10.sp12_v_t_23 <X> T_11_10.sp12_h_r_0
 (19 13)  (565 173)  (565 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_10

 (27 0)  (627 160)  (627 160)  routing T_12_10.lc_trk_g1_0 <X> T_12_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 160)  (629 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 160)  (632 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 160)  (633 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 160)  (634 160)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 160)  (636 160)  LC_0 Logic Functioning bit
 (37 0)  (637 160)  (637 160)  LC_0 Logic Functioning bit
 (38 0)  (638 160)  (638 160)  LC_0 Logic Functioning bit
 (39 0)  (639 160)  (639 160)  LC_0 Logic Functioning bit
 (41 0)  (641 160)  (641 160)  LC_0 Logic Functioning bit
 (43 0)  (643 160)  (643 160)  LC_0 Logic Functioning bit
 (45 0)  (645 160)  (645 160)  LC_0 Logic Functioning bit
 (46 0)  (646 160)  (646 160)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (627 161)  (627 161)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 161)  (628 161)  routing T_12_10.lc_trk_g3_1 <X> T_12_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 161)  (629 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 161)  (631 161)  routing T_12_10.lc_trk_g3_2 <X> T_12_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 161)  (636 161)  LC_0 Logic Functioning bit
 (38 1)  (638 161)  (638 161)  LC_0 Logic Functioning bit
 (45 1)  (645 161)  (645 161)  LC_0 Logic Functioning bit
 (0 2)  (600 162)  (600 162)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (2 2)  (602 162)  (602 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (602 163)  (602 163)  routing T_12_10.lc_trk_g2_0 <X> T_12_10.wire_logic_cluster/lc_7/clk
 (14 4)  (614 164)  (614 164)  routing T_12_10.bnr_op_0 <X> T_12_10.lc_trk_g1_0
 (14 5)  (614 165)  (614 165)  routing T_12_10.bnr_op_0 <X> T_12_10.lc_trk_g1_0
 (17 5)  (617 165)  (617 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (16 6)  (616 166)  (616 166)  routing T_12_10.sp12_h_r_13 <X> T_12_10.lc_trk_g1_5
 (17 6)  (617 166)  (617 166)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (14 9)  (614 169)  (614 169)  routing T_12_10.sp4_h_r_24 <X> T_12_10.lc_trk_g2_0
 (15 9)  (615 169)  (615 169)  routing T_12_10.sp4_h_r_24 <X> T_12_10.lc_trk_g2_0
 (16 9)  (616 169)  (616 169)  routing T_12_10.sp4_h_r_24 <X> T_12_10.lc_trk_g2_0
 (17 9)  (617 169)  (617 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (15 12)  (615 172)  (615 172)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g3_1
 (17 12)  (617 172)  (617 172)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 172)  (618 172)  routing T_12_10.rgt_op_1 <X> T_12_10.lc_trk_g3_1
 (25 12)  (625 172)  (625 172)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2
 (22 13)  (622 173)  (622 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 173)  (623 173)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2
 (24 13)  (624 173)  (624 173)  routing T_12_10.sp4_h_r_34 <X> T_12_10.lc_trk_g3_2
 (1 14)  (601 174)  (601 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (600 175)  (600 175)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 175)  (601 175)  routing T_12_10.lc_trk_g1_5 <X> T_12_10.wire_logic_cluster/lc_7/s_r


LogicTile_13_10

 (26 0)  (680 160)  (680 160)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (686 160)  (686 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 160)  (687 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 160)  (688 160)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 160)  (690 160)  LC_0 Logic Functioning bit
 (38 0)  (692 160)  (692 160)  LC_0 Logic Functioning bit
 (15 1)  (669 161)  (669 161)  routing T_13_10.bot_op_0 <X> T_13_10.lc_trk_g0_0
 (17 1)  (671 161)  (671 161)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (28 1)  (682 161)  (682 161)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 161)  (683 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 161)  (685 161)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 161)  (691 161)  LC_0 Logic Functioning bit
 (39 1)  (693 161)  (693 161)  LC_0 Logic Functioning bit
 (46 1)  (700 161)  (700 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (654 162)  (654 162)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (27 2)  (681 162)  (681 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 162)  (682 162)  routing T_13_10.lc_trk_g3_1 <X> T_13_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 162)  (683 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 162)  (686 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 162)  (687 162)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 162)  (690 162)  LC_1 Logic Functioning bit
 (38 2)  (692 162)  (692 162)  LC_1 Logic Functioning bit
 (2 3)  (656 163)  (656 163)  routing T_13_10.lc_trk_g2_0 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (26 3)  (680 163)  (680 163)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 163)  (681 163)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 163)  (682 163)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 163)  (683 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 163)  (685 163)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 163)  (690 163)  LC_1 Logic Functioning bit
 (37 3)  (691 163)  (691 163)  LC_1 Logic Functioning bit
 (38 3)  (692 163)  (692 163)  LC_1 Logic Functioning bit
 (39 3)  (693 163)  (693 163)  LC_1 Logic Functioning bit
 (41 3)  (695 163)  (695 163)  LC_1 Logic Functioning bit
 (43 3)  (697 163)  (697 163)  LC_1 Logic Functioning bit
 (11 4)  (665 164)  (665 164)  routing T_13_10.sp4_h_r_0 <X> T_13_10.sp4_v_b_5
 (14 4)  (668 164)  (668 164)  routing T_13_10.bnr_op_0 <X> T_13_10.lc_trk_g1_0
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 164)  (688 164)  routing T_13_10.lc_trk_g1_0 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (38 4)  (692 164)  (692 164)  LC_2 Logic Functioning bit
 (39 4)  (693 164)  (693 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (45 4)  (699 164)  (699 164)  LC_2 Logic Functioning bit
 (46 4)  (700 164)  (700 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 164)  (704 164)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (668 165)  (668 165)  routing T_13_10.bnr_op_0 <X> T_13_10.lc_trk_g1_0
 (17 5)  (671 165)  (671 165)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (29 5)  (683 165)  (683 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 165)  (691 165)  LC_2 Logic Functioning bit
 (38 5)  (692 165)  (692 165)  LC_2 Logic Functioning bit
 (39 5)  (693 165)  (693 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (44 5)  (698 165)  (698 165)  LC_2 Logic Functioning bit
 (45 5)  (699 165)  (699 165)  LC_2 Logic Functioning bit
 (16 6)  (670 166)  (670 166)  routing T_13_10.sp4_v_b_5 <X> T_13_10.lc_trk_g1_5
 (17 6)  (671 166)  (671 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 166)  (672 166)  routing T_13_10.sp4_v_b_5 <X> T_13_10.lc_trk_g1_5
 (31 6)  (685 166)  (685 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 166)  (687 166)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 166)  (695 166)  LC_3 Logic Functioning bit
 (43 6)  (697 166)  (697 166)  LC_3 Logic Functioning bit
 (47 6)  (701 166)  (701 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (680 167)  (680 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 167)  (681 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 167)  (682 167)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (40 7)  (694 167)  (694 167)  LC_3 Logic Functioning bit
 (42 7)  (696 167)  (696 167)  LC_3 Logic Functioning bit
 (5 8)  (659 168)  (659 168)  routing T_13_10.sp4_v_t_43 <X> T_13_10.sp4_h_r_6
 (14 8)  (668 168)  (668 168)  routing T_13_10.sp4_h_r_40 <X> T_13_10.lc_trk_g2_0
 (14 9)  (668 169)  (668 169)  routing T_13_10.sp4_h_r_40 <X> T_13_10.lc_trk_g2_0
 (15 9)  (669 169)  (669 169)  routing T_13_10.sp4_h_r_40 <X> T_13_10.lc_trk_g2_0
 (16 9)  (670 169)  (670 169)  routing T_13_10.sp4_h_r_40 <X> T_13_10.lc_trk_g2_0
 (17 9)  (671 169)  (671 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 169)  (676 169)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 169)  (678 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (25 9)  (679 169)  (679 169)  routing T_13_10.tnl_op_2 <X> T_13_10.lc_trk_g2_2
 (14 10)  (668 170)  (668 170)  routing T_13_10.sp4_v_t_17 <X> T_13_10.lc_trk_g2_4
 (32 10)  (686 170)  (686 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 170)  (687 170)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 170)  (690 170)  LC_5 Logic Functioning bit
 (38 10)  (692 170)  (692 170)  LC_5 Logic Functioning bit
 (16 11)  (670 171)  (670 171)  routing T_13_10.sp4_v_t_17 <X> T_13_10.lc_trk_g2_4
 (17 11)  (671 171)  (671 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (680 171)  (680 171)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 171)  (681 171)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 171)  (682 171)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 171)  (683 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 171)  (685 171)  routing T_13_10.lc_trk_g2_2 <X> T_13_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (691 171)  (691 171)  LC_5 Logic Functioning bit
 (39 11)  (693 171)  (693 171)  LC_5 Logic Functioning bit
 (17 12)  (671 172)  (671 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 172)  (672 172)  routing T_13_10.wire_logic_cluster/lc_1/out <X> T_13_10.lc_trk_g3_1
 (26 12)  (680 172)  (680 172)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 172)  (681 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 172)  (682 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 172)  (683 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 172)  (684 172)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 172)  (686 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 172)  (687 172)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 172)  (688 172)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 172)  (690 172)  LC_6 Logic Functioning bit
 (38 12)  (692 172)  (692 172)  LC_6 Logic Functioning bit
 (41 12)  (695 172)  (695 172)  LC_6 Logic Functioning bit
 (43 12)  (697 172)  (697 172)  LC_6 Logic Functioning bit
 (22 13)  (676 173)  (676 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 173)  (679 173)  routing T_13_10.sp4_r_v_b_42 <X> T_13_10.lc_trk_g3_2
 (28 13)  (682 173)  (682 173)  routing T_13_10.lc_trk_g2_4 <X> T_13_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 173)  (683 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 173)  (684 173)  routing T_13_10.lc_trk_g3_6 <X> T_13_10.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 173)  (685 173)  routing T_13_10.lc_trk_g3_2 <X> T_13_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (691 173)  (691 173)  LC_6 Logic Functioning bit
 (39 13)  (693 173)  (693 173)  LC_6 Logic Functioning bit
 (41 13)  (695 173)  (695 173)  LC_6 Logic Functioning bit
 (43 13)  (697 173)  (697 173)  LC_6 Logic Functioning bit
 (46 13)  (700 173)  (700 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 174)  (679 174)  routing T_13_10.wire_logic_cluster/lc_6/out <X> T_13_10.lc_trk_g3_6
 (0 15)  (654 175)  (654 175)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 175)  (655 175)  routing T_13_10.lc_trk_g1_5 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 175)  (676 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_10

 (8 0)  (716 160)  (716 160)  routing T_14_10.sp4_h_l_36 <X> T_14_10.sp4_h_r_1
 (2 2)  (710 162)  (710 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (5 2)  (713 162)  (713 162)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_37
 (25 2)  (733 162)  (733 162)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (0 3)  (708 163)  (708 163)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (2 3)  (710 163)  (710 163)  routing T_14_10.lc_trk_g1_1 <X> T_14_10.wire_logic_cluster/lc_7/clk
 (4 3)  (712 163)  (712 163)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_37
 (22 3)  (730 163)  (730 163)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 163)  (732 163)  routing T_14_10.lft_op_6 <X> T_14_10.lc_trk_g0_6
 (15 4)  (723 164)  (723 164)  routing T_14_10.sp4_h_r_9 <X> T_14_10.lc_trk_g1_1
 (16 4)  (724 164)  (724 164)  routing T_14_10.sp4_h_r_9 <X> T_14_10.lc_trk_g1_1
 (17 4)  (725 164)  (725 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 164)  (726 164)  routing T_14_10.sp4_h_r_9 <X> T_14_10.lc_trk_g1_1
 (25 4)  (733 164)  (733 164)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (22 5)  (730 165)  (730 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 165)  (732 165)  routing T_14_10.lft_op_2 <X> T_14_10.lc_trk_g1_2
 (11 7)  (719 167)  (719 167)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_40
 (13 7)  (721 167)  (721 167)  routing T_14_10.sp4_h_r_9 <X> T_14_10.sp4_h_l_40
 (26 8)  (734 168)  (734 168)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 168)  (735 168)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 168)  (737 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 168)  (740 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 168)  (741 168)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 168)  (742 168)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 168)  (744 168)  LC_4 Logic Functioning bit
 (37 8)  (745 168)  (745 168)  LC_4 Logic Functioning bit
 (38 8)  (746 168)  (746 168)  LC_4 Logic Functioning bit
 (39 8)  (747 168)  (747 168)  LC_4 Logic Functioning bit
 (41 8)  (749 168)  (749 168)  LC_4 Logic Functioning bit
 (43 8)  (751 168)  (751 168)  LC_4 Logic Functioning bit
 (45 8)  (753 168)  (753 168)  LC_4 Logic Functioning bit
 (46 8)  (754 168)  (754 168)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (734 169)  (734 169)  routing T_14_10.lc_trk_g0_6 <X> T_14_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 169)  (737 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 169)  (738 169)  routing T_14_10.lc_trk_g1_2 <X> T_14_10.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 169)  (744 169)  LC_4 Logic Functioning bit
 (38 9)  (746 169)  (746 169)  LC_4 Logic Functioning bit
 (44 9)  (752 169)  (752 169)  LC_4 Logic Functioning bit
 (45 9)  (753 169)  (753 169)  LC_4 Logic Functioning bit
 (46 9)  (754 169)  (754 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 12)  (722 172)  (722 172)  routing T_14_10.sp4_h_r_40 <X> T_14_10.lc_trk_g3_0
 (14 13)  (722 173)  (722 173)  routing T_14_10.sp4_h_r_40 <X> T_14_10.lc_trk_g3_0
 (15 13)  (723 173)  (723 173)  routing T_14_10.sp4_h_r_40 <X> T_14_10.lc_trk_g3_0
 (16 13)  (724 173)  (724 173)  routing T_14_10.sp4_h_r_40 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (708 174)  (708 174)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 174)  (709 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (711 174)  (711 174)  routing T_14_10.sp12_h_r_1 <X> T_14_10.sp12_v_t_22
 (10 14)  (718 174)  (718 174)  routing T_14_10.sp4_v_b_5 <X> T_14_10.sp4_h_l_47
 (15 14)  (723 174)  (723 174)  routing T_14_10.sp4_h_l_24 <X> T_14_10.lc_trk_g3_5
 (16 14)  (724 174)  (724 174)  routing T_14_10.sp4_h_l_24 <X> T_14_10.lc_trk_g3_5
 (17 14)  (725 174)  (725 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 174)  (726 174)  routing T_14_10.sp4_h_l_24 <X> T_14_10.lc_trk_g3_5
 (0 15)  (708 175)  (708 175)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 175)  (709 175)  routing T_14_10.lc_trk_g3_5 <X> T_14_10.wire_logic_cluster/lc_7/s_r
 (3 15)  (711 175)  (711 175)  routing T_14_10.sp12_h_r_1 <X> T_14_10.sp12_v_t_22


LogicTile_15_10

 (14 0)  (776 160)  (776 160)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g0_0
 (26 0)  (788 160)  (788 160)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 160)  (789 160)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 160)  (790 160)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 160)  (791 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 160)  (792 160)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 160)  (794 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 160)  (796 160)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 160)  (798 160)  LC_0 Logic Functioning bit
 (37 0)  (799 160)  (799 160)  LC_0 Logic Functioning bit
 (38 0)  (800 160)  (800 160)  LC_0 Logic Functioning bit
 (39 0)  (801 160)  (801 160)  LC_0 Logic Functioning bit
 (41 0)  (803 160)  (803 160)  LC_0 Logic Functioning bit
 (43 0)  (805 160)  (805 160)  LC_0 Logic Functioning bit
 (45 0)  (807 160)  (807 160)  LC_0 Logic Functioning bit
 (14 1)  (776 161)  (776 161)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g0_0
 (15 1)  (777 161)  (777 161)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g0_0
 (16 1)  (778 161)  (778 161)  routing T_15_10.sp4_h_l_5 <X> T_15_10.lc_trk_g0_0
 (17 1)  (779 161)  (779 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (28 1)  (790 161)  (790 161)  routing T_15_10.lc_trk_g2_4 <X> T_15_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 161)  (791 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 161)  (798 161)  LC_0 Logic Functioning bit
 (38 1)  (800 161)  (800 161)  LC_0 Logic Functioning bit
 (45 1)  (807 161)  (807 161)  LC_0 Logic Functioning bit
 (2 2)  (764 162)  (764 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g0_0 wire_logic_cluster/lc_7/clk
 (4 2)  (766 162)  (766 162)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (6 2)  (768 162)  (768 162)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (2 3)  (764 163)  (764 163)  routing T_15_10.lc_trk_g0_0 <X> T_15_10.wire_logic_cluster/lc_7/clk
 (5 3)  (767 163)  (767 163)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_37
 (6 3)  (768 163)  (768 163)  routing T_15_10.sp4_h_r_0 <X> T_15_10.sp4_h_l_37
 (14 4)  (776 164)  (776 164)  routing T_15_10.sp4_h_r_8 <X> T_15_10.lc_trk_g1_0
 (15 5)  (777 165)  (777 165)  routing T_15_10.sp4_h_r_8 <X> T_15_10.lc_trk_g1_0
 (16 5)  (778 165)  (778 165)  routing T_15_10.sp4_h_r_8 <X> T_15_10.lc_trk_g1_0
 (17 5)  (779 165)  (779 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (12 8)  (774 168)  (774 168)  routing T_15_10.sp4_h_l_40 <X> T_15_10.sp4_h_r_8
 (13 9)  (775 169)  (775 169)  routing T_15_10.sp4_h_l_40 <X> T_15_10.sp4_h_r_8
 (4 10)  (766 170)  (766 170)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_43
 (14 10)  (776 170)  (776 170)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g2_4
 (5 11)  (767 171)  (767 171)  routing T_15_10.sp4_h_r_6 <X> T_15_10.sp4_v_t_43
 (15 11)  (777 171)  (777 171)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g2_4
 (16 11)  (778 171)  (778 171)  routing T_15_10.sp4_h_r_36 <X> T_15_10.lc_trk_g2_4
 (17 11)  (779 171)  (779 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (762 174)  (762 174)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 174)  (763 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 174)  (776 174)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (16 14)  (778 174)  (778 174)  routing T_15_10.sp12_v_b_21 <X> T_15_10.lc_trk_g3_5
 (17 14)  (779 174)  (779 174)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (0 15)  (762 175)  (762 175)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 175)  (763 175)  routing T_15_10.lc_trk_g3_5 <X> T_15_10.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 175)  (776 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (15 15)  (777 175)  (777 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (16 15)  (778 175)  (778 175)  routing T_15_10.sp4_h_r_44 <X> T_15_10.lc_trk_g3_4
 (17 15)  (779 175)  (779 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (18 15)  (780 175)  (780 175)  routing T_15_10.sp12_v_b_21 <X> T_15_10.lc_trk_g3_5


LogicTile_16_10

 (22 0)  (838 160)  (838 160)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (839 160)  (839 160)  routing T_16_10.sp12_h_r_11 <X> T_16_10.lc_trk_g0_3
 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (26 1)  (842 161)  (842 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 161)  (847 161)  routing T_16_10.lc_trk_g0_3 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 161)  (853 161)  LC_0 Logic Functioning bit
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (46 1)  (862 161)  (862 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (816 162)  (816 162)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (27 2)  (843 162)  (843 162)  routing T_16_10.lc_trk_g1_1 <X> T_16_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 162)  (845 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 162)  (847 162)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 162)  (848 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 162)  (849 162)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 162)  (852 162)  LC_1 Logic Functioning bit
 (38 2)  (854 162)  (854 162)  LC_1 Logic Functioning bit
 (41 2)  (857 162)  (857 162)  LC_1 Logic Functioning bit
 (43 2)  (859 162)  (859 162)  LC_1 Logic Functioning bit
 (0 3)  (816 163)  (816 163)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 3)  (818 163)  (818 163)  routing T_16_10.lc_trk_g3_1 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (26 3)  (842 163)  (842 163)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 163)  (844 163)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 163)  (845 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 163)  (847 163)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 163)  (853 163)  LC_1 Logic Functioning bit
 (39 3)  (855 163)  (855 163)  LC_1 Logic Functioning bit
 (41 3)  (857 163)  (857 163)  LC_1 Logic Functioning bit
 (43 3)  (859 163)  (859 163)  LC_1 Logic Functioning bit
 (11 4)  (827 164)  (827 164)  routing T_16_10.sp4_h_r_0 <X> T_16_10.sp4_v_b_5
 (14 4)  (830 164)  (830 164)  routing T_16_10.lft_op_0 <X> T_16_10.lc_trk_g1_0
 (17 4)  (833 164)  (833 164)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (834 164)  (834 164)  routing T_16_10.wire_logic_cluster/lc_1/out <X> T_16_10.lc_trk_g1_1
 (27 4)  (843 164)  (843 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 164)  (844 164)  routing T_16_10.lc_trk_g3_0 <X> T_16_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 164)  (845 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 164)  (848 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 164)  (850 164)  routing T_16_10.lc_trk_g1_0 <X> T_16_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 164)  (852 164)  LC_2 Logic Functioning bit
 (38 4)  (854 164)  (854 164)  LC_2 Logic Functioning bit
 (39 4)  (855 164)  (855 164)  LC_2 Logic Functioning bit
 (43 4)  (859 164)  (859 164)  LC_2 Logic Functioning bit
 (45 4)  (861 164)  (861 164)  LC_2 Logic Functioning bit
 (50 4)  (866 164)  (866 164)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (831 165)  (831 165)  routing T_16_10.lft_op_0 <X> T_16_10.lc_trk_g1_0
 (17 5)  (833 165)  (833 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (36 5)  (852 165)  (852 165)  LC_2 Logic Functioning bit
 (38 5)  (854 165)  (854 165)  LC_2 Logic Functioning bit
 (39 5)  (855 165)  (855 165)  LC_2 Logic Functioning bit
 (43 5)  (859 165)  (859 165)  LC_2 Logic Functioning bit
 (44 5)  (860 165)  (860 165)  LC_2 Logic Functioning bit
 (45 5)  (861 165)  (861 165)  LC_2 Logic Functioning bit
 (16 6)  (832 166)  (832 166)  routing T_16_10.sp4_v_b_5 <X> T_16_10.lc_trk_g1_5
 (17 6)  (833 166)  (833 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 166)  (834 166)  routing T_16_10.sp4_v_b_5 <X> T_16_10.lc_trk_g1_5
 (21 8)  (837 168)  (837 168)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g2_3
 (22 8)  (838 168)  (838 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (839 168)  (839 168)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g2_3
 (24 8)  (840 168)  (840 168)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g2_3
 (11 9)  (827 169)  (827 169)  routing T_16_10.sp4_h_l_37 <X> T_16_10.sp4_h_r_8
 (13 9)  (829 169)  (829 169)  routing T_16_10.sp4_h_l_37 <X> T_16_10.sp4_h_r_8
 (21 9)  (837 169)  (837 169)  routing T_16_10.sp4_h_r_43 <X> T_16_10.lc_trk_g2_3
 (13 10)  (829 170)  (829 170)  routing T_16_10.sp4_h_r_8 <X> T_16_10.sp4_v_t_45
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (47 10)  (863 170)  (863 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (12 11)  (828 171)  (828 171)  routing T_16_10.sp4_h_r_8 <X> T_16_10.sp4_v_t_45
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 171)  (839 171)  routing T_16_10.sp4_v_b_46 <X> T_16_10.lc_trk_g2_6
 (24 11)  (840 171)  (840 171)  routing T_16_10.sp4_v_b_46 <X> T_16_10.lc_trk_g2_6
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 171)  (844 171)  routing T_16_10.lc_trk_g2_3 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (14 12)  (830 172)  (830 172)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (15 12)  (831 172)  (831 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (16 12)  (832 172)  (832 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (17 12)  (833 172)  (833 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (834 172)  (834 172)  routing T_16_10.sp4_h_r_33 <X> T_16_10.lc_trk_g3_1
 (19 12)  (835 172)  (835 172)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (15 13)  (831 173)  (831 173)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (16 13)  (832 173)  (832 173)  routing T_16_10.sp4_h_l_21 <X> T_16_10.lc_trk_g3_0
 (17 13)  (833 173)  (833 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (819 174)  (819 174)  routing T_16_10.sp12_h_r_1 <X> T_16_10.sp12_v_t_22
 (27 14)  (843 174)  (843 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 174)  (844 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 174)  (845 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 174)  (847 174)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (0 15)  (816 175)  (816 175)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 175)  (817 175)  routing T_16_10.lc_trk_g1_5 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (3 15)  (819 175)  (819 175)  routing T_16_10.sp12_h_r_1 <X> T_16_10.sp12_v_t_22
 (30 15)  (846 175)  (846 175)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (47 15)  (863 175)  (863 175)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_17_10

 (26 0)  (900 160)  (900 160)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 160)  (901 160)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 160)  (907 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g3_0 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 160)  (910 160)  LC_0 Logic Functioning bit
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (38 0)  (912 160)  (912 160)  LC_0 Logic Functioning bit
 (39 0)  (913 160)  (913 160)  LC_0 Logic Functioning bit
 (41 0)  (915 160)  (915 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (53 0)  (927 160)  (927 160)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 161)  (904 161)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (38 1)  (912 161)  (912 161)  LC_0 Logic Functioning bit
 (45 1)  (919 161)  (919 161)  LC_0 Logic Functioning bit
 (0 2)  (874 162)  (874 162)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (14 2)  (888 162)  (888 162)  routing T_17_10.bnr_op_4 <X> T_17_10.lc_trk_g0_4
 (0 3)  (874 163)  (874 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 3)  (876 163)  (876 163)  routing T_17_10.lc_trk_g3_1 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (14 3)  (888 163)  (888 163)  routing T_17_10.bnr_op_4 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (2 4)  (876 164)  (876 164)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (11 4)  (885 164)  (885 164)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (13 4)  (887 164)  (887 164)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (25 4)  (899 164)  (899 164)  routing T_17_10.lft_op_2 <X> T_17_10.lc_trk_g1_2
 (12 5)  (886 165)  (886 165)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_b_5
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 165)  (898 165)  routing T_17_10.lft_op_2 <X> T_17_10.lc_trk_g1_2
 (16 6)  (890 166)  (890 166)  routing T_17_10.sp4_v_b_5 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (892 166)  (892 166)  routing T_17_10.sp4_v_b_5 <X> T_17_10.lc_trk_g1_5
 (16 12)  (890 172)  (890 172)  routing T_17_10.sp4_v_b_33 <X> T_17_10.lc_trk_g3_1
 (17 12)  (891 172)  (891 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 172)  (892 172)  routing T_17_10.sp4_v_b_33 <X> T_17_10.lc_trk_g3_1
 (14 13)  (888 173)  (888 173)  routing T_17_10.tnl_op_0 <X> T_17_10.lc_trk_g3_0
 (15 13)  (889 173)  (889 173)  routing T_17_10.tnl_op_0 <X> T_17_10.lc_trk_g3_0
 (17 13)  (891 173)  (891 173)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (892 173)  (892 173)  routing T_17_10.sp4_v_b_33 <X> T_17_10.lc_trk_g3_1
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (874 175)  (874 175)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_7/s_r


LogicTile_18_10

 (26 0)  (954 160)  (954 160)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 160)  (956 160)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 160)  (962 160)  routing T_18_10.lc_trk_g1_0 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (37 0)  (965 160)  (965 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (39 0)  (967 160)  (967 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (45 0)  (973 160)  (973 160)  LC_0 Logic Functioning bit
 (8 1)  (936 161)  (936 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (9 1)  (937 161)  (937 161)  routing T_18_10.sp4_h_l_36 <X> T_18_10.sp4_v_b_1
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 161)  (958 161)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 161)  (964 161)  LC_0 Logic Functioning bit
 (38 1)  (966 161)  (966 161)  LC_0 Logic Functioning bit
 (45 1)  (973 161)  (973 161)  LC_0 Logic Functioning bit
 (51 1)  (979 161)  (979 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => lc_trk_g1_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 163)  (928 163)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 3)  (930 163)  (930 163)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (14 4)  (942 164)  (942 164)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g1_0
 (15 4)  (943 164)  (943 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (16 4)  (944 164)  (944 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (946 164)  (946 164)  routing T_18_10.sp4_h_r_9 <X> T_18_10.lc_trk_g1_1
 (13 5)  (941 165)  (941 165)  routing T_18_10.sp4_v_t_37 <X> T_18_10.sp4_h_r_5
 (15 5)  (943 165)  (943 165)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g1_0
 (17 5)  (945 165)  (945 165)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (3 6)  (931 166)  (931 166)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (3 7)  (931 167)  (931 167)  routing T_18_10.sp12_h_r_0 <X> T_18_10.sp12_v_t_23
 (11 7)  (939 167)  (939 167)  routing T_18_10.sp4_h_r_9 <X> T_18_10.sp4_h_l_40
 (13 7)  (941 167)  (941 167)  routing T_18_10.sp4_h_r_9 <X> T_18_10.sp4_h_l_40
 (21 8)  (949 168)  (949 168)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (949 169)  (949 169)  routing T_18_10.bnl_op_3 <X> T_18_10.lc_trk_g2_3
 (14 11)  (942 171)  (942 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (15 11)  (943 171)  (943 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (16 11)  (944 171)  (944 171)  routing T_18_10.sp4_h_l_17 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (0 14)  (928 174)  (928 174)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (945 174)  (945 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (928 175)  (928 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 175)  (929 175)  routing T_18_10.lc_trk_g3_5 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (6 15)  (934 175)  (934 175)  routing T_18_10.sp4_h_r_9 <X> T_18_10.sp4_h_l_44


LogicTile_19_10

 (14 5)  (996 165)  (996 165)  routing T_19_10.top_op_0 <X> T_19_10.lc_trk_g1_0
 (15 5)  (997 165)  (997 165)  routing T_19_10.top_op_0 <X> T_19_10.lc_trk_g1_0
 (17 5)  (999 165)  (999 165)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (13 6)  (995 166)  (995 166)  routing T_19_10.sp4_v_b_5 <X> T_19_10.sp4_v_t_40
 (5 10)  (987 170)  (987 170)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_h_l_43
 (4 11)  (986 171)  (986 171)  routing T_19_10.sp4_h_r_3 <X> T_19_10.sp4_h_l_43
 (12 12)  (994 172)  (994 172)  routing T_19_10.sp4_v_b_11 <X> T_19_10.sp4_h_r_11
 (26 12)  (1008 172)  (1008 172)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 172)  (1009 172)  routing T_19_10.lc_trk_g1_0 <X> T_19_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 172)  (1011 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 172)  (1013 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 172)  (1014 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 172)  (1015 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 172)  (1016 172)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 172)  (1018 172)  LC_6 Logic Functioning bit
 (38 12)  (1020 172)  (1020 172)  LC_6 Logic Functioning bit
 (41 12)  (1023 172)  (1023 172)  LC_6 Logic Functioning bit
 (43 12)  (1025 172)  (1025 172)  LC_6 Logic Functioning bit
 (47 12)  (1029 172)  (1029 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (11 13)  (993 173)  (993 173)  routing T_19_10.sp4_v_b_11 <X> T_19_10.sp4_h_r_11
 (27 13)  (1009 173)  (1009 173)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 173)  (1010 173)  routing T_19_10.lc_trk_g3_5 <X> T_19_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 173)  (1011 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 173)  (1013 173)  routing T_19_10.lc_trk_g3_6 <X> T_19_10.wire_logic_cluster/lc_6/in_3
 (37 13)  (1019 173)  (1019 173)  LC_6 Logic Functioning bit
 (39 13)  (1021 173)  (1021 173)  LC_6 Logic Functioning bit
 (41 13)  (1023 173)  (1023 173)  LC_6 Logic Functioning bit
 (43 13)  (1025 173)  (1025 173)  LC_6 Logic Functioning bit
 (16 14)  (998 174)  (998 174)  routing T_19_10.sp4_v_b_37 <X> T_19_10.lc_trk_g3_5
 (17 14)  (999 174)  (999 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 174)  (1000 174)  routing T_19_10.sp4_v_b_37 <X> T_19_10.lc_trk_g3_5
 (18 15)  (1000 175)  (1000 175)  routing T_19_10.sp4_v_b_37 <X> T_19_10.lc_trk_g3_5
 (22 15)  (1004 175)  (1004 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_20_10

 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (9 6)  (1045 166)  (1045 166)  routing T_20_10.sp4_h_r_1 <X> T_20_10.sp4_h_l_41
 (10 6)  (1046 166)  (1046 166)  routing T_20_10.sp4_h_r_1 <X> T_20_10.sp4_h_l_41
 (8 11)  (1044 171)  (1044 171)  routing T_20_10.sp4_h_l_42 <X> T_20_10.sp4_v_t_42
 (14 12)  (1050 172)  (1050 172)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g3_0
 (27 12)  (1063 172)  (1063 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 172)  (1064 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 172)  (1065 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 172)  (1066 172)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 172)  (1068 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 172)  (1069 172)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 172)  (1070 172)  routing T_20_10.lc_trk_g3_0 <X> T_20_10.wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 172)  (1073 172)  LC_6 Logic Functioning bit
 (39 12)  (1075 172)  (1075 172)  LC_6 Logic Functioning bit
 (45 12)  (1081 172)  (1081 172)  LC_6 Logic Functioning bit
 (47 12)  (1083 172)  (1083 172)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (52 12)  (1088 172)  (1088 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (1051 173)  (1051 173)  routing T_20_10.rgt_op_0 <X> T_20_10.lc_trk_g3_0
 (17 13)  (1053 173)  (1053 173)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (1066 173)  (1066 173)  routing T_20_10.lc_trk_g3_6 <X> T_20_10.wire_logic_cluster/lc_6/in_1
 (37 13)  (1073 173)  (1073 173)  LC_6 Logic Functioning bit
 (39 13)  (1075 173)  (1075 173)  LC_6 Logic Functioning bit
 (48 13)  (1084 173)  (1084 173)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (1061 174)  (1061 174)  routing T_20_10.wire_logic_cluster/lc_6/out <X> T_20_10.lc_trk_g3_6
 (22 15)  (1058 175)  (1058 175)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_21_10

 (22 0)  (1112 160)  (1112 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1113 160)  (1113 160)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (24 0)  (1114 160)  (1114 160)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (27 0)  (1117 160)  (1117 160)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 160)  (1119 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1120 160)  (1120 160)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (32 0)  (1122 160)  (1122 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (1127 160)  (1127 160)  LC_0 Logic Functioning bit
 (39 0)  (1129 160)  (1129 160)  LC_0 Logic Functioning bit
 (41 0)  (1131 160)  (1131 160)  LC_0 Logic Functioning bit
 (43 0)  (1133 160)  (1133 160)  LC_0 Logic Functioning bit
 (45 0)  (1135 160)  (1135 160)  LC_0 Logic Functioning bit
 (21 1)  (1111 161)  (1111 161)  routing T_21_10.sp4_h_r_3 <X> T_21_10.lc_trk_g0_3
 (30 1)  (1120 161)  (1120 161)  routing T_21_10.lc_trk_g1_6 <X> T_21_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (1121 161)  (1121 161)  routing T_21_10.lc_trk_g0_3 <X> T_21_10.wire_logic_cluster/lc_0/in_3
 (37 1)  (1127 161)  (1127 161)  LC_0 Logic Functioning bit
 (39 1)  (1129 161)  (1129 161)  LC_0 Logic Functioning bit
 (41 1)  (1131 161)  (1131 161)  LC_0 Logic Functioning bit
 (43 1)  (1133 161)  (1133 161)  LC_0 Logic Functioning bit
 (46 1)  (1136 161)  (1136 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (48 1)  (1138 161)  (1138 161)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (1141 161)  (1141 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (1090 164)  (1090 164)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (1 4)  (1091 164)  (1091 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 165)  (1090 165)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (1 5)  (1091 165)  (1091 165)  routing T_21_10.lc_trk_g3_3 <X> T_21_10.wire_logic_cluster/lc_7/cen
 (15 6)  (1105 166)  (1105 166)  routing T_21_10.sp4_v_b_21 <X> T_21_10.lc_trk_g1_5
 (16 6)  (1106 166)  (1106 166)  routing T_21_10.sp4_v_b_21 <X> T_21_10.lc_trk_g1_5
 (17 6)  (1107 166)  (1107 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (1115 166)  (1115 166)  routing T_21_10.lft_op_6 <X> T_21_10.lc_trk_g1_6
 (22 7)  (1112 167)  (1112 167)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1114 167)  (1114 167)  routing T_21_10.lft_op_6 <X> T_21_10.lc_trk_g1_6
 (4 10)  (1094 170)  (1094 170)  routing T_21_10.sp4_h_r_0 <X> T_21_10.sp4_v_t_43
 (6 10)  (1096 170)  (1096 170)  routing T_21_10.sp4_h_r_0 <X> T_21_10.sp4_v_t_43
 (13 10)  (1103 170)  (1103 170)  routing T_21_10.sp4_h_r_8 <X> T_21_10.sp4_v_t_45
 (5 11)  (1095 171)  (1095 171)  routing T_21_10.sp4_h_r_0 <X> T_21_10.sp4_v_t_43
 (12 11)  (1102 171)  (1102 171)  routing T_21_10.sp4_h_r_8 <X> T_21_10.sp4_v_t_45
 (21 12)  (1111 172)  (1111 172)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g3_3
 (22 12)  (1112 172)  (1112 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 172)  (1113 172)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g3_3
 (24 12)  (1114 172)  (1114 172)  routing T_21_10.sp4_h_r_35 <X> T_21_10.lc_trk_g3_3
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (1090 175)  (1090 175)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1091 175)  (1091 175)  routing T_21_10.lc_trk_g1_5 <X> T_21_10.wire_logic_cluster/lc_7/s_r


LogicTile_22_10

 (36 0)  (1180 160)  (1180 160)  LC_0 Logic Functioning bit
 (38 0)  (1182 160)  (1182 160)  LC_0 Logic Functioning bit
 (41 0)  (1185 160)  (1185 160)  LC_0 Logic Functioning bit
 (43 0)  (1187 160)  (1187 160)  LC_0 Logic Functioning bit
 (45 0)  (1189 160)  (1189 160)  LC_0 Logic Functioning bit
 (27 1)  (1171 161)  (1171 161)  routing T_22_10.lc_trk_g3_1 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (28 1)  (1172 161)  (1172 161)  routing T_22_10.lc_trk_g3_1 <X> T_22_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (1173 161)  (1173 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (1181 161)  (1181 161)  LC_0 Logic Functioning bit
 (39 1)  (1183 161)  (1183 161)  LC_0 Logic Functioning bit
 (40 1)  (1184 161)  (1184 161)  LC_0 Logic Functioning bit
 (42 1)  (1186 161)  (1186 161)  LC_0 Logic Functioning bit
 (45 1)  (1189 161)  (1189 161)  LC_0 Logic Functioning bit
 (46 1)  (1190 161)  (1190 161)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (1144 162)  (1144 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 162)  (1145 162)  routing T_22_10.glb_netwk_6 <X> T_22_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 162)  (1146 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (1148 162)  (1148 162)  routing T_22_10.sp4_h_r_0 <X> T_22_10.sp4_v_t_37
 (5 3)  (1149 163)  (1149 163)  routing T_22_10.sp4_h_r_0 <X> T_22_10.sp4_v_t_37
 (11 5)  (1155 165)  (1155 165)  routing T_22_10.sp4_h_l_40 <X> T_22_10.sp4_h_r_5
 (15 6)  (1159 166)  (1159 166)  routing T_22_10.sp4_h_r_5 <X> T_22_10.lc_trk_g1_5
 (16 6)  (1160 166)  (1160 166)  routing T_22_10.sp4_h_r_5 <X> T_22_10.lc_trk_g1_5
 (17 6)  (1161 166)  (1161 166)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1162 167)  (1162 167)  routing T_22_10.sp4_h_r_5 <X> T_22_10.lc_trk_g1_5
 (3 10)  (1147 170)  (1147 170)  routing T_22_10.sp12_v_t_22 <X> T_22_10.sp12_h_l_22
 (17 12)  (1161 172)  (1161 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (4 13)  (1148 173)  (1148 173)  routing T_22_10.sp4_v_t_41 <X> T_22_10.sp4_h_r_9
 (18 13)  (1162 173)  (1162 173)  routing T_22_10.sp4_r_v_b_41 <X> T_22_10.lc_trk_g3_1
 (1 14)  (1145 174)  (1145 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (1149 174)  (1149 174)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44
 (0 15)  (1144 175)  (1144 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (1 15)  (1145 175)  (1145 175)  routing T_22_10.lc_trk_g1_5 <X> T_22_10.wire_logic_cluster/lc_7/s_r
 (4 15)  (1148 175)  (1148 175)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44
 (6 15)  (1150 175)  (1150 175)  routing T_22_10.sp4_v_t_38 <X> T_22_10.sp4_h_l_44


LogicTile_23_10

 (31 0)  (1229 160)  (1229 160)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 160)  (1230 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 160)  (1231 160)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 160)  (1232 160)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 160)  (1234 160)  LC_0 Logic Functioning bit
 (37 0)  (1235 160)  (1235 160)  LC_0 Logic Functioning bit
 (38 0)  (1236 160)  (1236 160)  LC_0 Logic Functioning bit
 (39 0)  (1237 160)  (1237 160)  LC_0 Logic Functioning bit
 (45 0)  (1243 160)  (1243 160)  LC_0 Logic Functioning bit
 (31 1)  (1229 161)  (1229 161)  routing T_23_10.lc_trk_g3_6 <X> T_23_10.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 161)  (1234 161)  LC_0 Logic Functioning bit
 (37 1)  (1235 161)  (1235 161)  LC_0 Logic Functioning bit
 (38 1)  (1236 161)  (1236 161)  LC_0 Logic Functioning bit
 (39 1)  (1237 161)  (1237 161)  LC_0 Logic Functioning bit
 (44 1)  (1242 161)  (1242 161)  LC_0 Logic Functioning bit
 (45 1)  (1243 161)  (1243 161)  LC_0 Logic Functioning bit
 (47 1)  (1245 161)  (1245 161)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (53 1)  (1251 161)  (1251 161)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1198 162)  (1198 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 162)  (1199 162)  routing T_23_10.glb_netwk_6 <X> T_23_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 162)  (1200 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 6)  (1203 166)  (1203 166)  routing T_23_10.sp4_v_t_44 <X> T_23_10.sp4_h_l_38
 (4 7)  (1202 167)  (1202 167)  routing T_23_10.sp4_v_t_44 <X> T_23_10.sp4_h_l_38
 (6 7)  (1204 167)  (1204 167)  routing T_23_10.sp4_v_t_44 <X> T_23_10.sp4_h_l_38
 (16 11)  (1214 171)  (1214 171)  routing T_23_10.sp12_v_b_12 <X> T_23_10.lc_trk_g2_4
 (17 11)  (1215 171)  (1215 171)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (0 14)  (1198 174)  (1198 174)  routing T_23_10.lc_trk_g2_4 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1199 174)  (1199 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (1199 175)  (1199 175)  routing T_23_10.lc_trk_g2_4 <X> T_23_10.wire_logic_cluster/lc_7/s_r
 (22 15)  (1220 175)  (1220 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 175)  (1221 175)  routing T_23_10.sp4_v_b_46 <X> T_23_10.lc_trk_g3_6
 (24 15)  (1222 175)  (1222 175)  routing T_23_10.sp4_v_b_46 <X> T_23_10.lc_trk_g3_6


LogicTile_24_10

 (8 2)  (1260 162)  (1260 162)  routing T_24_10.sp4_v_t_36 <X> T_24_10.sp4_h_l_36
 (9 2)  (1261 162)  (1261 162)  routing T_24_10.sp4_v_t_36 <X> T_24_10.sp4_h_l_36
 (9 4)  (1261 164)  (1261 164)  routing T_24_10.sp4_v_t_41 <X> T_24_10.sp4_h_r_4


RAM_Tile_25_10

 (0 0)  (1306 160)  (1306 160)  Negative Clock bit

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (27 2)  (1333 162)  (1333 162)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WDATA_6
 (28 2)  (1334 162)  (1334 162)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WDATA_6
 (29 2)  (1335 162)  (1335 162)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_5 wire_bram/ram/WDATA_6
 (30 2)  (1336 162)  (1336 162)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WDATA_6
 (38 2)  (1344 162)  (1344 162)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_6 sp4_v_t_23
 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (4 4)  (1310 164)  (1310 164)  routing T_25_10.sp4_v_t_42 <X> T_25_10.sp4_v_b_3
 (6 4)  (1312 164)  (1312 164)  routing T_25_10.sp4_v_t_42 <X> T_25_10.sp4_v_b_3
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_5

 (15 4)  (1321 164)  (1321 164)  routing T_25_10.sp4_h_r_17 <X> T_25_10.lc_trk_g1_1
 (16 4)  (1322 164)  (1322 164)  routing T_25_10.sp4_h_r_17 <X> T_25_10.lc_trk_g1_1
 (17 4)  (1323 164)  (1323 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_17 lc_trk_g1_1
 (18 4)  (1324 164)  (1324 164)  routing T_25_10.sp4_h_r_17 <X> T_25_10.lc_trk_g1_1
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (18 5)  (1324 165)  (1324 165)  routing T_25_10.sp4_h_r_17 <X> T_25_10.lc_trk_g1_1
 (5 6)  (1311 166)  (1311 166)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_h_l_38
 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC03_inmux00_bram_cbit_7

 (27 6)  (1333 166)  (1333 166)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.wire_bram/ram/WDATA_4
 (28 6)  (1334 166)  (1334 166)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.wire_bram/ram/WDATA_4
 (29 6)  (1335 166)  (1335 166)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_7 wire_bram/ram/WDATA_4
 (30 6)  (1336 166)  (1336 166)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.wire_bram/ram/WDATA_4
 (4 7)  (1310 167)  (1310 167)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_h_l_38
 (6 7)  (1312 167)  (1312 167)  routing T_25_10.sp4_v_t_44 <X> T_25_10.sp4_h_l_38
 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (30 7)  (1336 167)  (1336 167)  routing T_25_10.lc_trk_g3_7 <X> T_25_10.wire_bram/ram/WDATA_4
 (40 7)  (1346 167)  (1346 167)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_4 sp12_v_t_21
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_17 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp12_v_t_17 <X> T_25_10.lc_trk_g2_2
 (25 9)  (1331 169)  (1331 169)  routing T_25_10.sp12_v_t_17 <X> T_25_10.lc_trk_g2_2
 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (28 10)  (1334 170)  (1334 170)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WDATA_2
 (29 10)  (1335 170)  (1335 170)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (14 11)  (1320 171)  (1320 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (15 11)  (1321 171)  (1321 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_h_r_44 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (30 11)  (1336 171)  (1336 171)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WDATA_2
 (38 11)  (1344 171)  (1344 171)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (16 14)  (1322 174)  (1322 174)  routing T_25_10.sp12_v_t_10 <X> T_25_10.lc_trk_g3_5
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (1327 174)  (1327 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (22 14)  (1328 174)  (1328 174)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 174)  (1329 174)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (27 14)  (1333 174)  (1333 174)  routing T_25_10.lc_trk_g1_1 <X> T_25_10.wire_bram/ram/WDATA_0
 (29 14)  (1335 174)  (1335 174)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g1_1 wire_bram/ram/WDATA_0
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (21 15)  (1327 175)  (1327 175)  routing T_25_10.sp4_v_t_26 <X> T_25_10.lc_trk_g3_7
 (38 15)  (1344 175)  (1344 175)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_26_10

 (19 2)  (1367 162)  (1367 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 5)  (1357 165)  (1357 165)  routing T_26_10.sp4_v_t_41 <X> T_26_10.sp4_v_b_4


LogicTile_29_10

 (3 1)  (1513 161)  (1513 161)  routing T_29_10.sp12_h_l_23 <X> T_29_10.sp12_v_b_0


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9

 (7 10)  (295 154)  (295 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_7_9

 (7 10)  (349 154)  (349 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (349 159)  (349 159)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_9

 (7 15)  (403 159)  (403 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_9_9

 (3 14)  (441 158)  (441 158)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22
 (3 15)  (441 159)  (441 159)  routing T_9_9.sp12_h_r_1 <X> T_9_9.sp12_v_t_22
 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9

 (7 15)  (499 159)  (499 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_9

 (8 3)  (554 147)  (554 147)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_v_t_36
 (9 3)  (555 147)  (555 147)  routing T_11_9.sp4_h_r_1 <X> T_11_9.sp4_v_t_36
 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (11 10)  (611 154)  (611 154)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_v_t_45
 (13 10)  (613 154)  (613 154)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_v_t_45
 (12 11)  (612 155)  (612 155)  routing T_12_9.sp4_h_r_2 <X> T_12_9.sp4_v_t_45
 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (36 0)  (690 144)  (690 144)  LC_0 Logic Functioning bit
 (38 0)  (692 144)  (692 144)  LC_0 Logic Functioning bit
 (41 0)  (695 144)  (695 144)  LC_0 Logic Functioning bit
 (43 0)  (697 144)  (697 144)  LC_0 Logic Functioning bit
 (45 0)  (699 144)  (699 144)  LC_0 Logic Functioning bit
 (26 1)  (680 145)  (680 145)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 145)  (681 145)  routing T_13_9.lc_trk_g1_3 <X> T_13_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 145)  (683 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (691 145)  (691 145)  LC_0 Logic Functioning bit
 (39 1)  (693 145)  (693 145)  LC_0 Logic Functioning bit
 (40 1)  (694 145)  (694 145)  LC_0 Logic Functioning bit
 (42 1)  (696 145)  (696 145)  LC_0 Logic Functioning bit
 (44 1)  (698 145)  (698 145)  LC_0 Logic Functioning bit
 (45 1)  (699 145)  (699 145)  LC_0 Logic Functioning bit
 (0 2)  (654 146)  (654 146)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 2)  (656 146)  (656 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (654 147)  (654 147)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (2 3)  (656 147)  (656 147)  routing T_13_9.lc_trk_g3_1 <X> T_13_9.wire_logic_cluster/lc_7/clk
 (22 4)  (676 148)  (676 148)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (675 149)  (675 149)  routing T_13_9.sp4_r_v_b_27 <X> T_13_9.lc_trk_g1_3
 (15 6)  (669 150)  (669 150)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (17 6)  (671 150)  (671 150)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (672 151)  (672 151)  routing T_13_9.top_op_5 <X> T_13_9.lc_trk_g1_5
 (17 12)  (671 156)  (671 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (672 157)  (672 157)  routing T_13_9.sp4_r_v_b_41 <X> T_13_9.lc_trk_g3_1
 (1 14)  (655 158)  (655 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (657 158)  (657 158)  routing T_13_9.sp12_h_r_1 <X> T_13_9.sp12_v_t_22
 (19 14)  (673 158)  (673 158)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (0 15)  (654 159)  (654 159)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 159)  (655 159)  routing T_13_9.lc_trk_g1_5 <X> T_13_9.wire_logic_cluster/lc_7/s_r
 (3 15)  (657 159)  (657 159)  routing T_13_9.sp12_h_r_1 <X> T_13_9.sp12_v_t_22
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (36 0)  (744 144)  (744 144)  LC_0 Logic Functioning bit
 (38 0)  (746 144)  (746 144)  LC_0 Logic Functioning bit
 (41 0)  (749 144)  (749 144)  LC_0 Logic Functioning bit
 (43 0)  (751 144)  (751 144)  LC_0 Logic Functioning bit
 (45 0)  (753 144)  (753 144)  LC_0 Logic Functioning bit
 (26 1)  (734 145)  (734 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 145)  (735 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 145)  (736 145)  routing T_14_9.lc_trk_g3_3 <X> T_14_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 145)  (737 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 145)  (745 145)  LC_0 Logic Functioning bit
 (39 1)  (747 145)  (747 145)  LC_0 Logic Functioning bit
 (40 1)  (748 145)  (748 145)  LC_0 Logic Functioning bit
 (42 1)  (750 145)  (750 145)  LC_0 Logic Functioning bit
 (45 1)  (753 145)  (753 145)  LC_0 Logic Functioning bit
 (48 1)  (756 145)  (756 145)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 146)  (708 146)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 2)  (710 146)  (710 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g3_1 wire_logic_cluster/lc_7/clk
 (0 3)  (708 147)  (708 147)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (2 3)  (710 147)  (710 147)  routing T_14_9.lc_trk_g3_1 <X> T_14_9.wire_logic_cluster/lc_7/clk
 (9 4)  (717 148)  (717 148)  routing T_14_9.sp4_v_t_41 <X> T_14_9.sp4_h_r_4
 (14 10)  (722 154)  (722 154)  routing T_14_9.sp12_v_t_3 <X> T_14_9.lc_trk_g2_4
 (14 11)  (722 155)  (722 155)  routing T_14_9.sp12_v_t_3 <X> T_14_9.lc_trk_g2_4
 (15 11)  (723 155)  (723 155)  routing T_14_9.sp12_v_t_3 <X> T_14_9.lc_trk_g2_4
 (17 11)  (725 155)  (725 155)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (15 12)  (723 156)  (723 156)  routing T_14_9.sp4_v_t_28 <X> T_14_9.lc_trk_g3_1
 (16 12)  (724 156)  (724 156)  routing T_14_9.sp4_v_t_28 <X> T_14_9.lc_trk_g3_1
 (17 12)  (725 156)  (725 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (729 156)  (729 156)  routing T_14_9.sp4_v_t_14 <X> T_14_9.lc_trk_g3_3
 (22 12)  (730 156)  (730 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (731 156)  (731 156)  routing T_14_9.sp4_v_t_14 <X> T_14_9.lc_trk_g3_3
 (0 14)  (708 158)  (708 158)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 158)  (709 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 159)  (709 159)  routing T_14_9.lc_trk_g2_4 <X> T_14_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (0 2)  (762 146)  (762 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (1 2)  (763 146)  (763 146)  routing T_15_9.glb_netwk_6 <X> T_15_9.wire_logic_cluster/lc_7/clk
 (2 2)  (764 146)  (764 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (770 146)  (770 146)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_h_l_36
 (3 4)  (765 148)  (765 148)  routing T_15_9.sp12_v_t_23 <X> T_15_9.sp12_h_r_0
 (15 4)  (777 148)  (777 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (16 4)  (778 148)  (778 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (17 4)  (779 148)  (779 148)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (780 148)  (780 148)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (27 4)  (789 148)  (789 148)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 148)  (790 148)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 148)  (791 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 148)  (793 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 148)  (794 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 148)  (795 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 148)  (796 148)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 148)  (798 148)  LC_2 Logic Functioning bit
 (41 4)  (803 148)  (803 148)  LC_2 Logic Functioning bit
 (43 4)  (805 148)  (805 148)  LC_2 Logic Functioning bit
 (45 4)  (807 148)  (807 148)  LC_2 Logic Functioning bit
 (18 5)  (780 149)  (780 149)  routing T_15_9.sp4_h_l_4 <X> T_15_9.lc_trk_g1_1
 (27 5)  (789 149)  (789 149)  routing T_15_9.lc_trk_g1_1 <X> T_15_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 149)  (791 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 149)  (792 149)  routing T_15_9.lc_trk_g3_2 <X> T_15_9.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 149)  (793 149)  routing T_15_9.lc_trk_g3_6 <X> T_15_9.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 149)  (794 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 149)  (795 149)  routing T_15_9.lc_trk_g2_0 <X> T_15_9.input_2_2
 (36 5)  (798 149)  (798 149)  LC_2 Logic Functioning bit
 (37 5)  (799 149)  (799 149)  LC_2 Logic Functioning bit
 (38 5)  (800 149)  (800 149)  LC_2 Logic Functioning bit
 (41 5)  (803 149)  (803 149)  LC_2 Logic Functioning bit
 (43 5)  (805 149)  (805 149)  LC_2 Logic Functioning bit
 (51 5)  (813 149)  (813 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 8)  (776 152)  (776 152)  routing T_15_9.sp4_v_t_21 <X> T_15_9.lc_trk_g2_0
 (14 9)  (776 153)  (776 153)  routing T_15_9.sp4_v_t_21 <X> T_15_9.lc_trk_g2_0
 (16 9)  (778 153)  (778 153)  routing T_15_9.sp4_v_t_21 <X> T_15_9.lc_trk_g2_0
 (17 9)  (779 153)  (779 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (5 12)  (767 156)  (767 156)  routing T_15_9.sp4_v_b_9 <X> T_15_9.sp4_h_r_9
 (25 12)  (787 156)  (787 156)  routing T_15_9.wire_logic_cluster/lc_2/out <X> T_15_9.lc_trk_g3_2
 (6 13)  (768 157)  (768 157)  routing T_15_9.sp4_v_b_9 <X> T_15_9.sp4_h_r_9
 (22 13)  (784 157)  (784 157)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (4 14)  (766 158)  (766 158)  routing T_15_9.sp4_h_r_9 <X> T_15_9.sp4_v_t_44
 (5 15)  (767 159)  (767 159)  routing T_15_9.sp4_h_r_9 <X> T_15_9.sp4_v_t_44
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (784 159)  (784 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (785 159)  (785 159)  routing T_15_9.sp12_v_b_14 <X> T_15_9.lc_trk_g3_6


LogicTile_16_9

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (820 146)  (820 146)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_v_t_37
 (5 3)  (821 147)  (821 147)  routing T_16_9.sp4_h_r_0 <X> T_16_9.sp4_v_t_37
 (14 6)  (830 150)  (830 150)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g1_4
 (14 7)  (830 151)  (830 151)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g1_4
 (15 7)  (831 151)  (831 151)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g1_4
 (16 7)  (832 151)  (832 151)  routing T_16_9.sp4_h_l_9 <X> T_16_9.lc_trk_g1_4
 (17 7)  (833 151)  (833 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (14 11)  (830 155)  (830 155)  routing T_16_9.sp4_h_l_17 <X> T_16_9.lc_trk_g2_4
 (15 11)  (831 155)  (831 155)  routing T_16_9.sp4_h_l_17 <X> T_16_9.lc_trk_g2_4
 (16 11)  (832 155)  (832 155)  routing T_16_9.sp4_h_l_17 <X> T_16_9.lc_trk_g2_4
 (17 11)  (833 155)  (833 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (26 12)  (842 156)  (842 156)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 156)  (843 156)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 156)  (844 156)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 156)  (845 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 156)  (846 156)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 156)  (847 156)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 156)  (848 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 156)  (850 156)  routing T_16_9.lc_trk_g1_4 <X> T_16_9.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 156)  (851 156)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.input_2_6
 (36 12)  (852 156)  (852 156)  LC_6 Logic Functioning bit
 (41 12)  (857 156)  (857 156)  LC_6 Logic Functioning bit
 (43 12)  (859 156)  (859 156)  LC_6 Logic Functioning bit
 (45 12)  (861 156)  (861 156)  LC_6 Logic Functioning bit
 (47 12)  (863 156)  (863 156)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (28 13)  (844 157)  (844 157)  routing T_16_9.lc_trk_g2_4 <X> T_16_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 157)  (845 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 157)  (846 157)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 157)  (848 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (849 157)  (849 157)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.input_2_6
 (34 13)  (850 157)  (850 157)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.input_2_6
 (35 13)  (851 157)  (851 157)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.input_2_6
 (36 13)  (852 157)  (852 157)  LC_6 Logic Functioning bit
 (37 13)  (853 157)  (853 157)  LC_6 Logic Functioning bit
 (38 13)  (854 157)  (854 157)  LC_6 Logic Functioning bit
 (41 13)  (857 157)  (857 157)  LC_6 Logic Functioning bit
 (43 13)  (859 157)  (859 157)  LC_6 Logic Functioning bit
 (51 13)  (867 157)  (867 157)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (841 158)  (841 158)  routing T_16_9.wire_logic_cluster/lc_6/out <X> T_16_9.lc_trk_g3_6
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (824 159)  (824 159)  routing T_16_9.sp4_h_r_10 <X> T_16_9.sp4_v_t_47
 (9 15)  (825 159)  (825 159)  routing T_16_9.sp4_h_r_10 <X> T_16_9.sp4_v_t_47
 (21 15)  (837 159)  (837 159)  routing T_16_9.sp4_r_v_b_47 <X> T_16_9.lc_trk_g3_7
 (22 15)  (838 159)  (838 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_9

 (0 2)  (874 146)  (874 146)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => lc_trk_g2_0 wire_logic_cluster/lc_7/clk
 (2 3)  (876 147)  (876 147)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (14 3)  (888 147)  (888 147)  routing T_17_9.sp4_h_r_4 <X> T_17_9.lc_trk_g0_4
 (15 3)  (889 147)  (889 147)  routing T_17_9.sp4_h_r_4 <X> T_17_9.lc_trk_g0_4
 (16 3)  (890 147)  (890 147)  routing T_17_9.sp4_h_r_4 <X> T_17_9.lc_trk_g0_4
 (17 3)  (891 147)  (891 147)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (11 6)  (885 150)  (885 150)  routing T_17_9.sp4_h_r_11 <X> T_17_9.sp4_v_t_40
 (13 6)  (887 150)  (887 150)  routing T_17_9.sp4_h_r_11 <X> T_17_9.sp4_v_t_40
 (26 6)  (900 150)  (900 150)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 150)  (902 150)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 150)  (907 150)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 150)  (908 150)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (38 6)  (912 150)  (912 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (41 6)  (915 150)  (915 150)  LC_3 Logic Functioning bit
 (43 6)  (917 150)  (917 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (12 7)  (886 151)  (886 151)  routing T_17_9.sp4_h_r_11 <X> T_17_9.sp4_v_t_40
 (27 7)  (901 151)  (901 151)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 151)  (902 151)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 151)  (903 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 151)  (910 151)  LC_3 Logic Functioning bit
 (38 7)  (912 151)  (912 151)  LC_3 Logic Functioning bit
 (44 7)  (918 151)  (918 151)  LC_3 Logic Functioning bit
 (45 7)  (919 151)  (919 151)  LC_3 Logic Functioning bit
 (53 7)  (927 151)  (927 151)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (888 152)  (888 152)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g2_0
 (14 9)  (888 153)  (888 153)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g2_0
 (16 9)  (890 153)  (890 153)  routing T_17_9.sp4_v_t_21 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (898 153)  (898 153)  routing T_17_9.tnl_op_2 <X> T_17_9.lc_trk_g2_2
 (25 9)  (899 153)  (899 153)  routing T_17_9.tnl_op_2 <X> T_17_9.lc_trk_g2_2
 (15 12)  (889 156)  (889 156)  routing T_17_9.sp4_v_t_28 <X> T_17_9.lc_trk_g3_1
 (16 12)  (890 156)  (890 156)  routing T_17_9.sp4_v_t_28 <X> T_17_9.lc_trk_g3_1
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (19 12)  (893 156)  (893 156)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (1 14)  (875 158)  (875 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (888 158)  (888 158)  routing T_17_9.rgt_op_4 <X> T_17_9.lc_trk_g3_4
 (1 15)  (875 159)  (875 159)  routing T_17_9.lc_trk_g0_4 <X> T_17_9.wire_logic_cluster/lc_7/s_r
 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (889 159)  (889 159)  routing T_17_9.rgt_op_4 <X> T_17_9.lc_trk_g3_4
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_9

 (14 2)  (942 146)  (942 146)  routing T_18_9.wire_logic_cluster/lc_4/out <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 6)  (942 150)  (942 150)  routing T_18_9.sp4_v_t_1 <X> T_18_9.lc_trk_g1_4
 (14 7)  (942 151)  (942 151)  routing T_18_9.sp4_v_t_1 <X> T_18_9.lc_trk_g1_4
 (16 7)  (944 151)  (944 151)  routing T_18_9.sp4_v_t_1 <X> T_18_9.lc_trk_g1_4
 (17 7)  (945 151)  (945 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 8)  (954 152)  (954 152)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 152)  (955 152)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 152)  (957 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 152)  (958 152)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 152)  (959 152)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 152)  (960 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 152)  (961 152)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 152)  (962 152)  routing T_18_9.lc_trk_g3_4 <X> T_18_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 152)  (964 152)  LC_4 Logic Functioning bit
 (38 8)  (966 152)  (966 152)  LC_4 Logic Functioning bit
 (41 8)  (969 152)  (969 152)  LC_4 Logic Functioning bit
 (43 8)  (971 152)  (971 152)  LC_4 Logic Functioning bit
 (29 9)  (957 153)  (957 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 153)  (964 153)  LC_4 Logic Functioning bit
 (38 9)  (966 153)  (966 153)  LC_4 Logic Functioning bit
 (40 9)  (968 153)  (968 153)  LC_4 Logic Functioning bit
 (42 9)  (970 153)  (970 153)  LC_4 Logic Functioning bit
 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6

 (14 15)  (942 159)  (942 159)  routing T_18_9.sp4_r_v_b_44 <X> T_18_9.lc_trk_g3_4
 (17 15)  (945 159)  (945 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_19_9

 (8 7)  (990 151)  (990 151)  routing T_19_9.sp4_h_r_10 <X> T_19_9.sp4_v_t_41
 (9 7)  (991 151)  (991 151)  routing T_19_9.sp4_h_r_10 <X> T_19_9.sp4_v_t_41
 (10 7)  (992 151)  (992 151)  routing T_19_9.sp4_h_r_10 <X> T_19_9.sp4_v_t_41
 (19 11)  (1001 155)  (1001 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (3 14)  (1039 158)  (1039 158)  routing T_20_9.sp12_h_r_1 <X> T_20_9.sp12_v_t_22
 (8 14)  (1044 158)  (1044 158)  routing T_20_9.sp4_h_r_2 <X> T_20_9.sp4_h_l_47
 (10 14)  (1046 158)  (1046 158)  routing T_20_9.sp4_h_r_2 <X> T_20_9.sp4_h_l_47
 (3 15)  (1039 159)  (1039 159)  routing T_20_9.sp12_h_r_1 <X> T_20_9.sp12_v_t_22
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_9

 (8 6)  (1098 150)  (1098 150)  routing T_21_9.sp4_v_t_47 <X> T_21_9.sp4_h_l_41
 (9 6)  (1099 150)  (1099 150)  routing T_21_9.sp4_v_t_47 <X> T_21_9.sp4_h_l_41
 (10 6)  (1100 150)  (1100 150)  routing T_21_9.sp4_v_t_47 <X> T_21_9.sp4_h_l_41
 (3 10)  (1093 154)  (1093 154)  routing T_21_9.sp12_v_t_22 <X> T_21_9.sp12_h_l_22
 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6

 (11 15)  (1101 159)  (1101 159)  routing T_21_9.sp4_h_r_3 <X> T_21_9.sp4_h_l_46
 (13 15)  (1103 159)  (1103 159)  routing T_21_9.sp4_h_r_3 <X> T_21_9.sp4_h_l_46


LogicTile_22_9

 (26 2)  (1170 146)  (1170 146)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (28 2)  (1172 146)  (1172 146)  routing T_22_9.lc_trk_g2_6 <X> T_22_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 146)  (1173 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 146)  (1174 146)  routing T_22_9.lc_trk_g2_6 <X> T_22_9.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 146)  (1176 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1177 146)  (1177 146)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 146)  (1178 146)  routing T_22_9.lc_trk_g3_1 <X> T_22_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 146)  (1180 146)  LC_1 Logic Functioning bit
 (37 2)  (1181 146)  (1181 146)  LC_1 Logic Functioning bit
 (38 2)  (1182 146)  (1182 146)  LC_1 Logic Functioning bit
 (39 2)  (1183 146)  (1183 146)  LC_1 Logic Functioning bit
 (41 2)  (1185 146)  (1185 146)  LC_1 Logic Functioning bit
 (43 2)  (1187 146)  (1187 146)  LC_1 Logic Functioning bit
 (26 3)  (1170 147)  (1170 147)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (27 3)  (1171 147)  (1171 147)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 147)  (1172 147)  routing T_22_9.lc_trk_g3_6 <X> T_22_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 147)  (1173 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1174 147)  (1174 147)  routing T_22_9.lc_trk_g2_6 <X> T_22_9.wire_logic_cluster/lc_1/in_1
 (36 3)  (1180 147)  (1180 147)  LC_1 Logic Functioning bit
 (38 3)  (1182 147)  (1182 147)  LC_1 Logic Functioning bit
 (46 3)  (1190 147)  (1190 147)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (2 8)  (1146 152)  (1146 152)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 10)  (1147 154)  (1147 154)  routing T_22_9.sp12_h_r_1 <X> T_22_9.sp12_h_l_22
 (11 10)  (1155 154)  (1155 154)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_v_t_45
 (13 10)  (1157 154)  (1157 154)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_v_t_45
 (3 11)  (1147 155)  (1147 155)  routing T_22_9.sp12_h_r_1 <X> T_22_9.sp12_h_l_22
 (12 11)  (1156 155)  (1156 155)  routing T_22_9.sp4_h_r_2 <X> T_22_9.sp4_v_t_45
 (22 11)  (1166 155)  (1166 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (1167 155)  (1167 155)  routing T_22_9.sp4_h_r_30 <X> T_22_9.lc_trk_g2_6
 (24 11)  (1168 155)  (1168 155)  routing T_22_9.sp4_h_r_30 <X> T_22_9.lc_trk_g2_6
 (25 11)  (1169 155)  (1169 155)  routing T_22_9.sp4_h_r_30 <X> T_22_9.lc_trk_g2_6
 (5 12)  (1149 156)  (1149 156)  routing T_22_9.sp4_v_t_44 <X> T_22_9.sp4_h_r_9
 (17 12)  (1161 156)  (1161 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1162 156)  (1162 156)  routing T_22_9.wire_logic_cluster/lc_1/out <X> T_22_9.lc_trk_g3_1
 (7 15)  (1151 159)  (1151 159)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (1166 159)  (1166 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1169 159)  (1169 159)  routing T_22_9.sp4_r_v_b_46 <X> T_22_9.lc_trk_g3_6


LogicTile_23_9

 (13 1)  (1211 145)  (1211 145)  routing T_23_9.sp4_v_t_44 <X> T_23_9.sp4_h_r_2
 (8 14)  (1206 158)  (1206 158)  routing T_23_9.sp4_v_t_41 <X> T_23_9.sp4_h_l_47
 (9 14)  (1207 158)  (1207 158)  routing T_23_9.sp4_v_t_41 <X> T_23_9.sp4_h_l_47
 (10 14)  (1208 158)  (1208 158)  routing T_23_9.sp4_v_t_41 <X> T_23_9.sp4_h_l_47
 (7 15)  (1205 159)  (1205 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_9

 (12 2)  (1264 146)  (1264 146)  routing T_24_9.sp4_h_r_11 <X> T_24_9.sp4_h_l_39
 (21 2)  (1273 146)  (1273 146)  routing T_24_9.sp4_h_l_2 <X> T_24_9.lc_trk_g0_7
 (22 2)  (1274 146)  (1274 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1275 146)  (1275 146)  routing T_24_9.sp4_h_l_2 <X> T_24_9.lc_trk_g0_7
 (24 2)  (1276 146)  (1276 146)  routing T_24_9.sp4_h_l_2 <X> T_24_9.lc_trk_g0_7
 (13 3)  (1265 147)  (1265 147)  routing T_24_9.sp4_h_r_11 <X> T_24_9.sp4_h_l_39
 (15 8)  (1267 152)  (1267 152)  routing T_24_9.sp4_h_r_33 <X> T_24_9.lc_trk_g2_1
 (16 8)  (1268 152)  (1268 152)  routing T_24_9.sp4_h_r_33 <X> T_24_9.lc_trk_g2_1
 (17 8)  (1269 152)  (1269 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1270 152)  (1270 152)  routing T_24_9.sp4_h_r_33 <X> T_24_9.lc_trk_g2_1
 (26 8)  (1278 152)  (1278 152)  routing T_24_9.lc_trk_g2_6 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 152)  (1280 152)  routing T_24_9.lc_trk_g2_1 <X> T_24_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 152)  (1281 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 152)  (1283 152)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 152)  (1284 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (1287 152)  (1287 152)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.input_2_4
 (36 8)  (1288 152)  (1288 152)  LC_4 Logic Functioning bit
 (38 8)  (1290 152)  (1290 152)  LC_4 Logic Functioning bit
 (42 8)  (1294 152)  (1294 152)  LC_4 Logic Functioning bit
 (48 8)  (1300 152)  (1300 152)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1278 153)  (1278 153)  routing T_24_9.lc_trk_g2_6 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 153)  (1280 153)  routing T_24_9.lc_trk_g2_6 <X> T_24_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 153)  (1281 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 153)  (1283 153)  routing T_24_9.lc_trk_g0_7 <X> T_24_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 153)  (1284 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1285 153)  (1285 153)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.input_2_4
 (34 9)  (1286 153)  (1286 153)  routing T_24_9.lc_trk_g3_5 <X> T_24_9.input_2_4
 (37 9)  (1289 153)  (1289 153)  LC_4 Logic Functioning bit
 (39 9)  (1291 153)  (1291 153)  LC_4 Logic Functioning bit
 (42 9)  (1294 153)  (1294 153)  LC_4 Logic Functioning bit
 (25 10)  (1277 154)  (1277 154)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g2_6
 (6 11)  (1258 155)  (1258 155)  routing T_24_9.sp4_h_r_6 <X> T_24_9.sp4_h_l_43
 (22 11)  (1274 155)  (1274 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (1275 155)  (1275 155)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g2_6
 (24 11)  (1276 155)  (1276 155)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g2_6
 (25 11)  (1277 155)  (1277 155)  routing T_24_9.sp4_h_r_46 <X> T_24_9.lc_trk_g2_6
 (15 14)  (1267 158)  (1267 158)  routing T_24_9.sp12_v_t_2 <X> T_24_9.lc_trk_g3_5
 (17 14)  (1269 158)  (1269 158)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (1270 158)  (1270 158)  routing T_24_9.sp12_v_t_2 <X> T_24_9.lc_trk_g3_5
 (7 15)  (1259 159)  (1259 159)  Column buffer control bit: LH_colbuf_cntl_6

 (18 15)  (1270 159)  (1270 159)  routing T_24_9.sp12_v_t_2 <X> T_24_9.lc_trk_g3_5


RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 146)  (1317 146)  routing T_25_9.sp4_h_l_44 <X> T_25_9.sp4_v_t_39
 (27 2)  (1333 146)  (1333 146)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.wire_bram/ram/WDATA_14
 (28 2)  (1334 146)  (1334 146)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.wire_bram/ram/WDATA_14
 (29 2)  (1335 146)  (1335 146)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g3_7 wire_bram/ram/WDATA_14
 (30 2)  (1336 146)  (1336 146)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.wire_bram/ram/WDATA_14
 (37 2)  (1343 146)  (1343 146)  Enable bit of Mux _out_links/OutMux5_1 => wire_bram/ram/RDATA_14 sp12_h_l_9
 (14 3)  (1320 147)  (1320 147)  routing T_25_9.sp12_h_r_20 <X> T_25_9.lc_trk_g0_4
 (16 3)  (1322 147)  (1322 147)  routing T_25_9.sp12_h_r_20 <X> T_25_9.lc_trk_g0_4
 (17 3)  (1323 147)  (1323 147)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (30 3)  (1336 147)  (1336 147)  routing T_25_9.lc_trk_g3_7 <X> T_25_9.wire_bram/ram/WDATA_14
 (17 6)  (1323 150)  (1323 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (29 6)  (1335 150)  (1335 150)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g0_4 wire_bram/ram/WDATA_12
 (30 6)  (1336 150)  (1336 150)  routing T_25_9.lc_trk_g0_4 <X> T_25_9.wire_bram/ram/WDATA_12
 (4 7)  (1310 151)  (1310 151)  routing T_25_9.sp4_v_b_10 <X> T_25_9.sp4_h_l_38
 (18 7)  (1324 151)  (1324 151)  routing T_25_9.sp4_r_v_b_29 <X> T_25_9.lc_trk_g1_5
 (37 7)  (1343 151)  (1343 151)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_12 sp4_h_l_11
 (22 9)  (1328 153)  (1328 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 153)  (1329 153)  routing T_25_9.sp4_v_t_31 <X> T_25_9.lc_trk_g2_2
 (24 9)  (1330 153)  (1330 153)  routing T_25_9.sp4_v_t_31 <X> T_25_9.lc_trk_g2_2
 (3 10)  (1309 154)  (1309 154)  routing T_25_9.sp12_v_t_22 <X> T_25_9.sp12_h_l_22
 (28 10)  (1334 154)  (1334 154)  routing T_25_9.lc_trk_g2_2 <X> T_25_9.wire_bram/ram/WDATA_10
 (29 10)  (1335 154)  (1335 154)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_10
 (30 11)  (1336 155)  (1336 155)  routing T_25_9.lc_trk_g2_2 <X> T_25_9.wire_bram/ram/WDATA_10
 (38 11)  (1344 155)  (1344 155)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (22 12)  (1328 156)  (1328 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_43 lc_trk_g3_3
 (23 12)  (1329 156)  (1329 156)  routing T_25_9.sp4_v_b_43 <X> T_25_9.lc_trk_g3_3
 (24 12)  (1330 156)  (1330 156)  routing T_25_9.sp4_v_b_43 <X> T_25_9.lc_trk_g3_3
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (21 14)  (1327 158)  (1327 158)  routing T_25_9.sp4_v_t_26 <X> T_25_9.lc_trk_g3_7
 (22 14)  (1328 158)  (1328 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1329 158)  (1329 158)  routing T_25_9.sp4_v_t_26 <X> T_25_9.lc_trk_g3_7
 (27 14)  (1333 158)  (1333 158)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.wire_bram/ram/WDATA_8
 (28 14)  (1334 158)  (1334 158)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.wire_bram/ram/WDATA_8
 (29 14)  (1335 158)  (1335 158)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g3_3 wire_bram/ram/WDATA_8
 (37 14)  (1343 158)  (1343 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_bram/ram/RDATA_8 sp12_h_l_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g1_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6

 (13 15)  (1319 159)  (1319 159)  routing T_25_9.sp4_v_b_6 <X> T_25_9.sp4_h_l_46
 (21 15)  (1327 159)  (1327 159)  routing T_25_9.sp4_v_t_26 <X> T_25_9.lc_trk_g3_7
 (30 15)  (1336 159)  (1336 159)  routing T_25_9.lc_trk_g3_3 <X> T_25_9.wire_bram/ram/WDATA_8


LogicTile_26_9



LogicTile_27_9

 (7 15)  (1409 159)  (1409 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_28_9

 (5 10)  (1461 154)  (1461 154)  routing T_28_9.sp4_v_t_37 <X> T_28_9.sp4_h_l_43
 (4 11)  (1460 155)  (1460 155)  routing T_28_9.sp4_v_t_37 <X> T_28_9.sp4_h_l_43
 (6 11)  (1462 155)  (1462 155)  routing T_28_9.sp4_v_t_37 <X> T_28_9.sp4_h_l_43


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8

 (3 4)  (345 132)  (345 132)  routing T_7_8.sp12_v_t_23 <X> T_7_8.sp12_h_r_0
 (7 10)  (349 138)  (349 138)  Column buffer control bit: LH_colbuf_cntl_3



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (13 10)  (613 138)  (613 138)  routing T_12_8.sp4_h_r_8 <X> T_12_8.sp4_v_t_45
 (12 11)  (612 139)  (612 139)  routing T_12_8.sp4_h_r_8 <X> T_12_8.sp4_v_t_45


LogicTile_13_8

 (3 0)  (657 128)  (657 128)  routing T_13_8.sp12_v_t_23 <X> T_13_8.sp12_v_b_0


LogicTile_14_8



LogicTile_15_8

 (9 0)  (771 128)  (771 128)  routing T_15_8.sp4_v_t_36 <X> T_15_8.sp4_h_r_1
 (19 9)  (781 137)  (781 137)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_16_8

 (11 11)  (827 139)  (827 139)  routing T_16_8.sp4_h_r_0 <X> T_16_8.sp4_h_l_45
 (13 11)  (829 139)  (829 139)  routing T_16_8.sp4_h_r_0 <X> T_16_8.sp4_h_l_45
 (3 14)  (819 142)  (819 142)  routing T_16_8.sp12_h_r_1 <X> T_16_8.sp12_v_t_22
 (3 15)  (819 143)  (819 143)  routing T_16_8.sp12_h_r_1 <X> T_16_8.sp12_v_t_22


LogicTile_17_8

 (13 2)  (887 130)  (887 130)  routing T_17_8.sp4_h_r_2 <X> T_17_8.sp4_v_t_39
 (12 3)  (886 131)  (886 131)  routing T_17_8.sp4_h_r_2 <X> T_17_8.sp4_v_t_39
 (2 12)  (876 140)  (876 140)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_18_8

 (16 4)  (944 132)  (944 132)  routing T_18_8.sp12_h_r_9 <X> T_18_8.lc_trk_g1_1
 (17 4)  (945 132)  (945 132)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 8)  (950 136)  (950 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 136)  (951 136)  routing T_18_8.sp12_v_b_19 <X> T_18_8.lc_trk_g2_3
 (28 8)  (956 136)  (956 136)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 136)  (957 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 136)  (958 136)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 136)  (960 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 136)  (961 136)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 136)  (963 136)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.input_2_4
 (36 8)  (964 136)  (964 136)  LC_4 Logic Functioning bit
 (38 8)  (966 136)  (966 136)  LC_4 Logic Functioning bit
 (42 8)  (970 136)  (970 136)  LC_4 Logic Functioning bit
 (46 8)  (974 136)  (974 136)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (21 9)  (949 137)  (949 137)  routing T_18_8.sp12_v_b_19 <X> T_18_8.lc_trk_g2_3
 (27 9)  (955 137)  (955 137)  routing T_18_8.lc_trk_g1_1 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 137)  (957 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 137)  (958 137)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 137)  (959 137)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 137)  (960 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 137)  (961 137)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.input_2_4
 (37 9)  (965 137)  (965 137)  LC_4 Logic Functioning bit
 (39 9)  (967 137)  (967 137)  LC_4 Logic Functioning bit
 (42 9)  (970 137)  (970 137)  LC_4 Logic Functioning bit
 (14 10)  (942 138)  (942 138)  routing T_18_8.sp4_h_r_36 <X> T_18_8.lc_trk_g2_4
 (21 10)  (949 138)  (949 138)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7
 (22 10)  (950 138)  (950 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 138)  (951 138)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7
 (15 11)  (943 139)  (943 139)  routing T_18_8.sp4_h_r_36 <X> T_18_8.lc_trk_g2_4
 (16 11)  (944 139)  (944 139)  routing T_18_8.sp4_h_r_36 <X> T_18_8.lc_trk_g2_4
 (17 11)  (945 139)  (945 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (949 139)  (949 139)  routing T_18_8.sp4_v_t_26 <X> T_18_8.lc_trk_g2_7


LogicTile_19_8

 (8 0)  (990 128)  (990 128)  routing T_19_8.sp4_h_l_36 <X> T_19_8.sp4_h_r_1


LogicTile_20_8

 (8 7)  (1044 135)  (1044 135)  routing T_20_8.sp4_h_r_10 <X> T_20_8.sp4_v_t_41
 (9 7)  (1045 135)  (1045 135)  routing T_20_8.sp4_h_r_10 <X> T_20_8.sp4_v_t_41
 (10 7)  (1046 135)  (1046 135)  routing T_20_8.sp4_h_r_10 <X> T_20_8.sp4_v_t_41
 (8 8)  (1044 136)  (1044 136)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_h_r_7
 (10 8)  (1046 136)  (1046 136)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_h_r_7
 (12 15)  (1048 143)  (1048 143)  routing T_20_8.sp4_h_l_46 <X> T_20_8.sp4_v_t_46


LogicTile_21_8

 (12 2)  (1102 130)  (1102 130)  routing T_21_8.sp4_h_r_11 <X> T_21_8.sp4_h_l_39
 (13 3)  (1103 131)  (1103 131)  routing T_21_8.sp4_h_r_11 <X> T_21_8.sp4_h_l_39


LogicTile_22_8



LogicTile_23_8

 (13 1)  (1211 129)  (1211 129)  routing T_23_8.sp4_v_t_44 <X> T_23_8.sp4_h_r_2
 (9 4)  (1207 132)  (1207 132)  routing T_23_8.sp4_h_l_36 <X> T_23_8.sp4_h_r_4
 (10 4)  (1208 132)  (1208 132)  routing T_23_8.sp4_h_l_36 <X> T_23_8.sp4_h_r_4


LogicTile_24_8

 (6 2)  (1258 130)  (1258 130)  routing T_24_8.sp4_h_l_42 <X> T_24_8.sp4_v_t_37
 (11 6)  (1263 134)  (1263 134)  routing T_24_8.sp4_h_r_11 <X> T_24_8.sp4_v_t_40
 (13 6)  (1265 134)  (1265 134)  routing T_24_8.sp4_h_r_11 <X> T_24_8.sp4_v_t_40
 (12 7)  (1264 135)  (1264 135)  routing T_24_8.sp4_h_r_11 <X> T_24_8.sp4_v_t_40
 (9 14)  (1261 142)  (1261 142)  routing T_24_8.sp4_h_r_7 <X> T_24_8.sp4_h_l_47
 (10 14)  (1262 142)  (1262 142)  routing T_24_8.sp4_h_r_7 <X> T_24_8.sp4_h_l_47


RAM_Tile_25_8

 (0 0)  (1306 128)  (1306 128)  Negative Clock bit

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 129)  (1328 129)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (29 2)  (1335 130)  (1335 130)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_2 wire_bram/ram/WDATA_6
 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 131)  (1320 131)  routing T_25_8.sp4_r_v_b_28 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (30 3)  (1336 131)  (1336 131)  routing T_25_8.lc_trk_g0_2 <X> T_25_8.wire_bram/ram/WDATA_6
 (37 3)  (1343 131)  (1343 131)  Enable bit of Mux _out_links/OutMux7_1 => wire_bram/ram/RDATA_6 sp4_h_l_7
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_4

 (28 6)  (1334 134)  (1334 134)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WDATA_4
 (29 6)  (1335 134)  (1335 134)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g2_4 wire_bram/ram/WDATA_4
 (30 6)  (1336 134)  (1336 134)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WDATA_4
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC03_inmux00_bram_cbit_6

 (37 7)  (1343 135)  (1343 135)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_4 sp4_h_r_22
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_h_l_15 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_h_l_15 <X> T_25_8.lc_trk_g2_2
 (25 9)  (1331 137)  (1331 137)  routing T_25_8.sp4_h_l_15 <X> T_25_8.lc_trk_g2_2
 (28 10)  (1334 138)  (1334 138)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WDATA_2
 (29 10)  (1335 138)  (1335 138)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_2 wire_bram/ram/WDATA_2
 (14 11)  (1320 139)  (1320 139)  routing T_25_8.sp4_h_l_17 <X> T_25_8.lc_trk_g2_4
 (15 11)  (1321 139)  (1321 139)  routing T_25_8.sp4_h_l_17 <X> T_25_8.lc_trk_g2_4
 (16 11)  (1322 139)  (1322 139)  routing T_25_8.sp4_h_l_17 <X> T_25_8.lc_trk_g2_4
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1328 139)  (1328 139)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1329 139)  (1329 139)  routing T_25_8.sp4_v_b_46 <X> T_25_8.lc_trk_g2_6
 (24 11)  (1330 139)  (1330 139)  routing T_25_8.sp4_v_b_46 <X> T_25_8.lc_trk_g2_6
 (30 11)  (1336 139)  (1336 139)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WDATA_2
 (38 11)  (1344 139)  (1344 139)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_2 sp12_h_r_18
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (12 14)  (1318 142)  (1318 142)  routing T_25_8.sp4_v_b_11 <X> T_25_8.sp4_h_l_46
 (28 14)  (1334 142)  (1334 142)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.wire_bram/ram/WDATA_0
 (29 14)  (1335 142)  (1335 142)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_0
 (30 14)  (1336 142)  (1336 142)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.wire_bram/ram/WDATA_0
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6

 (30 15)  (1336 143)  (1336 143)  routing T_25_8.lc_trk_g2_6 <X> T_25_8.wire_bram/ram/WDATA_0
 (38 15)  (1344 143)  (1344 143)  Enable bit of Mux _out_links/OutMux5_7 => wire_bram/ram/RDATA_0 sp12_h_l_21


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (14 7)  (1740 135)  (1740 135)  routing T_33_8.span4_vert_t_14 <X> T_33_8.span4_vert_b_2


LogicTile_3_7

 (3 6)  (129 118)  (129 118)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23
 (3 7)  (129 119)  (129 119)  routing T_3_7.sp12_h_r_0 <X> T_3_7.sp12_v_t_23


LogicTile_6_7

 (11 0)  (299 112)  (299 112)  routing T_6_7.sp4_h_r_9 <X> T_6_7.sp4_v_b_2


LogicTile_7_7

 (17 3)  (359 115)  (359 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g0_4 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (37 4)  (379 116)  (379 116)  LC_2 Logic Functioning bit
 (39 4)  (381 116)  (381 116)  LC_2 Logic Functioning bit
 (40 4)  (382 116)  (382 116)  LC_2 Logic Functioning bit
 (42 4)  (384 116)  (384 116)  LC_2 Logic Functioning bit
 (46 4)  (388 116)  (388 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (371 117)  (371 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 117)  (378 117)  LC_2 Logic Functioning bit
 (38 5)  (380 117)  (380 117)  LC_2 Logic Functioning bit
 (41 5)  (383 117)  (383 117)  LC_2 Logic Functioning bit
 (43 5)  (385 117)  (385 117)  LC_2 Logic Functioning bit
 (0 6)  (342 118)  (342 118)  routing T_7_7.glb_netwk_3 <X> T_7_7.glb2local_0
 (1 6)  (343 118)  (343 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (342 119)  (342 119)  routing T_7_7.glb_netwk_3 <X> T_7_7.glb2local_0


LogicTile_13_7

 (3 12)  (657 124)  (657 124)  routing T_13_7.sp12_v_t_22 <X> T_13_7.sp12_h_r_1


LogicTile_14_7

 (4 6)  (712 118)  (712 118)  routing T_14_7.sp4_h_r_3 <X> T_14_7.sp4_v_t_38
 (5 7)  (713 119)  (713 119)  routing T_14_7.sp4_h_r_3 <X> T_14_7.sp4_v_t_38
 (3 12)  (711 124)  (711 124)  routing T_14_7.sp12_v_t_22 <X> T_14_7.sp12_h_r_1


LogicTile_15_7

 (3 3)  (765 115)  (765 115)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_h_l_23
 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23


LogicTile_16_7

 (11 6)  (827 118)  (827 118)  routing T_16_7.sp4_h_r_11 <X> T_16_7.sp4_v_t_40
 (13 6)  (829 118)  (829 118)  routing T_16_7.sp4_h_r_11 <X> T_16_7.sp4_v_t_40
 (12 7)  (828 119)  (828 119)  routing T_16_7.sp4_h_r_11 <X> T_16_7.sp4_v_t_40
 (3 14)  (819 126)  (819 126)  routing T_16_7.sp12_h_r_1 <X> T_16_7.sp12_v_t_22
 (3 15)  (819 127)  (819 127)  routing T_16_7.sp12_h_r_1 <X> T_16_7.sp12_v_t_22


LogicTile_17_7

 (36 6)  (910 118)  (910 118)  LC_3 Logic Functioning bit
 (37 6)  (911 118)  (911 118)  LC_3 Logic Functioning bit
 (38 6)  (912 118)  (912 118)  LC_3 Logic Functioning bit
 (39 6)  (913 118)  (913 118)  LC_3 Logic Functioning bit
 (40 6)  (914 118)  (914 118)  LC_3 Logic Functioning bit
 (41 6)  (915 118)  (915 118)  LC_3 Logic Functioning bit
 (42 6)  (916 118)  (916 118)  LC_3 Logic Functioning bit
 (43 6)  (917 118)  (917 118)  LC_3 Logic Functioning bit
 (46 6)  (920 118)  (920 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (926 118)  (926 118)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (36 7)  (910 119)  (910 119)  LC_3 Logic Functioning bit
 (37 7)  (911 119)  (911 119)  LC_3 Logic Functioning bit
 (38 7)  (912 119)  (912 119)  LC_3 Logic Functioning bit
 (39 7)  (913 119)  (913 119)  LC_3 Logic Functioning bit
 (40 7)  (914 119)  (914 119)  LC_3 Logic Functioning bit
 (41 7)  (915 119)  (915 119)  LC_3 Logic Functioning bit
 (42 7)  (916 119)  (916 119)  LC_3 Logic Functioning bit
 (43 7)  (917 119)  (917 119)  LC_3 Logic Functioning bit
 (47 7)  (921 119)  (921 119)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_18_7

 (5 8)  (933 120)  (933 120)  routing T_18_7.sp4_h_l_38 <X> T_18_7.sp4_h_r_6
 (4 9)  (932 121)  (932 121)  routing T_18_7.sp4_h_l_38 <X> T_18_7.sp4_h_r_6


LogicTile_20_7

 (11 4)  (1047 116)  (1047 116)  routing T_20_7.sp4_h_l_46 <X> T_20_7.sp4_v_b_5
 (13 4)  (1049 116)  (1049 116)  routing T_20_7.sp4_h_l_46 <X> T_20_7.sp4_v_b_5
 (12 5)  (1048 117)  (1048 117)  routing T_20_7.sp4_h_l_46 <X> T_20_7.sp4_v_b_5


LogicTile_22_7

 (13 9)  (1157 121)  (1157 121)  routing T_22_7.sp4_v_t_38 <X> T_22_7.sp4_h_r_8
 (5 12)  (1149 124)  (1149 124)  routing T_22_7.sp4_h_l_43 <X> T_22_7.sp4_h_r_9
 (4 13)  (1148 125)  (1148 125)  routing T_22_7.sp4_h_l_43 <X> T_22_7.sp4_h_r_9


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (29 2)  (1335 114)  (1335 114)  Enable bit of Mux _bram/lcb1_1 => lc_trk_g0_6 wire_bram/ram/WDATA_14
 (30 2)  (1336 114)  (1336 114)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.wire_bram/ram/WDATA_14
 (38 2)  (1344 114)  (1344 114)  Enable bit of Mux _out_links/OutMux2_1 => wire_bram/ram/RDATA_14 sp4_v_b_34
 (22 3)  (1328 115)  (1328 115)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_22 lc_trk_g0_6
 (23 3)  (1329 115)  (1329 115)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g0_6
 (25 3)  (1331 115)  (1331 115)  routing T_25_7.sp12_h_r_22 <X> T_25_7.lc_trk_g0_6
 (30 3)  (1336 115)  (1336 115)  routing T_25_7.lc_trk_g0_6 <X> T_25_7.wire_bram/ram/WDATA_14
 (27 6)  (1333 118)  (1333 118)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/WDATA_12
 (28 6)  (1334 118)  (1334 118)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/WDATA_12
 (29 6)  (1335 118)  (1335 118)  Enable bit of Mux _bram/lcb1_3 => lc_trk_g3_5 wire_bram/ram/WDATA_12
 (30 6)  (1336 118)  (1336 118)  routing T_25_7.lc_trk_g3_5 <X> T_25_7.wire_bram/ram/WDATA_12
 (39 7)  (1345 119)  (1345 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_bram/ram/RDATA_12 sp4_v_t_11
 (15 9)  (1321 121)  (1321 121)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g2_0
 (16 9)  (1322 121)  (1322 121)  routing T_25_7.sp4_v_b_40 <X> T_25_7.lc_trk_g2_0
 (17 9)  (1323 121)  (1323 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_40 lc_trk_g2_0
 (14 10)  (1320 122)  (1320 122)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (25 10)  (1331 122)  (1331 122)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (28 10)  (1334 122)  (1334 122)  routing T_25_7.lc_trk_g2_0 <X> T_25_7.wire_bram/ram/WDATA_10
 (29 10)  (1335 122)  (1335 122)  Enable bit of Mux _bram/lcb1_5 => lc_trk_g2_0 wire_bram/ram/WDATA_10
 (14 11)  (1320 123)  (1320 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (15 11)  (1321 123)  (1321 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (16 11)  (1322 123)  (1322 123)  routing T_25_7.sp4_h_r_44 <X> T_25_7.lc_trk_g2_4
 (17 11)  (1323 123)  (1323 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1328 123)  (1328 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_t_27 lc_trk_g2_6
 (23 11)  (1329 123)  (1329 123)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (25 11)  (1331 123)  (1331 123)  routing T_25_7.sp4_v_t_27 <X> T_25_7.lc_trk_g2_6
 (38 11)  (1344 123)  (1344 123)  Enable bit of Mux _out_links/OutMux5_5 => wire_bram/ram/RDATA_10 sp12_h_l_17
 (0 14)  (1306 126)  (1306 126)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (15 14)  (1321 126)  (1321 126)  routing T_25_7.sp4_h_r_45 <X> T_25_7.lc_trk_g3_5
 (16 14)  (1322 126)  (1322 126)  routing T_25_7.sp4_h_r_45 <X> T_25_7.lc_trk_g3_5
 (17 14)  (1323 126)  (1323 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 126)  (1324 126)  routing T_25_7.sp4_h_r_45 <X> T_25_7.lc_trk_g3_5
 (28 14)  (1334 126)  (1334 126)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_8
 (29 14)  (1335 126)  (1335 126)  Enable bit of Mux _bram/lcb1_7 => lc_trk_g2_6 wire_bram/ram/WDATA_8
 (30 14)  (1336 126)  (1336 126)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_8
 (38 14)  (1344 126)  (1344 126)  Enable bit of Mux _out_links/OutMux1_7 => wire_bram/ram/RDATA_8 sp4_v_t_19
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g2_4 <X> T_25_7.wire_bram/ram/RE
 (3 15)  (1309 127)  (1309 127)  routing T_25_7.sp12_h_l_22 <X> T_25_7.sp12_v_t_22
 (18 15)  (1324 127)  (1324 127)  routing T_25_7.sp4_h_r_45 <X> T_25_7.lc_trk_g3_5
 (30 15)  (1336 127)  (1336 127)  routing T_25_7.lc_trk_g2_6 <X> T_25_7.wire_bram/ram/WDATA_8


LogicTile_26_7

 (11 5)  (1359 117)  (1359 117)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_h_r_5
 (13 5)  (1361 117)  (1361 117)  routing T_26_7.sp4_h_l_44 <X> T_26_7.sp4_h_r_5
 (13 6)  (1361 118)  (1361 118)  routing T_26_7.sp4_h_r_5 <X> T_26_7.sp4_v_t_40
 (12 7)  (1360 119)  (1360 119)  routing T_26_7.sp4_h_r_5 <X> T_26_7.sp4_v_t_40


LogicTile_18_6

 (3 4)  (931 100)  (931 100)  routing T_18_6.sp12_v_t_23 <X> T_18_6.sp12_h_r_0


LogicTile_19_6

 (13 6)  (995 102)  (995 102)  routing T_19_6.sp4_h_r_5 <X> T_19_6.sp4_v_t_40
 (12 7)  (994 103)  (994 103)  routing T_19_6.sp4_h_r_5 <X> T_19_6.sp4_v_t_40


LogicTile_20_6

 (2 0)  (1038 96)  (1038 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 12)  (1039 108)  (1039 108)  routing T_20_6.sp12_v_t_22 <X> T_20_6.sp12_h_r_1


LogicTile_22_6

 (2 0)  (1146 96)  (1146 96)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_23_6

 (19 14)  (1217 110)  (1217 110)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


RAM_Tile_25_6

 (12 7)  (1318 103)  (1318 103)  routing T_25_6.sp4_h_l_40 <X> T_25_6.sp4_v_t_40


LogicTile_26_6

 (12 3)  (1360 99)  (1360 99)  routing T_26_6.sp4_h_l_39 <X> T_26_6.sp4_v_t_39


LogicTile_28_6

 (3 2)  (1459 98)  (1459 98)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23
 (3 3)  (1459 99)  (1459 99)  routing T_28_6.sp12_h_r_0 <X> T_28_6.sp12_h_l_23


IO_Tile_33_6

 (17 2)  (1743 98)  (1743 98)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0



LogicTile_6_5

 (19 9)  (307 89)  (307 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_13_5

 (3 12)  (657 92)  (657 92)  routing T_13_5.sp12_v_t_22 <X> T_13_5.sp12_h_r_1


RAM_Tile_25_5

 (3 15)  (1309 95)  (1309 95)  routing T_25_5.sp12_h_l_22 <X> T_25_5.sp12_v_t_22


LogicTile_29_5

 (19 4)  (1529 84)  (1529 84)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g0_6 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 86)  (1730 86)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (5 7)  (1731 87)  (1731 87)  routing T_33_5.span4_vert_b_14 <X> T_33_5.lc_trk_g0_6
 (7 7)  (1733 87)  (1733 87)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6


LogicTile_11_4

 (3 0)  (549 64)  (549 64)  routing T_11_4.sp12_v_t_23 <X> T_11_4.sp12_v_b_0


LogicTile_13_4

 (3 12)  (657 76)  (657 76)  routing T_13_4.sp12_v_t_22 <X> T_13_4.sp12_h_r_1


LogicTile_14_4

 (3 0)  (711 64)  (711 64)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_b_0
 (3 1)  (711 65)  (711 65)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_v_b_0


RAM_Tile_25_4

 (3 15)  (1309 79)  (1309 79)  routing T_25_4.sp12_h_l_22 <X> T_25_4.sp12_v_t_22


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23


IO_Tile_33_4

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit


LogicTile_6_3

 (9 13)  (297 61)  (297 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10
 (10 13)  (298 61)  (298 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10


LogicTile_14_3

 (19 0)  (727 48)  (727 48)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_18_3

 (3 6)  (931 54)  (931 54)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23
 (3 7)  (931 55)  (931 55)  routing T_18_3.sp12_h_r_0 <X> T_18_3.sp12_v_t_23


LogicTile_20_3

 (9 1)  (1045 49)  (1045 49)  routing T_20_3.sp4_v_t_40 <X> T_20_3.sp4_v_b_1
 (10 1)  (1046 49)  (1046 49)  routing T_20_3.sp4_v_t_40 <X> T_20_3.sp4_v_b_1


LogicTile_26_3

 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23


LogicTile_30_3

 (3 2)  (1567 50)  (1567 50)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (3 3)  (1567 51)  (1567 51)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_h_l_23
 (3 6)  (1567 54)  (1567 54)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_v_t_23
 (3 7)  (1567 55)  (1567 55)  routing T_30_3.sp12_h_r_0 <X> T_30_3.sp12_v_t_23


IO_Tile_33_3

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 57)  (1742 57)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit


LogicTile_6_2

 (6 0)  (294 32)  (294 32)  routing T_6_2.sp4_v_t_44 <X> T_6_2.sp4_v_b_0
 (5 1)  (293 33)  (293 33)  routing T_6_2.sp4_v_t_44 <X> T_6_2.sp4_v_b_0


LogicTile_22_2

 (3 6)  (1147 38)  (1147 38)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23
 (3 7)  (1147 39)  (1147 39)  routing T_22_2.sp12_h_r_0 <X> T_22_2.sp12_v_t_23


LogicTile_26_2

 (3 6)  (1351 38)  (1351 38)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 7)  (1351 39)  (1351 39)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23


LogicTile_29_2

 (4 13)  (1514 45)  (1514 45)  routing T_29_2.sp4_v_t_41 <X> T_29_2.sp4_h_r_9


LogicTile_30_2

 (3 6)  (1567 38)  (1567 38)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23
 (3 7)  (1567 39)  (1567 39)  routing T_30_2.sp12_h_r_0 <X> T_30_2.sp12_v_t_23


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (4 4)  (1730 36)  (1730 36)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (5 5)  (1731 37)  (1731 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span4_horz_44 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_44 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (16 8)  (1742 40)  (1742 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 41)  (1742 41)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit


LogicTile_10_1

 (8 9)  (500 25)  (500 25)  routing T_10_1.sp4_h_r_7 <X> T_10_1.sp4_v_b_7


LogicTile_11_1

 (2 4)  (548 20)  (548 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_1

 (19 6)  (673 22)  (673 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_17_1

 (3 2)  (877 18)  (877 18)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_l_23


LogicTile_24_1

 (3 6)  (1255 22)  (1255 22)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23
 (3 7)  (1255 23)  (1255 23)  routing T_24_1.sp12_h_r_0 <X> T_24_1.sp12_v_t_23


LogicTile_26_1

 (3 6)  (1351 22)  (1351 22)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23
 (3 7)  (1351 23)  (1351 23)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_v_t_23


LogicTile_28_1

 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23
 (3 7)  (1459 23)  (1459 23)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_v_t_23


IO_Tile_33_1

 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (17 5)  (1743 21)  (1743 21)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (1 3)  (205 13)  (205 13)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (4 10)  (196 4)  (196 4)  routing T_4_0.span4_horz_r_10 <X> T_4_0.lc_trk_g1_2
 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_horz_r_10 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (11 6)  (321 8)  (321 8)  routing T_6_0.span4_vert_13 <X> T_6_0.span4_horz_l_14
 (12 6)  (322 8)  (322 8)  routing T_6_0.span4_vert_13 <X> T_6_0.span4_horz_l_14
 (4 10)  (304 4)  (304 4)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (5 11)  (305 5)  (305 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (6 11)  (306 5)  (306 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (7 11)  (307 5)  (307 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (359 11)  (359 11)  routing T_7_0.span4_horz_r_5 <X> T_7_0.lc_trk_g0_5
 (7 4)  (361 11)  (361 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (362 10)  (362 10)  routing T_7_0.span4_horz_r_5 <X> T_7_0.lc_trk_g0_5
 (13 10)  (377 4)  (377 4)  routing T_7_0.lc_trk_g0_5 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (14 1)  (432 14)  (432 14)  routing T_8_0.span4_horz_l_12 <X> T_8_0.span4_horz_r_0
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_7 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 14)  (413 0)  (413 0)  routing T_8_0.span4_horz_r_15 <X> T_8_0.lc_trk_g1_7
 (7 14)  (415 0)  (415 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (416 0)  (416 0)  routing T_8_0.span4_horz_r_15 <X> T_8_0.lc_trk_g1_7


IO_Tile_9_0

 (11 12)  (471 3)  (471 3)  routing T_9_0.span4_horz_r_3 <X> T_9_0.span4_horz_l_15


IO_Tile_10_0

 (11 2)  (525 12)  (525 12)  routing T_10_0.span4_vert_7 <X> T_10_0.span4_horz_l_13
 (12 2)  (526 12)  (526 12)  routing T_10_0.span4_vert_7 <X> T_10_0.span4_horz_l_13


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (5 6)  (563 8)  (563 8)  routing T_11_0.span12_vert_7 <X> T_11_0.lc_trk_g0_7
 (7 6)  (565 8)  (565 8)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (566 8)  (566 8)  routing T_11_0.span12_vert_7 <X> T_11_0.lc_trk_g0_7
 (8 7)  (566 9)  (566 9)  routing T_11_0.span12_vert_7 <X> T_11_0.lc_trk_g0_7
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_7 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (12 11)  (580 5)  (580 5)  routing T_11_0.lc_trk_g0_7 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (14 1)  (636 14)  (636 14)  routing T_12_0.span4_horz_l_12 <X> T_12_0.span4_horz_r_0
 (4 10)  (616 4)  (616 4)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (11 12)  (687 3)  (687 3)  routing T_13_0.span4_vert_19 <X> T_13_0.span4_horz_l_15
 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_19 <X> T_13_0.span4_horz_l_15
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (12 6)  (742 8)  (742 8)  routing T_14_0.span4_vert_37 <X> T_14_0.span4_horz_l_14
 (3 7)  (735 9)  (735 9)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_9



IO_Tile_15_0

 (3 2)  (789 12)  (789 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_5

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit


IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (5 0)  (1053 15)  (1053 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (6 0)  (1054 15)  (1054 15)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (7 0)  (1055 15)  (1055 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (8 1)  (1056 14)  (1056 14)  routing T_20_0.span4_vert_25 <X> T_20_0.lc_trk_g0_1
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 fabout

