

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM'
================================================================
* Date:           Tue Mar 28 06:22:01 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      612|      612|  6.120 us|  6.120 us|  612|  612|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH  |      589|      589|         3|          1|          1|   588|       yes|
        |- BIAS                                                        |        4|        4|         2|          1|          1|     4|       yes|
        +--------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 23 22 
22 --> 21 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_group_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %kernel_group_offset"   --->   Operation 24 'read' 'kernel_group_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_offset = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %kernel_group_offset_read, i2 0" [utils.cpp:70]   --->   Operation 25 'bitconcatenate' 'kernel_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_offset_cast = zext i6 %kernel_offset" [utils.cpp:70]   --->   Operation 26 'zext' 'kernel_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (4.52ns)   --->   "%empty = mul i15 %kernel_offset_cast, i15 294" [utils.cpp:70]   --->   Operation 27 'mul' 'empty' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %weights"   --->   Operation 28 'read' 'weights_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty" [utils.cpp:70]   --->   Operation 29 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.52ns)   --->   "%empty_36 = add i64 %p_cast, i64 %weights_read" [utils.cpp:70]   --->   Operation 30 'add' 'empty_36' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_36, i32 1, i32 63" [utils.cpp:73]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i63 %trunc_ln" [utils.cpp:73]   --->   Operation 32 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln73" [utils.cpp:73]   --->   Operation 33 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 34 [7/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 34 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 35 [6/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 35 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 36 [5/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 36 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 37 [4/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 37 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 38 [3/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 38 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 39 [2/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 39 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 40 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 41 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 42 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 43 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_read72 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 44 'read' 'p_read72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_11, void @empty_2, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/7] (7.30ns)   --->   "%empty_37 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588" [utils.cpp:73]   --->   Operation 46 'readreq' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln73 = br void" [utils.cpp:73]   --->   Operation 47 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.67>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i10 0, void, i10 %add_ln73_1, void %.split316" [utils.cpp:73]   --->   Operation 48 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%f = phi i3 0, void, i3 %select_ln73_1, void %.split316" [utils.cpp:73]   --->   Operation 49 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 0, void, i8 %select_ln76_2, void %.split316" [utils.cpp:76]   --->   Operation 50 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%c = phi i2 0, void, i2 %select_ln76_1, void %.split316" [utils.cpp:76]   --->   Operation 51 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %select_ln79_2, void %.split316" [utils.cpp:79]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%kh = phi i3 0, void, i3 %select_ln79_1, void %.split316" [utils.cpp:84]   --->   Operation 53 'phi' 'kh' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%kw = phi i3 0, void, i3 %add_ln82, void %.split316" [utils.cpp:82]   --->   Operation 54 'phi' 'kw' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln73_1 = add i10 %indvar_flatten33, i10 1" [utils.cpp:73]   --->   Operation 55 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln73 = icmp_eq  i10 %indvar_flatten33, i10 588" [utils.cpp:73]   --->   Operation 57 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split9, void" [utils.cpp:73]   --->   Operation 58 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln73 = add i3 %f, i3 1" [utils.cpp:73]   --->   Operation 59 'add' 'add_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (1.55ns)   --->   "%icmp_ln76 = icmp_eq  i8 %indvar_flatten11, i8 147" [utils.cpp:76]   --->   Operation 60 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln76, i2 0, i2 %c" [utils.cpp:73]   --->   Operation 61 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.98ns)   --->   "%select_ln73_1 = select i1 %icmp_ln76, i3 %add_ln73, i3 %f" [utils.cpp:73]   --->   Operation 62 'select' 'select_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.97ns)   --->   "%xor_ln73 = xor i1 %icmp_ln76, i1 1" [utils.cpp:73]   --->   Operation 63 'xor' 'xor_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (1.42ns)   --->   "%icmp_ln79 = icmp_eq  i6 %indvar_flatten, i6 49" [utils.cpp:79]   --->   Operation 64 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln73_1 = and i1 %icmp_ln79, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 65 'and' 'and_ln73_1' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [1/1] (1.56ns)   --->   "%add_ln76 = add i2 %select_ln73, i2 1" [utils.cpp:76]   --->   Operation 66 'add' 'add_ln76' <Predicate = (!icmp_ln73)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.97ns)   --->   "%or_ln76 = or i1 %and_ln73_1, i1 %icmp_ln76" [utils.cpp:76]   --->   Operation 67 'or' 'or_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln76_1 = select i1 %and_ln73_1, i2 %add_ln76, i2 %select_ln73" [utils.cpp:76]   --->   Operation 68 'select' 'select_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln79_1 = add i6 %indvar_flatten, i6 1" [utils.cpp:79]   --->   Operation 69 'add' 'add_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (1.18ns)   --->   "%select_ln79_2 = select i1 %or_ln76, i6 1, i6 %add_ln79_1" [utils.cpp:79]   --->   Operation 70 'select' 'select_ln79_2' <Predicate = (!icmp_ln73)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (1.91ns)   --->   "%add_ln76_1 = add i8 %indvar_flatten11, i8 1" [utils.cpp:76]   --->   Operation 71 'add' 'add_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i8 1, i8 %add_ln76_1" [utils.cpp:76]   --->   Operation 72 'select' 'select_ln76_2' <Predicate = (!icmp_ln73)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %select_ln73_1" [utils.cpp:84]   --->   Operation 73 'zext' 'zext_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln73_1, i2 0" [utils.cpp:84]   --->   Operation 74 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i5 %tmp_7" [utils.cpp:84]   --->   Operation 75 'zext' 'zext_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.78ns)   --->   "%sub_ln84 = sub i6 %zext_ln84_1, i6 %zext_ln84" [utils.cpp:84]   --->   Operation 76 'sub' 'sub_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i6 %sub_ln84" [utils.cpp:76]   --->   Operation 77 'sext' 'sext_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln82 = icmp_eq  i3 %kw, i3 7" [utils.cpp:82]   --->   Operation 78 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%and_ln73 = and i1 %icmp_ln82, i1 %xor_ln73" [utils.cpp:73]   --->   Operation 79 'and' 'and_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.98ns)   --->   "%select_ln76 = select i1 %or_ln76, i3 0, i3 %kh" [utils.cpp:76]   --->   Operation 80 'select' 'select_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i2 %select_ln76_1" [utils.cpp:84]   --->   Operation 81 'zext' 'zext_ln84_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln84 = add i7 %sext_ln76, i7 %zext_ln84_2" [utils.cpp:84]   --->   Operation 82 'add' 'add_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln84 = shl i7 %add_ln84, i7 3" [utils.cpp:84]   --->   Operation 83 'shl' 'shl_ln84' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln84_1 = sub i7 %shl_ln84, i7 %add_ln84" [utils.cpp:84]   --->   Operation 84 'sub' 'sub_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%xor_ln76 = xor i1 %icmp_ln79, i1 1" [utils.cpp:76]   --->   Operation 85 'xor' 'xor_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln76)   --->   "%or_ln76_1 = or i1 %icmp_ln76, i1 %xor_ln76" [utils.cpp:76]   --->   Operation 86 'or' 'or_ln76_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln76 = and i1 %and_ln73, i1 %or_ln76_1" [utils.cpp:76]   --->   Operation 87 'and' 'and_ln76' <Predicate = (!icmp_ln73)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (1.65ns)   --->   "%add_ln79 = add i3 %select_ln76, i3 1" [utils.cpp:79]   --->   Operation 88 'add' 'add_ln79' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79 = or i1 %and_ln76, i1 %and_ln73_1" [utils.cpp:79]   --->   Operation 89 'or' 'or_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln79)   --->   "%or_ln79_1 = or i1 %or_ln79, i1 %icmp_ln76" [utils.cpp:79]   --->   Operation 90 'or' 'or_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln79 = select i1 %or_ln79_1, i3 0, i3 %kw" [utils.cpp:79]   --->   Operation 91 'select' 'select_ln79' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.98ns)   --->   "%select_ln79_1 = select i1 %and_ln76, i3 %add_ln79, i3 %select_ln76" [utils.cpp:79]   --->   Operation 92 'select' 'select_ln79_1' <Predicate = (!icmp_ln73)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i3 %select_ln79" [utils.cpp:84]   --->   Operation 93 'zext' 'zext_ln84_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i7 %sub_ln84_1, i7 %zext_ln84_3" [utils.cpp:84]   --->   Operation 94 'add' 'add_ln84_1' <Predicate = (!icmp_ln73)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 95 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [utils.cpp:84]   --->   Operation 95 'read' 'wt_addr_read' <Predicate = (!icmp_ln73)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 96 [1/1] (1.30ns)   --->   "%switch_ln84 = switch i3 %select_ln79_1, void %branch6, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5" [utils.cpp:84]   --->   Operation 96 'switch' 'switch_ln84' <Predicate = (!icmp_ln73)> <Delay = 1.30>
ST_11 : Operation 97 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %select_ln79, i3 1" [utils.cpp:82]   --->   Operation 97 'add' 'add_ln82' <Predicate = (!icmp_ln73)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 588, i64 588, i64 588"   --->   Operation 100 'speclooptripcount' 'empty_38' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i7 %add_ln84_1" [utils.cpp:84]   --->   Operation 106 'zext' 'zext_ln84_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i16 %weight_buf, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 107 'getelementptr' 'weight_buf_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%weight_buf1_addr = getelementptr i16 %weight_buf1, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 108 'getelementptr' 'weight_buf1_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%weight_buf2_addr = getelementptr i16 %weight_buf2, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 109 'getelementptr' 'weight_buf2_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%weight_buf3_addr = getelementptr i16 %weight_buf3, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 110 'getelementptr' 'weight_buf3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%weight_buf4_addr = getelementptr i16 %weight_buf4, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 111 'getelementptr' 'weight_buf4_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%weight_buf5_addr = getelementptr i16 %weight_buf5, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 112 'getelementptr' 'weight_buf5_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%weight_buf6_addr = getelementptr i16 %weight_buf6, i64 0, i64 %zext_ln84_4" [utils.cpp:84]   --->   Operation 113 'getelementptr' 'weight_buf6_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [utils.cpp:82]   --->   Operation 114 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf5_addr" [utils.cpp:84]   --->   Operation 115 'store' 'store_ln84' <Predicate = (select_ln79_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 116 'br' 'br_ln84' <Predicate = (select_ln79_1 == 5)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf4_addr" [utils.cpp:84]   --->   Operation 117 'store' 'store_ln84' <Predicate = (select_ln79_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 118 'br' 'br_ln84' <Predicate = (select_ln79_1 == 4)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf3_addr" [utils.cpp:84]   --->   Operation 119 'store' 'store_ln84' <Predicate = (select_ln79_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 120 'br' 'br_ln84' <Predicate = (select_ln79_1 == 3)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf2_addr" [utils.cpp:84]   --->   Operation 121 'store' 'store_ln84' <Predicate = (select_ln79_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 122 'br' 'br_ln84' <Predicate = (select_ln79_1 == 2)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf1_addr" [utils.cpp:84]   --->   Operation 123 'store' 'store_ln84' <Predicate = (select_ln79_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 124 'br' 'br_ln84' <Predicate = (select_ln79_1 == 1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf_addr" [utils.cpp:84]   --->   Operation 125 'store' 'store_ln84' <Predicate = (select_ln79_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 126 'br' 'br_ln84' <Predicate = (select_ln79_1 == 0)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %wt_addr_read, i7 %weight_buf6_addr" [utils.cpp:84]   --->   Operation 127 'store' 'store_ln84' <Predicate = (select_ln79_1 == 7) | (select_ln79_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.split316" [utils.cpp:84]   --->   Operation 128 'br' 'br_ln84' <Predicate = (select_ln79_1 == 7) | (select_ln79_1 == 6)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.52>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%bias_buf9_04 = alloca i32 1"   --->   Operation 129 'alloca' 'bias_buf9_04' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 130 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32 1"   --->   Operation 131 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%bias_buf8_05 = alloca i32 1"   --->   Operation 132 'alloca' 'bias_buf8_05' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%bias_buf_06 = alloca i32 1"   --->   Operation 133 'alloca' 'bias_buf_06' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 134 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%bias_buf7_07 = alloca i32 1"   --->   Operation 135 'alloca' 'bias_buf7_07' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 136 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %kernel_group_offset_read, i3 0"   --->   Operation 137 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%p_cast2 = zext i7 %tmp"   --->   Operation 138 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (3.52ns)   --->   "%empty_39 = add i64 %p_cast2, i64 %bias_read"   --->   Operation 139 'add' 'empty_39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_39, i32 1, i32 63" [utils.cpp:91]   --->   Operation 140 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i63 %trunc_ln2" [utils.cpp:91]   --->   Operation 141 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91" [utils.cpp:91]   --->   Operation 142 'getelementptr' 'wt_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag3_0" [utils.cpp:91]   --->   Operation 143 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag6_0" [utils.cpp:91]   --->   Operation 144 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag9_0" [utils.cpp:91]   --->   Operation 145 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln91 = store i1 0, i1 %write_flag_0" [utils.cpp:91]   --->   Operation 146 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 147 [7/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 147 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 148 [6/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 148 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 149 [5/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 149 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 150 [4/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 150 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 151 [3/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 151 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 152 [2/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 152 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 153 [1/7] (7.30ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4" [utils.cpp:91]   --->   Operation 153 'readreq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 154 [1/1] (1.58ns)   --->   "%br_ln91 = br void" [utils.cpp:91]   --->   Operation 154 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 21 <SV = 18> <Delay = 1.65>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%f_1 = phi i3 0, void, i3 %add_ln91, void %.split21" [utils.cpp:91]   --->   Operation 155 'phi' 'f_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (1.65ns)   --->   "%add_ln91 = add i3 %f_1, i3 1" [utils.cpp:91]   --->   Operation 156 'add' 'add_ln91' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (1.13ns)   --->   "%icmp_ln91 = icmp_eq  i3 %f_1, i3 4" [utils.cpp:91]   --->   Operation 158 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 159 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split, void" [utils.cpp:91]   --->   Operation 160 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i3 %f_1" [utils.cpp:93]   --->   Operation 161 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.30ns)   --->   "%switch_ln93 = switch i2 %trunc_ln93, void %branch10, i2 0, void %.split..split21_crit_edge, i2 1, void %branch8, i2 2, void %branch9" [utils.cpp:93]   --->   Operation 162 'switch' 'switch_ln93' <Predicate = (!icmp_ln91)> <Delay = 1.30>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [utils.cpp:91]   --->   Operation 164 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (7.30ns)   --->   "%wt_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr_1" [utils.cpp:93]   --->   Operation 165 'read' 'wt_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag6_0" [utils.cpp:93]   --->   Operation 166 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 1.58>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf8_05" [utils.cpp:93]   --->   Operation 167 'store' 'store_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 168 'br' 'br_ln93' <Predicate = (trunc_ln93 == 2)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag3_0" [utils.cpp:93]   --->   Operation 169 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 1.58>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf7_07" [utils.cpp:93]   --->   Operation 170 'store' 'store_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 171 'br' 'br_ln93' <Predicate = (trunc_ln93 == 1)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf_06" [utils.cpp:93]   --->   Operation 172 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag_0" [utils.cpp:93]   --->   Operation 173 'store' 'store_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 1.58>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 174 'br' 'br_ln93' <Predicate = (trunc_ln93 == 0)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln93 = store i1 1, i1 %write_flag9_0" [utils.cpp:93]   --->   Operation 175 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 1.58>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %wt_addr_1_read, i16 %bias_buf9_04" [utils.cpp:93]   --->   Operation 176 'store' 'store_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split21" [utils.cpp:93]   --->   Operation 177 'br' 'br_ln93' <Predicate = (trunc_ln93 == 3)> <Delay = 0.00>

State 23 <SV = 19> <Delay = 0.80>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%bias_buf9_04_load = load i16 %bias_buf9_04" [utils.cpp:96]   --->   Operation 178 'load' 'bias_buf9_04_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0" [utils.cpp:96]   --->   Operation 179 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0" [utils.cpp:96]   --->   Operation 180 'load' 'write_flag9_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%bias_buf8_05_load = load i16 %bias_buf8_05" [utils.cpp:96]   --->   Operation 181 'load' 'bias_buf8_05_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%bias_buf_06_load = load i16 %bias_buf_06" [utils.cpp:96]   --->   Operation 182 'load' 'bias_buf_06_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0" [utils.cpp:96]   --->   Operation 183 'load' 'write_flag6_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%bias_buf7_07_load = load i16 %bias_buf7_07" [utils.cpp:96]   --->   Operation 184 'load' 'bias_buf7_07_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0" [utils.cpp:96]   --->   Operation 185 'load' 'write_flag3_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.80ns)   --->   "%select_ln96 = select i1 %write_flag_0_load, i16 %bias_buf_06_load, i16 %p_read72" [utils.cpp:96]   --->   Operation 186 'select' 'select_ln96' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.80ns)   --->   "%select_ln96_1 = select i1 %write_flag3_0_load, i16 %bias_buf7_07_load, i16 %p_read_3" [utils.cpp:96]   --->   Operation 187 'select' 'select_ln96_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 188 [1/1] (0.80ns)   --->   "%select_ln96_2 = select i1 %write_flag6_0_load, i16 %bias_buf8_05_load, i16 %p_read_2" [utils.cpp:96]   --->   Operation 188 'select' 'select_ln96_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.80ns)   --->   "%select_ln96_3 = select i1 %write_flag9_0_load, i16 %bias_buf9_04_load, i16 %p_read_1" [utils.cpp:96]   --->   Operation 189 'select' 'select_ln96_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i16 %select_ln96" [utils.cpp:96]   --->   Operation 190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i16 %select_ln96_1" [utils.cpp:96]   --->   Operation 191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i64 %mrv_1, i16 %select_ln96_2" [utils.cpp:96]   --->   Operation 192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i64 %mrv_2, i16 %select_ln96_3" [utils.cpp:96]   --->   Operation 193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln96 = ret i64 %mrv_3" [utils.cpp:96]   --->   Operation 194 'ret' 'ret_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_group_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_group_offset_read (read             ) [ 001111111111110000000000]
kernel_offset            (bitconcatenate   ) [ 000000000000000000000000]
kernel_offset_cast       (zext             ) [ 000000000000000000000000]
empty                    (mul              ) [ 001000000000000000000000]
weights_read             (read             ) [ 000000000000000000000000]
p_cast                   (zext             ) [ 000000000000000000000000]
empty_36                 (add              ) [ 000000000000000000000000]
trunc_ln                 (partselect       ) [ 000000000000000000000000]
sext_ln73                (sext             ) [ 000000000000000000000000]
wt_addr                  (getelementptr    ) [ 000111111111100000000000]
bias_read                (read             ) [ 000000000011110000000000]
p_read_1                 (read             ) [ 000000000011111111111111]
p_read_2                 (read             ) [ 000000000011111111111111]
p_read_3                 (read             ) [ 000000000011111111111111]
p_read72                 (read             ) [ 000000000011111111111111]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000]
empty_37                 (readreq          ) [ 000000000000000000000000]
br_ln73                  (br               ) [ 000000000111100000000000]
indvar_flatten33         (phi              ) [ 000000000010100000000000]
f                        (phi              ) [ 000000000010100000000000]
indvar_flatten11         (phi              ) [ 000000000010100000000000]
c                        (phi              ) [ 000000000010100000000000]
indvar_flatten           (phi              ) [ 000000000010100000000000]
kh                       (phi              ) [ 000000000011100000000000]
kw                       (phi              ) [ 000000000011100000000000]
add_ln73_1               (add              ) [ 000000000111100000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000000]
icmp_ln73                (icmp             ) [ 000000000011100000000000]
br_ln73                  (br               ) [ 000000000000000000000000]
add_ln73                 (add              ) [ 000000000000000000000000]
icmp_ln76                (icmp             ) [ 000000000011000000000000]
select_ln73              (select           ) [ 000000000000000000000000]
select_ln73_1            (select           ) [ 000000000111100000000000]
xor_ln73                 (xor              ) [ 000000000011000000000000]
icmp_ln79                (icmp             ) [ 000000000011000000000000]
and_ln73_1               (and              ) [ 000000000011000000000000]
add_ln76                 (add              ) [ 000000000000000000000000]
or_ln76                  (or               ) [ 000000000011000000000000]
select_ln76_1            (select           ) [ 000000000111100000000000]
add_ln79_1               (add              ) [ 000000000000000000000000]
select_ln79_2            (select           ) [ 000000000111100000000000]
add_ln76_1               (add              ) [ 000000000000000000000000]
select_ln76_2            (select           ) [ 000000000111100000000000]
zext_ln84                (zext             ) [ 000000000000000000000000]
tmp_7                    (bitconcatenate   ) [ 000000000000000000000000]
zext_ln84_1              (zext             ) [ 000000000000000000000000]
sub_ln84                 (sub              ) [ 000000000000000000000000]
sext_ln76                (sext             ) [ 000000000000000000000000]
icmp_ln82                (icmp             ) [ 000000000000000000000000]
and_ln73                 (and              ) [ 000000000000000000000000]
select_ln76              (select           ) [ 000000000000000000000000]
zext_ln84_2              (zext             ) [ 000000000000000000000000]
add_ln84                 (add              ) [ 000000000000000000000000]
shl_ln84                 (shl              ) [ 000000000000000000000000]
sub_ln84_1               (sub              ) [ 000000000000000000000000]
xor_ln76                 (xor              ) [ 000000000000000000000000]
or_ln76_1                (or               ) [ 000000000000000000000000]
and_ln76                 (and              ) [ 000000000000000000000000]
add_ln79                 (add              ) [ 000000000000000000000000]
or_ln79                  (or               ) [ 000000000000000000000000]
or_ln79_1                (or               ) [ 000000000000000000000000]
select_ln79              (select           ) [ 000000000000000000000000]
select_ln79_1            (select           ) [ 000000000111100000000000]
zext_ln84_3              (zext             ) [ 000000000000000000000000]
add_ln84_1               (add              ) [ 000000000010100000000000]
wt_addr_read             (read             ) [ 000000000010100000000000]
switch_ln84              (switch           ) [ 000000000000000000000000]
add_ln82                 (add              ) [ 000000000111100000000000]
br_ln0                   (br               ) [ 000000000111100000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000000]
empty_38                 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000000000000]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000000]
zext_ln84_4              (zext             ) [ 000000000000000000000000]
weight_buf_addr          (getelementptr    ) [ 000000000000000000000000]
weight_buf1_addr         (getelementptr    ) [ 000000000000000000000000]
weight_buf2_addr         (getelementptr    ) [ 000000000000000000000000]
weight_buf3_addr         (getelementptr    ) [ 000000000000000000000000]
weight_buf4_addr         (getelementptr    ) [ 000000000000000000000000]
weight_buf5_addr         (getelementptr    ) [ 000000000000000000000000]
weight_buf6_addr         (getelementptr    ) [ 000000000000000000000000]
specloopname_ln82        (specloopname     ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
store_ln84               (store            ) [ 000000000000000000000000]
br_ln84                  (br               ) [ 000000000000000000000000]
bias_buf9_04             (alloca           ) [ 000000000000001111111111]
write_flag_0             (alloca           ) [ 000000000000011111111111]
write_flag9_0            (alloca           ) [ 000000000000011111111111]
bias_buf8_05             (alloca           ) [ 000000000000001111111111]
bias_buf_06              (alloca           ) [ 000000000000001111111111]
write_flag6_0            (alloca           ) [ 000000000000011111111111]
bias_buf7_07             (alloca           ) [ 000000000000001111111111]
write_flag3_0            (alloca           ) [ 000000000000011111111111]
tmp                      (bitconcatenate   ) [ 000000000000000000000000]
p_cast2                  (zext             ) [ 000000000000000000000000]
empty_39                 (add              ) [ 000000000000000000000000]
trunc_ln2                (partselect       ) [ 000000000000000000000000]
sext_ln91                (sext             ) [ 000000000000000000000000]
wt_addr_1                (getelementptr    ) [ 000000000000001111111110]
store_ln91               (store            ) [ 000000000000000000000000]
store_ln91               (store            ) [ 000000000000000000000000]
store_ln91               (store            ) [ 000000000000000000000000]
store_ln91               (store            ) [ 000000000000000000000000]
empty_40                 (readreq          ) [ 000000000000000000000000]
br_ln91                  (br               ) [ 000000000000000000001110]
f_1                      (phi              ) [ 000000000000000000000110]
add_ln91                 (add              ) [ 000000000000000000001110]
specpipeline_ln0         (specpipeline     ) [ 000000000000000000000000]
icmp_ln91                (icmp             ) [ 000000000000000000000110]
empty_41                 (speclooptripcount) [ 000000000000000000000000]
br_ln91                  (br               ) [ 000000000000000000000000]
trunc_ln93               (trunc            ) [ 000000000000000000000110]
switch_ln93              (switch           ) [ 000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000001110]
specloopname_ln91        (specloopname     ) [ 000000000000000000000000]
wt_addr_1_read           (read             ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
br_ln93                  (br               ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
br_ln93                  (br               ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
br_ln93                  (br               ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
store_ln93               (store            ) [ 000000000000000000000000]
br_ln93                  (br               ) [ 000000000000000000000000]
bias_buf9_04_load        (load             ) [ 000000000000000000000000]
write_flag_0_load        (load             ) [ 000000000000000000000000]
write_flag9_0_load       (load             ) [ 000000000000000000000000]
bias_buf8_05_load        (load             ) [ 000000000000000000000000]
bias_buf_06_load         (load             ) [ 000000000000000000000000]
write_flag6_0_load       (load             ) [ 000000000000000000000000]
bias_buf7_07_load        (load             ) [ 000000000000000000000000]
write_flag3_0_load       (load             ) [ 000000000000000000000000]
select_ln96              (select           ) [ 000000000000000000000000]
select_ln96_1            (select           ) [ 000000000000000000000000]
select_ln96_2            (select           ) [ 000000000000000000000000]
select_ln96_3            (select           ) [ 000000000000000000000000]
mrv                      (insertvalue      ) [ 000000000000000000000000]
mrv_1                    (insertvalue      ) [ 000000000000000000000000]
mrv_2                    (insertvalue      ) [ 000000000000000000000000]
mrv_3                    (insertvalue      ) [ 000000000000000000000000]
ret_ln96                 (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight_buf1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weight_buf2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weight_buf3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_buf4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_buf5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_buf6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_group_offset">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_group_offset"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_DEPTH_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="bias_buf9_04_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf9_04/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_flag_0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_flag9_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_0/13 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bias_buf8_05_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf8_05/13 "/>
</bind>
</comp>

<comp id="160" class="1004" name="bias_buf_06_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_06/13 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_flag6_0_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_buf7_07_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf7_07/13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_flag3_0_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="kernel_group_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_group_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weights_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_read/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_37/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bias_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_read_1_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/9 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_read_2_read_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_read_3_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/9 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_read72_read_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read72/9 "/>
</bind>
</comp>

<comp id="225" class="1004" name="wt_addr_read_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="9"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/11 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_readreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="1"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_40/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="wt_addr_1_read_read_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="9"/>
<pin id="240" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_1_read/22 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weight_buf_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/12 "/>
</bind>
</comp>

<comp id="249" class="1004" name="weight_buf1_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf1_addr/12 "/>
</bind>
</comp>

<comp id="256" class="1004" name="weight_buf2_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf2_addr/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="weight_buf3_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf3_addr/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="weight_buf4_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf4_addr/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="weight_buf5_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf5_addr/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weight_buf6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf6_addr/12 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln84_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln84_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="1"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln84_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="1"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln84_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="1"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln84_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="1"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln84_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln84_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/12 "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvar_flatten33_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten33 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="indvar_flatten33_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="10" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten33/10 "/>
</bind>
</comp>

<comp id="344" class="1005" name="f_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="f_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f/10 "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten11_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="1"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten11 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="indvar_flatten11_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten11/10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="c_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="c_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="2" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/10 "/>
</bind>
</comp>

<comp id="377" class="1005" name="indvar_flatten_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="1"/>
<pin id="379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="indvar_flatten_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="6" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="388" class="1005" name="kh_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kh (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="kh_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="3" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh/10 "/>
</bind>
</comp>

<comp id="400" class="1005" name="kw_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="1"/>
<pin id="402" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kw (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="kw_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="3" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kw/10 "/>
</bind>
</comp>

<comp id="412" class="1005" name="f_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_1 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="f_1_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="3" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_1/21 "/>
</bind>
</comp>

<comp id="423" class="1004" name="kernel_offset_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="kernel_offset/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="kernel_offset_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_offset_cast/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="15" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_36_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="0" index="1" bw="64" slack="0"/>
<pin id="447" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="63" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln73_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="63" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="wt_addr_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="63" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln73_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln73_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="10" slack="0"/>
<pin id="478" dir="0" index="1" bw="10" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln73_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln76_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln73_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="2" slack="0"/>
<pin id="498" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln73_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="3" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/10 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln73_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/10 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln79_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/10 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln73_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/10 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln76_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/10 "/>
</bind>
</comp>

<comp id="534" class="1004" name="or_ln76_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/10 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln76_1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="0"/>
<pin id="543" dir="0" index="2" bw="2" slack="0"/>
<pin id="544" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/10 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln79_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln79_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="6" slack="0"/>
<pin id="558" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_2/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln76_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/10 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln76_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="0" index="2" bw="8" slack="0"/>
<pin id="572" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_2/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln84_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="1"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln84_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/11 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sub_ln84_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln76_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln82_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="1"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln73_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="1"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln76_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="0" index="2" bw="3" slack="1"/>
<pin id="615" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln84_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="1"/>
<pin id="620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln84_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/11 "/>
</bind>
</comp>

<comp id="627" class="1004" name="shl_ln84_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="3" slack="0"/>
<pin id="630" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln84/11 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sub_ln84_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="0"/>
<pin id="635" dir="0" index="1" bw="7" slack="0"/>
<pin id="636" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84_1/11 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln76_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/11 "/>
</bind>
</comp>

<comp id="644" class="1004" name="or_ln76_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76_1/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="and_ln76_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln76/11 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln79_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="or_ln79_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="1"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="or_ln79_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln79_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="0" index="2" bw="3" slack="1"/>
<pin id="675" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="select_ln79_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="3" slack="0"/>
<pin id="682" dir="0" index="2" bw="3" slack="0"/>
<pin id="683" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79_1/11 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln84_3_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln84_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="0"/>
<pin id="693" dir="0" index="1" bw="3" slack="0"/>
<pin id="694" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln82_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/11 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln84_4_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_4/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="4" slack="10"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_cast2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/13 "/>
</bind>
</comp>

<comp id="724" class="1004" name="empty_39_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="2"/>
<pin id="727" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_39/13 "/>
</bind>
</comp>

<comp id="729" class="1004" name="trunc_ln2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="63" slack="0"/>
<pin id="731" dir="0" index="1" bw="64" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="0" index="3" bw="7" slack="0"/>
<pin id="734" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/13 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln91_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="63" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/13 "/>
</bind>
</comp>

<comp id="743" class="1004" name="wt_addr_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="63" slack="0"/>
<pin id="746" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr_1/13 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln91_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln91_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln91_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="764" class="1004" name="store_ln91_store_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln91_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/21 "/>
</bind>
</comp>

<comp id="775" class="1004" name="icmp_ln91_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="0" index="1" bw="3" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/21 "/>
</bind>
</comp>

<comp id="781" class="1004" name="trunc_ln93_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/21 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln93_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="9"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln93_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="9"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln93_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="9"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln93_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="9"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="805" class="1004" name="store_ln93_store_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="16" slack="9"/>
<pin id="808" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="810" class="1004" name="store_ln93_store_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="9"/>
<pin id="813" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln93_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="9"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln93_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="9"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/22 "/>
</bind>
</comp>

<comp id="825" class="1004" name="bias_buf9_04_load_load_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="9"/>
<pin id="827" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf9_04_load/23 "/>
</bind>
</comp>

<comp id="828" class="1004" name="write_flag_0_load_load_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="9"/>
<pin id="830" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/23 "/>
</bind>
</comp>

<comp id="831" class="1004" name="write_flag9_0_load_load_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="9"/>
<pin id="833" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_0_load/23 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bias_buf8_05_load_load_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="9"/>
<pin id="836" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf8_05_load/23 "/>
</bind>
</comp>

<comp id="837" class="1004" name="bias_buf_06_load_load_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="9"/>
<pin id="839" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_06_load/23 "/>
</bind>
</comp>

<comp id="840" class="1004" name="write_flag6_0_load_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="9"/>
<pin id="842" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/23 "/>
</bind>
</comp>

<comp id="843" class="1004" name="bias_buf7_07_load_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="9"/>
<pin id="845" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf7_07_load/23 "/>
</bind>
</comp>

<comp id="846" class="1004" name="write_flag3_0_load_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="9"/>
<pin id="848" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/23 "/>
</bind>
</comp>

<comp id="849" class="1004" name="select_ln96_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="0" index="2" bw="16" slack="11"/>
<pin id="853" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/23 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln96_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="16" slack="0"/>
<pin id="859" dir="0" index="2" bw="16" slack="11"/>
<pin id="860" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_1/23 "/>
</bind>
</comp>

<comp id="863" class="1004" name="select_ln96_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="16" slack="0"/>
<pin id="866" dir="0" index="2" bw="16" slack="11"/>
<pin id="867" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_2/23 "/>
</bind>
</comp>

<comp id="870" class="1004" name="select_ln96_3_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="16" slack="0"/>
<pin id="873" dir="0" index="2" bw="16" slack="11"/>
<pin id="874" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96_3/23 "/>
</bind>
</comp>

<comp id="877" class="1004" name="mrv_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="0"/>
<pin id="879" dir="0" index="1" bw="16" slack="0"/>
<pin id="880" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/23 "/>
</bind>
</comp>

<comp id="883" class="1004" name="mrv_1_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="0"/>
<pin id="885" dir="0" index="1" bw="16" slack="0"/>
<pin id="886" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/23 "/>
</bind>
</comp>

<comp id="889" class="1004" name="mrv_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="64" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="0"/>
<pin id="892" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/23 "/>
</bind>
</comp>

<comp id="895" class="1004" name="mrv_3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="0" index="1" bw="16" slack="0"/>
<pin id="898" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/23 "/>
</bind>
</comp>

<comp id="901" class="1005" name="kernel_group_offset_read_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="10"/>
<pin id="903" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="kernel_group_offset_read "/>
</bind>
</comp>

<comp id="906" class="1005" name="empty_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="15" slack="1"/>
<pin id="908" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="911" class="1005" name="wt_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="bias_read_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="64" slack="2"/>
<pin id="919" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="922" class="1005" name="p_read_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="11"/>
<pin id="924" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="p_read_2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="11"/>
<pin id="929" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="932" class="1005" name="p_read_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="11"/>
<pin id="934" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="p_read72_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="11"/>
<pin id="939" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="p_read72 "/>
</bind>
</comp>

<comp id="942" class="1005" name="add_ln73_1_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="0"/>
<pin id="944" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="icmp_ln73_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="951" class="1005" name="icmp_ln76_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="1"/>
<pin id="953" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="957" class="1005" name="select_ln73_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="3" slack="0"/>
<pin id="959" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln73_1 "/>
</bind>
</comp>

<comp id="964" class="1005" name="xor_ln73_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln73 "/>
</bind>
</comp>

<comp id="969" class="1005" name="icmp_ln79_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="1" slack="1"/>
<pin id="971" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="974" class="1005" name="and_ln73_1_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln73_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="or_ln76_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln76 "/>
</bind>
</comp>

<comp id="984" class="1005" name="select_ln76_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="0"/>
<pin id="986" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="select_ln79_2_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="6" slack="0"/>
<pin id="992" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln79_2 "/>
</bind>
</comp>

<comp id="995" class="1005" name="select_ln76_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln76_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="select_ln79_1_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="3" slack="1"/>
<pin id="1002" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79_1 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="add_ln84_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="7" slack="1"/>
<pin id="1007" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="wt_addr_read_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="1"/>
<pin id="1012" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_read "/>
</bind>
</comp>

<comp id="1021" class="1005" name="add_ln82_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="3" slack="1"/>
<pin id="1023" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="bias_buf9_04_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="9"/>
<pin id="1028" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf9_04 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="write_flag_0_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="0"/>
<pin id="1034" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="write_flag9_0_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_0 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="bias_buf8_05_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="9"/>
<pin id="1048" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf8_05 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="bias_buf_06_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="9"/>
<pin id="1054" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf_06 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="write_flag6_0_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="bias_buf7_07_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="9"/>
<pin id="1067" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="bias_buf7_07 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="write_flag3_0_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="wt_addr_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="1"/>
<pin id="1080" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="add_ln91_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="0"/>
<pin id="1086" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="icmp_ln91_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="1"/>
<pin id="1091" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="trunc_ln93_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="2" slack="1"/>
<pin id="1095" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln93 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="42" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="134" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="104" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="126" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="126" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="126" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="126" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="126" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="126" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="126" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="277" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="270" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="263" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="256" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="249" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="242" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="284" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="72" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="68" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="415"><net_src comp="68" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="176" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="34" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="36" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="182" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="42" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="44" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="463"><net_src comp="450" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="0" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="337" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="74" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="337" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="348" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="359" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="370" pin="4"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="488" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="482" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="348" pin="4"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="488" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="381" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="90" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="510" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="494" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="92" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="522" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="488" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="522" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="494" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="381" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="94" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="534" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="94" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="359" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="96" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="573"><net_src comp="488" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="96" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="568" pin=2"/></net>

<net id="584"><net_src comp="98" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="34" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="589"><net_src comp="579" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="576" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="400" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="100" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="617"><net_src comp="388" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="625"><net_src comp="596" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="102" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="621" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="88" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="606" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="611" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="84" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="649" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="68" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="400" pin="1"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="649" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="655" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="611" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="690"><net_src comp="671" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="633" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="671" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="84" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="710"><net_src comp="703" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="712"><net_src comp="703" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="718"><net_src comp="130" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="68" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="723"><net_src comp="713" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="735"><net_src comp="40" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="724" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="42" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="44" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="729" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="0" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="132" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="132" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="132" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="132" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="416" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="84" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="416" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="110" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="416" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="88" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="237" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="88" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="237" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="237" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="88" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="819"><net_src comp="88" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="824"><net_src comp="237" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="854"><net_src comp="828" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="837" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="861"><net_src comp="846" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="843" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="868"><net_src comp="840" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="834" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="875"><net_src comp="831" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="825" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="881"><net_src comp="142" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="849" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="856" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="863" pin="3"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="870" pin="3"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="176" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="909"><net_src comp="435" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="914"><net_src comp="464" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="920"><net_src comp="195" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="925"><net_src comp="201" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="870" pin=2"/></net>

<net id="930"><net_src comp="207" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="863" pin=2"/></net>

<net id="935"><net_src comp="213" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="856" pin=2"/></net>

<net id="940"><net_src comp="219" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="945"><net_src comp="470" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="950"><net_src comp="476" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="488" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="960"><net_src comp="502" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="967"><net_src comp="510" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="972"><net_src comp="516" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="977"><net_src comp="522" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="982"><net_src comp="534" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="987"><net_src comp="540" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="993"><net_src comp="554" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="998"><net_src comp="568" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1003"><net_src comp="679" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1008"><net_src comp="691" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1013"><net_src comp="225" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1017"><net_src comp="1010" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1019"><net_src comp="1010" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1020"><net_src comp="1010" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1024"><net_src comp="697" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1029"><net_src comp="144" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1035"><net_src comp="148" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1038"><net_src comp="1032" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1042"><net_src comp="152" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1049"><net_src comp="156" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1055"><net_src comp="160" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1061"><net_src comp="164" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1068"><net_src comp="168" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1074"><net_src comp="172" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1081"><net_src comp="743" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1087"><net_src comp="769" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1092"><net_src comp="775" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="781" pin="1"/><net_sink comp="1093" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf | {12 }
	Port: weight_buf1 | {12 }
	Port: weight_buf2 | {12 }
	Port: weight_buf3 | {12 }
	Port: weight_buf4 | {12 }
	Port: weight_buf5 | {12 }
	Port: weight_buf6 | {12 }
 - Input state : 
	Port: load_layer_params_from_DRAM : wt | {3 4 5 6 7 8 9 11 14 15 16 17 18 19 20 22 }
	Port: load_layer_params_from_DRAM : p_read | {9 }
	Port: load_layer_params_from_DRAM : p_read1 | {9 }
	Port: load_layer_params_from_DRAM : p_read2 | {9 }
	Port: load_layer_params_from_DRAM : p_read3 | {9 }
	Port: load_layer_params_from_DRAM : weights | {2 }
	Port: load_layer_params_from_DRAM : bias | {9 }
	Port: load_layer_params_from_DRAM : kernel_group_offset | {1 }
  - Chain level:
	State 1
		kernel_offset_cast : 1
		empty : 2
	State 2
		empty_36 : 1
		trunc_ln : 2
		sext_ln73 : 3
		wt_addr : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln73_1 : 1
		icmp_ln73 : 1
		br_ln73 : 2
		add_ln73 : 1
		icmp_ln76 : 1
		select_ln73 : 2
		select_ln73_1 : 2
		xor_ln73 : 2
		icmp_ln79 : 1
		and_ln73_1 : 2
		add_ln76 : 3
		or_ln76 : 2
		select_ln76_1 : 2
		add_ln79_1 : 1
		select_ln79_2 : 2
		add_ln76_1 : 1
		select_ln76_2 : 2
	State 11
		zext_ln84_1 : 1
		sub_ln84 : 2
		sext_ln76 : 3
		and_ln73 : 1
		add_ln84 : 4
		shl_ln84 : 5
		sub_ln84_1 : 5
		add_ln79 : 1
		zext_ln84_3 : 1
		add_ln84_1 : 2
		switch_ln84 : 1
		add_ln82 : 1
	State 12
		weight_buf_addr : 1
		weight_buf1_addr : 1
		weight_buf2_addr : 1
		weight_buf3_addr : 1
		weight_buf4_addr : 1
		weight_buf5_addr : 1
		weight_buf6_addr : 1
		store_ln84 : 2
		store_ln84 : 2
		store_ln84 : 2
		store_ln84 : 2
		store_ln84 : 2
		store_ln84 : 2
		store_ln84 : 2
	State 13
		p_cast2 : 1
		empty_39 : 2
		trunc_ln2 : 3
		sext_ln91 : 4
		wt_addr_1 : 5
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		add_ln91 : 1
		icmp_ln91 : 1
		br_ln91 : 2
		trunc_ln93 : 1
		switch_ln93 : 2
	State 22
	State 23
		select_ln96 : 1
		select_ln96_1 : 1
		select_ln96_2 : 1
		select_ln96_3 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln96 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            empty_36_fu_444           |    0    |    0    |    71   |
|          |           add_ln73_1_fu_470          |    0    |    0    |    13   |
|          |            add_ln73_fu_482           |    0    |    0    |    11   |
|          |            add_ln76_fu_528           |    0    |    0    |    10   |
|          |           add_ln79_1_fu_548          |    0    |    0    |    14   |
|    add   |           add_ln76_1_fu_562          |    0    |    0    |    15   |
|          |            add_ln84_fu_621           |    0    |    0    |    14   |
|          |            add_ln79_fu_655           |    0    |    0    |    11   |
|          |           add_ln84_1_fu_691          |    0    |    0    |    7    |
|          |            add_ln82_fu_697           |    0    |    0    |    11   |
|          |            empty_39_fu_724           |    0    |    0    |    71   |
|          |            add_ln91_fu_769           |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|          |          select_ln73_fu_494          |    0    |    0    |    2    |
|          |         select_ln73_1_fu_502         |    0    |    0    |    3    |
|          |         select_ln76_1_fu_540         |    0    |    0    |    2    |
|          |         select_ln79_2_fu_554         |    0    |    0    |    6    |
|          |         select_ln76_2_fu_568         |    0    |    0    |    8    |
|  select  |          select_ln76_fu_611          |    0    |    0    |    3    |
|          |          select_ln79_fu_671          |    0    |    0    |    3    |
|          |         select_ln79_1_fu_679         |    0    |    0    |    3    |
|          |          select_ln96_fu_849          |    0    |    0    |    16   |
|          |         select_ln96_1_fu_856         |    0    |    0    |    16   |
|          |         select_ln96_2_fu_863         |    0    |    0    |    16   |
|          |         select_ln96_3_fu_870         |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |             empty_fu_435             |    0    |    0    |    63   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln73_fu_476           |    0    |    0    |    11   |
|          |           icmp_ln76_fu_488           |    0    |    0    |    11   |
|   icmp   |           icmp_ln79_fu_516           |    0    |    0    |    10   |
|          |           icmp_ln82_fu_600           |    0    |    0    |    8    |
|          |           icmp_ln91_fu_775           |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|    sub   |            sub_ln84_fu_590           |    0    |    0    |    13   |
|          |           sub_ln84_1_fu_633          |    0    |    0    |    7    |
|----------|--------------------------------------|---------|---------|---------|
|          |            or_ln76_fu_534            |    0    |    0    |    2    |
|    or    |           or_ln76_1_fu_644           |    0    |    0    |    2    |
|          |            or_ln79_fu_661            |    0    |    0    |    2    |
|          |           or_ln79_1_fu_666           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          |           and_ln73_1_fu_522          |    0    |    0    |    2    |
|    and   |            and_ln73_fu_606           |    0    |    0    |    2    |
|          |            and_ln76_fu_649           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            xor_ln73_fu_510           |    0    |    0    |    2    |
|          |            xor_ln76_fu_639           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          | kernel_group_offset_read_read_fu_176 |    0    |    0    |    0    |
|          |       weights_read_read_fu_182       |    0    |    0    |    0    |
|          |         bias_read_read_fu_195        |    0    |    0    |    0    |
|          |         p_read_1_read_fu_201         |    0    |    0    |    0    |
|   read   |         p_read_2_read_fu_207         |    0    |    0    |    0    |
|          |         p_read_3_read_fu_213         |    0    |    0    |    0    |
|          |         p_read72_read_fu_219         |    0    |    0    |    0    |
|          |       wt_addr_read_read_fu_225       |    0    |    0    |    0    |
|          |      wt_addr_1_read_read_fu_237      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|  readreq |          grp_readreq_fu_188          |    0    |    0    |    0    |
|          |          grp_readreq_fu_230          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |         kernel_offset_fu_423         |    0    |    0    |    0    |
|bitconcatenate|             tmp_7_fu_579             |    0    |    0    |    0    |
|          |              tmp_fu_713              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |       kernel_offset_cast_fu_431      |    0    |    0    |    0    |
|          |             p_cast_fu_441            |    0    |    0    |    0    |
|          |           zext_ln84_fu_576           |    0    |    0    |    0    |
|   zext   |          zext_ln84_1_fu_586          |    0    |    0    |    0    |
|          |          zext_ln84_2_fu_618          |    0    |    0    |    0    |
|          |          zext_ln84_3_fu_687          |    0    |    0    |    0    |
|          |          zext_ln84_4_fu_703          |    0    |    0    |    0    |
|          |            p_cast2_fu_720            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_450           |    0    |    0    |    0    |
|          |           trunc_ln2_fu_729           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           sext_ln73_fu_460           |    0    |    0    |    0    |
|   sext   |           sext_ln76_fu_596           |    0    |    0    |    0    |
|          |           sext_ln91_fu_739           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|    shl   |            shl_ln84_fu_627           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |           trunc_ln93_fu_781          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |              mrv_fu_877              |    0    |    0    |    0    |
|insertvalue|             mrv_1_fu_883             |    0    |    0    |    0    |
|          |             mrv_2_fu_889             |    0    |    0    |    0    |
|          |             mrv_3_fu_895             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    0    |    0    |   502   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln73_1_reg_942       |   10   |
|        add_ln82_reg_1021       |    3   |
|       add_ln84_1_reg_1005      |    7   |
|        add_ln91_reg_1084       |    3   |
|       and_ln73_1_reg_974       |    1   |
|      bias_buf7_07_reg_1065     |   16   |
|      bias_buf8_05_reg_1046     |   16   |
|      bias_buf9_04_reg_1026     |   16   |
|      bias_buf_06_reg_1052      |   16   |
|        bias_read_reg_917       |   64   |
|            c_reg_366           |    2   |
|          empty_reg_906         |   15   |
|           f_1_reg_412          |    3   |
|            f_reg_344           |    3   |
|        icmp_ln73_reg_947       |    1   |
|        icmp_ln76_reg_951       |    1   |
|        icmp_ln79_reg_969       |    1   |
|       icmp_ln91_reg_1089       |    1   |
|    indvar_flatten11_reg_355    |    8   |
|    indvar_flatten33_reg_333    |   10   |
|     indvar_flatten_reg_377     |    6   |
|kernel_group_offset_read_reg_901|    4   |
|           kh_reg_388           |    3   |
|           kw_reg_400           |    3   |
|         or_ln76_reg_979        |    1   |
|        p_read72_reg_937        |   16   |
|        p_read_1_reg_922        |   16   |
|        p_read_2_reg_927        |   16   |
|        p_read_3_reg_932        |   16   |
|      select_ln73_1_reg_957     |    3   |
|      select_ln76_1_reg_984     |    2   |
|      select_ln76_2_reg_995     |    8   |
|     select_ln79_1_reg_1000     |    3   |
|      select_ln79_2_reg_990     |    6   |
|       trunc_ln93_reg_1093      |    2   |
|     write_flag3_0_reg_1071     |    1   |
|     write_flag6_0_reg_1058     |    1   |
|     write_flag9_0_reg_1039     |    1   |
|      write_flag_0_reg_1032     |    1   |
|       wt_addr_1_reg_1078       |   16   |
|      wt_addr_read_reg_1010     |   16   |
|         wt_addr_reg_911        |   16   |
|        xor_ln73_reg_964        |    1   |
+--------------------------------+--------+
|              Total             |   355  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| kh_reg_388 |  p0  |   2  |   3  |    6   ||    9    |
| kw_reg_400 |  p0  |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   12   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   355  |   520  |
+-----------+--------+--------+--------+--------+
