Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: four_bit_ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "four_bit_ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "four_bit_ALU"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : four_bit_ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/half_adder.vhd" into library work
Parsing entity <half_adder>.
Parsing architecture <Design> of entity <half_adder>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <Design> of entity <full_adder>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/B_input_logic.vhd" into library work
Parsing entity <B_input_logic>.
Parsing architecture <Behavioral> of entity <b_input_logic>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_logic_circuit.vhd" into library work
Parsing entity <One_stage_of_logic_circuit>.
Parsing architecture <Behavioral> of entity <one_stage_of_logic_circuit>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_Arithmetic_circuit.vhd" into library work
Parsing entity <One_stage_of_Arithmetic_circuit>.
Parsing architecture <Behavioral> of entity <one_stage_of_arithmetic_circuit>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/seven_segment_led.vhd" into library work
Parsing entity <Seven_segment_LED>.
Parsing architecture <Design> of entity <seven_segment_led>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_ALU.vhd" into library work
Parsing entity <One_stage_of_ALU>.
Parsing architecture <Behavioral> of entity <one_stage_of_alu>.
Parsing VHDL file "/home/ise/ISE/ENGG_MON_Group13_Lab7/four_bit_ALU.vhd" into library work
Parsing entity <four_bit_ALU>.
Parsing architecture <Behavioral> of entity <four_bit_alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <four_bit_ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <One_stage_of_ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <One_stage_of_Arithmetic_circuit> (architecture <Behavioral>) from library <work>.

Elaborating entity <B_input_logic> (architecture <Behavioral>) from library <work>.

Elaborating entity <full_adder> (architecture <Design>) from library <work>.

Elaborating entity <half_adder> (architecture <Design>) from library <work>.

Elaborating entity <One_stage_of_logic_circuit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_ALU.vhd" Line 72: s_outa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_ALU.vhd" Line 73: c_outa should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_ALU.vhd" Line 75: s_outl should be on the sensitivity list of the process

Elaborating entity <Seven_segment_LED> (architecture <Design>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <four_bit_ALU>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/four_bit_ALU.vhd".
    Summary:
	no macro.
Unit <four_bit_ALU> synthesized.

Synthesizing Unit <One_stage_of_ALU>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_ALU.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <One_stage_of_ALU> synthesized.

Synthesizing Unit <One_stage_of_Arithmetic_circuit>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_Arithmetic_circuit.vhd".
    Summary:
	no macro.
Unit <One_stage_of_Arithmetic_circuit> synthesized.

Synthesizing Unit <B_input_logic>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/B_input_logic.vhd".
    Summary:
	no macro.
Unit <B_input_logic> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/full_adder.vhd".
    Summary:
	no macro.
Unit <full_adder> synthesized.

Synthesizing Unit <half_adder>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/half_adder.vhd".
    Summary:
Unit <half_adder> synthesized.

Synthesizing Unit <One_stage_of_logic_circuit>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/One_stage_of_logic_circuit.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <One_stage_of_logic_circuit> synthesized.

Synthesizing Unit <Seven_segment_LED>.
    Related source file is "/home/ise/ISE/ENGG_MON_Group13_Lab7/seven_segment_led.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_Segment<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   7 Latch(s).
	inferred  12 Multiplexer(s).
Unit <Seven_segment_LED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 32
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 32
# Xors                                                 : 12
 1-bit xor2                                            : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    LED_Segment_6 in unit <Seven_segment_LED>
    LED_Segment_0 in unit <Seven_segment_LED>
    LED_Segment_1 in unit <Seven_segment_LED>
    LED_Segment_2 in unit <Seven_segment_LED>
    LED_Segment_3 in unit <Seven_segment_LED>
    LED_Segment_4 in unit <Seven_segment_LED>
    LED_Segment_5 in unit <Seven_segment_LED>


Optimizing unit <four_bit_ALU> ...

Optimizing unit <Seven_segment_LED> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block four_bit_ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : four_bit_ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 37
#      GND                         : 1
#      LUT3                        : 14
#      LUT4                        : 14
#      LUT6                        : 8
# FlipFlops/Latches                : 7
#      LD                          : 7
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   36  out of   9112     0%  
    Number used as Logic:                36  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     36
   Number with an unused Flip Flop:      36  out of     36   100%  
   Number with an unused LUT:             0  out of     36     0%  
   Number of fully used LUT-FF pairs:     0  out of     36     0%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  
    IOB Flip Flops/Latches:               7

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+---------------------------+-------+
Clock Signal                              | Clock buffer(FF name)     | Load  |
------------------------------------------+---------------------------+-------+
LED/LED_Segment_6_G(LED/LED_Segment_6_G:O)| NONE(*)(LED/LED_Segment_6)| 1     |
LED/LED_Segment_0_G(LED/LED_Segment_0_G:O)| NONE(*)(LED/LED_Segment_0)| 1     |
LED/LED_Segment_1_G(LED/LED_Segment_1_G:O)| NONE(*)(LED/LED_Segment_1)| 1     |
LED/LED_Segment_2_G(LED/LED_Segment_2_G:O)| NONE(*)(LED/LED_Segment_2)| 1     |
LED/LED_Segment_3_G(LED/LED_Segment_3_G:O)| NONE(*)(LED/LED_Segment_3)| 1     |
LED/LED_Segment_4_G(LED/LED_Segment_4_G:O)| NONE(*)(LED/LED_Segment_4)| 1     |
LED/LED_Segment_5_G(LED/LED_Segment_5_G:O)| NONE(*)(LED/LED_Segment_5)| 1     |
------------------------------------------+---------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 8.272ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: 8.943ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_6_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.255ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_6 (LATCH)
  Destination Clock: LED/LED_Segment_6_G falling

  Data Path: S2 to LED/LED_Segment_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   1.186  A4/Mmux_G11 (G_out<3>)
     LUT4:I1->O            2   0.205   0.845  LED/GND_10_o_GND_10_o_AND_9_o1 (LED/GND_10_o_GND_10_o_AND_9_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_6_D (LED/LED_Segment_6_D)
     LD:D                      0.037          LED/LED_Segment_6
    ----------------------------------------
    Total                      8.255ns (2.483ns logic, 5.772ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_0_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.129ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_0 (LATCH)
  Destination Clock: LED/LED_Segment_0_G falling

  Data Path: S2 to LED/LED_Segment_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   1.062  A4/Mmux_G11 (G_out<3>)
     LUT4:I2->O            2   0.203   0.845  LED/GND_10_o_GND_10_o_AND_21_o1 (LED/GND_10_o_GND_10_o_AND_21_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_0_D (LED/LED_Segment_0_D)
     LD:D                      0.037          LED/LED_Segment_0
    ----------------------------------------
    Total                      8.129ns (2.481ns logic, 5.648ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_1_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.272ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_1 (LATCH)
  Destination Clock: LED/LED_Segment_1_G falling

  Data Path: S2 to LED/LED_Segment_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   1.205  A4/Mmux_G11 (G_out<3>)
     LUT4:I0->O            2   0.203   0.845  LED/GND_10_o_GND_10_o_AND_19_o1 (LED/GND_10_o_GND_10_o_AND_19_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_1_D (LED/LED_Segment_1_D)
     LD:D                      0.037          LED/LED_Segment_1
    ----------------------------------------
    Total                      8.272ns (2.481ns logic, 5.791ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_2_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.027ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_2 (LATCH)
  Destination Clock: LED/LED_Segment_2_G falling

  Data Path: S2 to LED/LED_Segment_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   0.958  A4/Mmux_G11 (G_out<3>)
     LUT4:I3->O            2   0.205   0.845  LED/GND_10_o_GND_10_o_AND_17_o1 (LED/GND_10_o_GND_10_o_AND_17_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_2_D (LED/LED_Segment_2_D)
     LD:D                      0.037          LED/LED_Segment_2
    ----------------------------------------
    Total                      8.027ns (2.483ns logic, 5.544ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_3_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.129ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_3 (LATCH)
  Destination Clock: LED/LED_Segment_3_G falling

  Data Path: S2 to LED/LED_Segment_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   1.062  A4/Mmux_G11 (G_out<3>)
     LUT4:I2->O            2   0.203   0.845  LED/GND_10_o_PWR_10_o_AND_15_o1 (LED/GND_10_o_PWR_10_o_AND_15_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_3_D (LED/LED_Segment_3_D)
     LD:D                      0.037          LED/LED_Segment_3
    ----------------------------------------
    Total                      8.129ns (2.481ns logic, 5.648ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_4_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.272ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_4 (LATCH)
  Destination Clock: LED/LED_Segment_4_G falling

  Data Path: S2 to LED/LED_Segment_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   1.205  A4/Mmux_G11 (G_out<3>)
     LUT4:I0->O            2   0.203   0.845  LED/GND_10_o_PWR_10_o_AND_13_o1 (LED/GND_10_o_PWR_10_o_AND_13_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_4_D (LED/LED_Segment_4_D)
     LD:D                      0.037          LED/LED_Segment_4
    ----------------------------------------
    Total                      8.272ns (2.481ns logic, 5.791ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LED/LED_Segment_5_G'
  Total number of paths / destination ports: 108 / 1
-------------------------------------------------------------------------
Offset:              8.027ns (Levels of Logic = 7)
  Source:            S2 (PAD)
  Destination:       LED/LED_Segment_5 (LATCH)
  Destination Clock: LED/LED_Segment_5_G falling

  Data Path: S2 to LED/LED_Segment_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.845  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I3->O           14   0.205   0.958  A4/Mmux_G11 (G_out<3>)
     LUT4:I3->O            2   0.205   0.845  LED/GND_10_o_PWR_10_o_AND_11_o1 (LED/GND_10_o_PWR_10_o_AND_11_o)
     LUT3:I0->O            1   0.205   0.000  LED/LED_Segment_5_D (LED/LED_Segment_5_D)
     LD:D                      0.037          LED/LED_Segment_5
    ----------------------------------------
    Total                      8.027ns (2.483ns logic, 5.544ns route)
                                       (30.9% logic, 69.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_6_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_6 (LATCH)
  Destination:       LED_Segment<6> (PAD)
  Source Clock:      LED/LED_Segment_6_G falling

  Data Path: LED/LED_Segment_6 to LED_Segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_6 (LED/LED_Segment_6)
     OBUF:I->O                 2.571          LED_Segment_6_OBUF (LED_Segment<6>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_5_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_5 (LATCH)
  Destination:       LED_Segment<5> (PAD)
  Source Clock:      LED/LED_Segment_5_G falling

  Data Path: LED/LED_Segment_5 to LED_Segment<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_5 (LED/LED_Segment_5)
     OBUF:I->O                 2.571          LED_Segment_5_OBUF (LED_Segment<5>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_4_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_4 (LATCH)
  Destination:       LED_Segment<4> (PAD)
  Source Clock:      LED/LED_Segment_4_G falling

  Data Path: LED/LED_Segment_4 to LED_Segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_4 (LED/LED_Segment_4)
     OBUF:I->O                 2.571          LED_Segment_4_OBUF (LED_Segment<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_3_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_3 (LATCH)
  Destination:       LED_Segment<3> (PAD)
  Source Clock:      LED/LED_Segment_3_G falling

  Data Path: LED/LED_Segment_3 to LED_Segment<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_3 (LED/LED_Segment_3)
     OBUF:I->O                 2.571          LED_Segment_3_OBUF (LED_Segment<3>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_2_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_2 (LATCH)
  Destination:       LED_Segment<2> (PAD)
  Source Clock:      LED/LED_Segment_2_G falling

  Data Path: LED/LED_Segment_2 to LED_Segment<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_2 (LED/LED_Segment_2)
     OBUF:I->O                 2.571          LED_Segment_2_OBUF (LED_Segment<2>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_1_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_1 (LATCH)
  Destination:       LED_Segment<1> (PAD)
  Source Clock:      LED/LED_Segment_1_G falling

  Data Path: LED/LED_Segment_1 to LED_Segment<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_1 (LED/LED_Segment_1)
     OBUF:I->O                 2.571          LED_Segment_1_OBUF (LED_Segment<1>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED/LED_Segment_0_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            LED/LED_Segment_0 (LATCH)
  Destination:       LED_Segment<0> (PAD)
  Source Clock:      LED/LED_Segment_0_G falling

  Data Path: LED/LED_Segment_0 to LED_Segment<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  LED/LED_Segment_0 (LED/LED_Segment_0)
     OBUF:I->O                 2.571          LED_Segment_0_OBUF (LED_Segment<0>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 1
-------------------------------------------------------------------------
Delay:               8.943ns (Levels of Logic = 6)
  Source:            S2 (PAD)
  Destination:       Cout (PAD)

  Data Path: S2 to Cout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  S2_IBUF (S2_IBUF)
     LUT6:I0->O            2   0.203   0.864  A1/Mmux_c_out11 (c_outA<0>)
     LUT6:I2->O            2   0.203   0.864  A2/Mmux_c_out11 (c_outA<1>)
     LUT6:I2->O            2   0.203   0.864  A3/Mmux_c_out11 (c_outA<2>)
     LUT6:I2->O            1   0.203   0.579  A4/Mmux_c_out11 (Cout_OBUF)
     OBUF:I->O                 2.571          Cout_OBUF (Cout)
    ----------------------------------------
    Total                      8.943ns (4.605ns logic, 4.338ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 10.96 secs
 
--> 


Total memory usage is 474332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

