// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FIR_Cascade_v2_FIR_Cascade_v2,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.788000,HLS_SYN_LAT=16,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=6247,HLS_SYN_LUT=6636,HLS_VERSION=2024_2}" *)

module FIR_Cascade_v2 (
        ap_clk,
        ap_rst_n,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TREADY
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;

input   ap_clk;
input   ap_rst_n;
input  [15:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [15:0] output_r_TDATA;
output   output_r_TVALID;
input   output_r_TREADY;

 reg    ap_rst_n_inv;
reg   [0:0] mod_value1;
reg   [15:0] p_ZL21H_filter_FIR_dec_1_20_0;
reg   [15:0] p_ZL21H_filter_FIR_dec_1_20_1;
reg   [15:0] y1_phase1;
reg   [0:0] mod_value2;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_20_0;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_20_1;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_20_2;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_20_3;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_20_4;
reg   [15:0] y2_phase1;
reg   [15:0] y3;
reg   [15:0] p_ZL21H_filter_FIR_int_2_20_0;
reg   [15:0] p_ZL21H_filter_FIR_int_2_20_1;
reg   [15:0] p_ZL21H_filter_FIR_int_2_20_2;
reg   [15:0] p_ZL21H_filter_FIR_int_2_20_3;
reg   [15:0] p_ZL21H_filter_FIR_int_2_20_4;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_21_0;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_21_1;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_21_2;
reg   [15:0] p_ZL21H_filter_FIR_dec_2_21_3;
reg   [15:0] p_ZL21H_filter_FIR_int_2_21_0;
reg   [15:0] p_ZL21H_filter_FIR_int_2_21_1;
reg   [15:0] p_ZL21H_filter_FIR_int_2_21_2;
reg   [15:0] p_ZL21H_filter_FIR_int_2_21_3;
reg   [15:0] y4;
reg   [15:0] p_ZL21H_filter_FIR_int_1_20_0;
reg   [15:0] p_ZL21H_filter_FIR_int_1_20_1;
reg   [15:0] p_ZL21H_filter_FIR_dec_1_21_0;
reg   [15:0] p_ZL21H_filter_FIR_dec_1_21_1;
reg   [15:0] p_ZL21H_filter_FIR_int_1_21_0;
reg   [15:0] p_ZL21H_filter_FIR_int_1_21_1;
reg    input_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    output_r_TDATA_blk_n;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg   [0:0] mod_value1_load_reg_1161;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
wire   [0:0] mod_value1_load_load_fu_753_p1;
wire   [15:0] add_ln28_fu_812_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] mod_value2_load_load_fu_820_p1;
reg   [0:0] mod_value2_load_reg_1199;
wire   [15:0] add_ln32_fu_907_p2;
reg   [15:0] add_ln32_reg_1230;
wire    ap_CS_fsm_state12;
wire   [15:0] ref_tmp_FIR_filter_transposed_fu_449_ap_return;
wire    ap_CS_fsm_state13;
wire   [15:0] shl_ln34_fu_979_p2;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state31;
wire   [15:0] shl_ln42_fu_1093_p2;
wire   [15:0] shl_ln47_fu_1154_p2;
reg   [15:0] grp_FIR_filter_fu_405_FIR_delays_read;
reg   [15:0] grp_FIR_filter_fu_405_FIR_delays_read_28;
reg   [12:0] grp_FIR_filter_fu_405_FIR_coe_0_0_val;
reg   [12:0] grp_FIR_filter_fu_405_FIR_coe_0_2_val;
reg   [15:0] grp_FIR_filter_fu_405_FIR_delays_write;
wire   [15:0] grp_FIR_filter_fu_405_ap_return_0;
wire   [15:0] grp_FIR_filter_fu_405_ap_return_1;
wire   [15:0] grp_FIR_filter_fu_405_ap_return_2;
reg    grp_FIR_filter_fu_405_ap_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire   [15:0] grp_FIR_filter_fu_419_ap_return_0;
wire   [15:0] grp_FIR_filter_fu_419_ap_return_1;
wire   [15:0] grp_FIR_filter_fu_419_ap_return_2;
reg    grp_FIR_filter_fu_419_ap_ce;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_read;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_read_9;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_read_10;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_read_11;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_read_12;
reg   [15:0] grp_FIR_filter_2_fu_430_FIR_delays_write;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_0;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_1;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_2;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_3;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_4;
wire   [15:0] grp_FIR_filter_2_fu_430_ap_return_5;
reg    grp_FIR_filter_2_fu_430_ap_ce;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg   [15:0] grp_FIR_filter_1_fu_440_FIR_delays_read;
reg   [15:0] grp_FIR_filter_1_fu_440_FIR_delays_read_22;
reg   [15:0] grp_FIR_filter_1_fu_440_FIR_delays_read_23;
reg   [15:0] grp_FIR_filter_1_fu_440_FIR_delays_read_24;
reg   [15:0] grp_FIR_filter_1_fu_440_FIR_delays_write;
wire   [15:0] grp_FIR_filter_1_fu_440_ap_return_0;
wire   [15:0] grp_FIR_filter_1_fu_440_ap_return_1;
wire   [15:0] grp_FIR_filter_1_fu_440_ap_return_2;
wire   [15:0] grp_FIR_filter_1_fu_440_ap_return_3;
wire   [15:0] grp_FIR_filter_1_fu_440_ap_return_4;
reg    grp_FIR_filter_1_fu_440_ap_ce;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg    ref_tmp_FIR_filter_transposed_fu_449_ap_start;
wire    ref_tmp_FIR_filter_transposed_fu_449_ap_done;
wire    ref_tmp_FIR_filter_transposed_fu_449_ap_idle;
wire    ref_tmp_FIR_filter_transposed_fu_449_ap_ready;
reg   [15:0] ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4;
reg   [15:0] storemerge2_in_in_in_reg_371;
reg   [0:0] storemerge1_reg_380;
reg   [0:0] ap_phi_mux_storemerge_phi_fu_397_p4;
reg   [0:0] storemerge_reg_393;
wire    regslice_both_output_r_U_apdone_blk;
reg    ap_block_state37;
reg   [42:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
wire    regslice_both_input_r_U_apdone_blk;
wire   [15:0] input_r_TDATA_int_regslice;
wire    input_r_TVALID_int_regslice;
reg    input_r_TREADY_int_regslice;
wire    regslice_both_input_r_U_ack_in;
reg   [15:0] output_r_TDATA_int_regslice;
reg    output_r_TVALID_int_regslice;
wire    output_r_TREADY_int_regslice;
wire    regslice_both_output_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 mod_value1 = 1'd0;
#0 p_ZL21H_filter_FIR_dec_1_20_0 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_1_20_1 = 16'd0;
#0 y1_phase1 = 16'd0;
#0 mod_value2 = 1'd0;
#0 p_ZL21H_filter_FIR_dec_2_20_0 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_20_1 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_20_2 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_20_3 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_20_4 = 16'd0;
#0 y2_phase1 = 16'd0;
#0 y3 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_20_0 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_20_1 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_20_2 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_20_3 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_20_4 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_21_0 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_21_1 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_21_2 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_2_21_3 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_21_0 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_21_1 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_21_2 = 16'd0;
#0 p_ZL21H_filter_FIR_int_2_21_3 = 16'd0;
#0 y4 = 16'd0;
#0 p_ZL21H_filter_FIR_int_1_20_0 = 16'd0;
#0 p_ZL21H_filter_FIR_int_1_20_1 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_1_21_0 = 16'd0;
#0 p_ZL21H_filter_FIR_dec_1_21_1 = 16'd0;
#0 p_ZL21H_filter_FIR_int_1_21_0 = 16'd0;
#0 p_ZL21H_filter_FIR_int_1_21_1 = 16'd0;
#0 ap_CS_fsm = 43'd1;
end

FIR_Cascade_v2_FIR_filter grp_FIR_filter_fu_405(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .FIR_delays_read(grp_FIR_filter_fu_405_FIR_delays_read),
    .FIR_delays_read_28(grp_FIR_filter_fu_405_FIR_delays_read_28),
    .FIR_coe_0_0_val(grp_FIR_filter_fu_405_FIR_coe_0_0_val),
    .FIR_coe_0_2_val(grp_FIR_filter_fu_405_FIR_coe_0_2_val),
    .FIR_delays_write(grp_FIR_filter_fu_405_FIR_delays_write),
    .ap_return_0(grp_FIR_filter_fu_405_ap_return_0),
    .ap_return_1(grp_FIR_filter_fu_405_ap_return_1),
    .ap_return_2(grp_FIR_filter_fu_405_ap_return_2),
    .ap_ce(grp_FIR_filter_fu_405_ap_ce)
);

FIR_Cascade_v2_FIR_filter grp_FIR_filter_fu_419(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .FIR_delays_read(p_ZL21H_filter_FIR_int_1_21_0),
    .FIR_delays_read_28(p_ZL21H_filter_FIR_int_1_21_1),
    .FIR_coe_0_0_val(13'd2816),
    .FIR_coe_0_2_val(13'd6555),
    .FIR_delays_write(y4),
    .ap_return_0(grp_FIR_filter_fu_419_ap_return_0),
    .ap_return_1(grp_FIR_filter_fu_419_ap_return_1),
    .ap_return_2(grp_FIR_filter_fu_419_ap_return_2),
    .ap_ce(grp_FIR_filter_fu_419_ap_ce)
);

FIR_Cascade_v2_FIR_filter_2 grp_FIR_filter_2_fu_430(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .FIR_delays_read(grp_FIR_filter_2_fu_430_FIR_delays_read),
    .FIR_delays_read_9(grp_FIR_filter_2_fu_430_FIR_delays_read_9),
    .FIR_delays_read_10(grp_FIR_filter_2_fu_430_FIR_delays_read_10),
    .FIR_delays_read_11(grp_FIR_filter_2_fu_430_FIR_delays_read_11),
    .FIR_delays_read_12(grp_FIR_filter_2_fu_430_FIR_delays_read_12),
    .FIR_delays_write(grp_FIR_filter_2_fu_430_FIR_delays_write),
    .ap_return_0(grp_FIR_filter_2_fu_430_ap_return_0),
    .ap_return_1(grp_FIR_filter_2_fu_430_ap_return_1),
    .ap_return_2(grp_FIR_filter_2_fu_430_ap_return_2),
    .ap_return_3(grp_FIR_filter_2_fu_430_ap_return_3),
    .ap_return_4(grp_FIR_filter_2_fu_430_ap_return_4),
    .ap_return_5(grp_FIR_filter_2_fu_430_ap_return_5),
    .ap_ce(grp_FIR_filter_2_fu_430_ap_ce)
);

FIR_Cascade_v2_FIR_filter_1 grp_FIR_filter_1_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .FIR_delays_read(grp_FIR_filter_1_fu_440_FIR_delays_read),
    .FIR_delays_read_22(grp_FIR_filter_1_fu_440_FIR_delays_read_22),
    .FIR_delays_read_23(grp_FIR_filter_1_fu_440_FIR_delays_read_23),
    .FIR_delays_read_24(grp_FIR_filter_1_fu_440_FIR_delays_read_24),
    .FIR_delays_write(grp_FIR_filter_1_fu_440_FIR_delays_write),
    .ap_return_0(grp_FIR_filter_1_fu_440_ap_return_0),
    .ap_return_1(grp_FIR_filter_1_fu_440_ap_return_1),
    .ap_return_2(grp_FIR_filter_1_fu_440_ap_return_2),
    .ap_return_3(grp_FIR_filter_1_fu_440_ap_return_3),
    .ap_return_4(grp_FIR_filter_1_fu_440_ap_return_4),
    .ap_ce(grp_FIR_filter_1_fu_440_ap_ce)
);

FIR_Cascade_v2_FIR_filter_transposed ref_tmp_FIR_filter_transposed_fu_449(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(ref_tmp_FIR_filter_transposed_fu_449_ap_start),
    .ap_done(ref_tmp_FIR_filter_transposed_fu_449_ap_done),
    .ap_idle(ref_tmp_FIR_filter_transposed_fu_449_ap_idle),
    .ap_ready(ref_tmp_FIR_filter_transposed_fu_449_ap_ready),
    .x_n(add_ln32_reg_1230),
    .ap_return(ref_tmp_FIR_filter_transposed_fu_449_ap_return)
);

FIR_Cascade_v2_regslice_both #(
    .DataWidth( 16 ))
regslice_both_input_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(input_r_TDATA),
    .vld_in(input_r_TVALID),
    .ack_in(regslice_both_input_r_U_ack_in),
    .data_out(input_r_TDATA_int_regslice),
    .vld_out(input_r_TVALID_int_regslice),
    .ack_out(input_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_r_U_apdone_blk)
);

FIR_Cascade_v2_regslice_both #(
    .DataWidth( 16 ))
regslice_both_output_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(output_r_TDATA_int_regslice),
    .vld_in(output_r_TVALID_int_regslice),
    .ack_in(output_r_TREADY_int_regslice),
    .data_out(output_r_TDATA),
    .vld_out(regslice_both_output_r_U_vld_out),
    .ack_out(output_r_TREADY),
    .apdone_blk(regslice_both_output_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (mod_value2_load_reg_1199 == 1'd0))) begin
        storemerge1_reg_380 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        storemerge1_reg_380 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (mod_value2_load_reg_1199 == 1'd0))) begin
        storemerge2_in_in_in_reg_371 <= grp_FIR_filter_2_fu_430_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        storemerge2_in_in_in_reg_371 <= grp_FIR_filter_1_fu_440_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37) & (mod_value1_load_reg_1161 == 1'd0))) begin
        storemerge_reg_393 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state43) & (output_r_TREADY_int_regslice == 1'b1))) begin
        storemerge_reg_393 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln32_reg_1230 <= add_ln32_fu_907_p2;
        p_ZL21H_filter_FIR_dec_2_20_0 <= grp_FIR_filter_2_fu_430_ap_return_1;
        p_ZL21H_filter_FIR_dec_2_20_1 <= grp_FIR_filter_2_fu_430_ap_return_2;
        p_ZL21H_filter_FIR_dec_2_20_2 <= grp_FIR_filter_2_fu_430_ap_return_3;
        p_ZL21H_filter_FIR_dec_2_20_3 <= grp_FIR_filter_2_fu_430_ap_return_4;
        p_ZL21H_filter_FIR_dec_2_20_4 <= grp_FIR_filter_2_fu_430_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37))) begin
        mod_value1 <= ap_phi_mux_storemerge_phi_fu_397_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mod_value1_load_reg_1161 <= mod_value1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37) & (mod_value1_load_reg_1161 == 1'd0))) begin
        mod_value2 <= storemerge1_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mod_value2_load_reg_1199 <= mod_value2;
        p_ZL21H_filter_FIR_dec_1_20_0 <= grp_FIR_filter_fu_405_ap_return_1;
        p_ZL21H_filter_FIR_dec_1_20_1 <= grp_FIR_filter_fu_405_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (output_r_TREADY_int_regslice == 1'b1))) begin
        p_ZL21H_filter_FIR_dec_1_21_0 <= grp_FIR_filter_fu_405_ap_return_1;
        p_ZL21H_filter_FIR_dec_1_21_1 <= grp_FIR_filter_fu_405_ap_return_2;
        p_ZL21H_filter_FIR_int_1_21_0 <= grp_FIR_filter_fu_419_ap_return_1;
        p_ZL21H_filter_FIR_int_1_21_1 <= grp_FIR_filter_fu_419_ap_return_2;
        y1_phase1 <= grp_FIR_filter_fu_405_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_ZL21H_filter_FIR_dec_2_21_0 <= grp_FIR_filter_1_fu_440_ap_return_1;
        p_ZL21H_filter_FIR_dec_2_21_1 <= grp_FIR_filter_1_fu_440_ap_return_2;
        p_ZL21H_filter_FIR_dec_2_21_2 <= grp_FIR_filter_1_fu_440_ap_return_3;
        p_ZL21H_filter_FIR_dec_2_21_3 <= grp_FIR_filter_1_fu_440_ap_return_4;
        y2_phase1 <= grp_FIR_filter_1_fu_440_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (output_r_TREADY_int_regslice == 1'b1))) begin
        p_ZL21H_filter_FIR_int_1_20_0 <= grp_FIR_filter_fu_405_ap_return_1;
        p_ZL21H_filter_FIR_int_1_20_1 <= grp_FIR_filter_fu_405_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (mod_value2_load_reg_1199 == 1'd0))) begin
        p_ZL21H_filter_FIR_int_2_20_0 <= grp_FIR_filter_2_fu_430_ap_return_1;
        p_ZL21H_filter_FIR_int_2_20_1 <= grp_FIR_filter_2_fu_430_ap_return_2;
        p_ZL21H_filter_FIR_int_2_20_2 <= grp_FIR_filter_2_fu_430_ap_return_3;
        p_ZL21H_filter_FIR_int_2_20_3 <= grp_FIR_filter_2_fu_430_ap_return_4;
        p_ZL21H_filter_FIR_int_2_20_4 <= grp_FIR_filter_2_fu_430_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_ZL21H_filter_FIR_int_2_21_0 <= grp_FIR_filter_1_fu_440_ap_return_1;
        p_ZL21H_filter_FIR_int_2_21_1 <= grp_FIR_filter_1_fu_440_ap_return_2;
        p_ZL21H_filter_FIR_int_2_21_2 <= grp_FIR_filter_1_fu_440_ap_return_3;
        p_ZL21H_filter_FIR_int_2_21_3 <= grp_FIR_filter_1_fu_440_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        y3 <= ref_tmp_FIR_filter_transposed_fu_449_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        y4 <= shl_ln34_fu_979_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((input_r_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state37)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (mod_value2_load_reg_1199 == 1'd0))) begin
        ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 = grp_FIR_filter_2_fu_430_ap_return_0;
    end else begin
        ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 = storemerge2_in_in_in_reg_371;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) & (mod_value1_load_reg_1161 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_397_p4 = 1'd1;
    end else begin
        ap_phi_mux_storemerge_phi_fu_397_p4 = storemerge_reg_393;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read = p_ZL21H_filter_FIR_int_2_21_0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read = p_ZL21H_filter_FIR_dec_2_21_0;
    end else begin
        grp_FIR_filter_1_fu_440_FIR_delays_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_22 = p_ZL21H_filter_FIR_int_2_21_1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_22 = p_ZL21H_filter_FIR_dec_2_21_1;
    end else begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_22 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_23 = p_ZL21H_filter_FIR_int_2_21_2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_23 = p_ZL21H_filter_FIR_dec_2_21_2;
    end else begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_23 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_24 = p_ZL21H_filter_FIR_int_2_21_3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_24 = p_ZL21H_filter_FIR_dec_2_21_3;
    end else begin
        grp_FIR_filter_1_fu_440_FIR_delays_read_24 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_FIR_filter_1_fu_440_FIR_delays_write = y3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
        grp_FIR_filter_1_fu_440_FIR_delays_write = add_ln28_fu_812_p2;
    end else begin
        grp_FIR_filter_1_fu_440_FIR_delays_write = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_FIR_filter_1_fu_440_ap_ce = 1'b1;
    end else begin
        grp_FIR_filter_1_fu_440_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read = p_ZL21H_filter_FIR_int_2_20_0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read = p_ZL21H_filter_FIR_dec_2_20_0;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_10 = p_ZL21H_filter_FIR_int_2_20_2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_10 = p_ZL21H_filter_FIR_dec_2_20_2;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_11 = p_ZL21H_filter_FIR_int_2_20_3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_11 = p_ZL21H_filter_FIR_dec_2_20_3;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_12 = p_ZL21H_filter_FIR_int_2_20_4;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_12 = p_ZL21H_filter_FIR_dec_2_20_4;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_9 = p_ZL21H_filter_FIR_int_2_20_1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_9 = p_ZL21H_filter_FIR_dec_2_20_1;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_read_9 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_FIR_filter_2_fu_430_FIR_delays_write = ref_tmp_FIR_filter_transposed_fu_449_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd0))) begin
        grp_FIR_filter_2_fu_430_FIR_delays_write = add_ln28_fu_812_p2;
    end else begin
        grp_FIR_filter_2_fu_430_FIR_delays_write = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_FIR_filter_2_fu_430_ap_ce = 1'b1;
    end else begin
        grp_FIR_filter_2_fu_430_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1))) begin
        grp_FIR_filter_fu_405_FIR_coe_0_0_val = 13'd2816;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0)))) begin
        grp_FIR_filter_fu_405_FIR_coe_0_0_val = 13'd6555;
    end else begin
        grp_FIR_filter_fu_405_FIR_coe_0_0_val = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1))) begin
        grp_FIR_filter_fu_405_FIR_coe_0_2_val = 13'd6555;
    end else if (((1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0)))) begin
        grp_FIR_filter_fu_405_FIR_coe_0_2_val = 13'd2816;
    end else begin
        grp_FIR_filter_fu_405_FIR_coe_0_2_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_FIR_filter_fu_405_FIR_delays_read = p_ZL21H_filter_FIR_int_1_20_0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1))) begin
        grp_FIR_filter_fu_405_FIR_delays_read = p_ZL21H_filter_FIR_dec_1_21_0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0))) begin
        grp_FIR_filter_fu_405_FIR_delays_read = p_ZL21H_filter_FIR_dec_1_20_0;
    end else begin
        grp_FIR_filter_fu_405_FIR_delays_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_FIR_filter_fu_405_FIR_delays_read_28 = p_ZL21H_filter_FIR_int_1_20_1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1))) begin
        grp_FIR_filter_fu_405_FIR_delays_read_28 = p_ZL21H_filter_FIR_dec_1_21_1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0))) begin
        grp_FIR_filter_fu_405_FIR_delays_read_28 = p_ZL21H_filter_FIR_dec_1_20_1;
    end else begin
        grp_FIR_filter_fu_405_FIR_delays_read_28 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_FIR_filter_fu_405_FIR_delays_write = shl_ln34_fu_979_p2;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0)))) begin
        grp_FIR_filter_fu_405_FIR_delays_write = input_r_TDATA_int_regslice;
    end else begin
        grp_FIR_filter_fu_405_FIR_delays_write = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state36) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_FIR_filter_fu_405_ap_ce = 1'b1;
    end else begin
        grp_FIR_filter_fu_405_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        grp_FIR_filter_fu_419_ap_ce = 1'b1;
    end else begin
        grp_FIR_filter_fu_419_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_r_TDATA_blk_n = input_r_TVALID_int_regslice;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (input_r_TVALID_int_regslice == 1'b1))) begin
        input_r_TREADY_int_regslice = 1'b1;
    end else begin
        input_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state36) | ((1'b1 == ap_CS_fsm_state37) & (mod_value1_load_reg_1161 == 1'd0)))) begin
        output_r_TDATA_blk_n = output_r_TREADY_int_regslice;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((output_r_TREADY_int_regslice == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            output_r_TDATA_int_regslice = shl_ln47_fu_1154_p2;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            output_r_TDATA_int_regslice = shl_ln42_fu_1093_p2;
        end else begin
            output_r_TDATA_int_regslice = 'bx;
        end
    end else begin
        output_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state42) & (output_r_TREADY_int_regslice == 1'b1)) | ((1'b1 == ap_CS_fsm_state36) & (output_r_TREADY_int_regslice == 1'b1)))) begin
        output_r_TVALID_int_regslice = 1'b1;
    end else begin
        output_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ref_tmp_FIR_filter_transposed_fu_449_ap_start = 1'b1;
    end else begin
        ref_tmp_FIR_filter_transposed_fu_449_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd1) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((1'b1 == ap_CS_fsm_state1) & (mod_value1_load_load_fu_753_p1 == 1'd0) & (input_r_TVALID_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (mod_value2_load_load_fu_820_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b0 == ap_block_state37) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (output_r_TREADY_int_regslice == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_fu_812_p2 = (y1_phase1 + grp_FIR_filter_fu_405_ap_return_0);

assign add_ln32_fu_907_p2 = (y2_phase1 + grp_FIR_filter_2_fu_430_ap_return_0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state37 = ((regslice_both_output_r_U_apdone_blk == 1'b1) | ((output_r_TREADY_int_regslice == 1'b0) & (mod_value1_load_reg_1161 == 1'd0)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign input_r_TREADY = regslice_both_input_r_U_ack_in;

assign mod_value1_load_load_fu_753_p1 = mod_value1;

assign mod_value2_load_load_fu_820_p1 = mod_value2;

assign output_r_TVALID = regslice_both_output_r_U_vld_out;

assign shl_ln34_fu_979_p2 = ap_phi_mux_storemerge2_in_in_in_phi_fu_374_p4 << 16'd1;

assign shl_ln42_fu_1093_p2 = grp_FIR_filter_fu_405_ap_return_0 << 16'd1;

assign shl_ln47_fu_1154_p2 = grp_FIR_filter_fu_419_ap_return_0 << 16'd1;

endmodule //FIR_Cascade_v2
