// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright 2021 - 2022 TQ-Systems GmbH
 */

/dts-v1/;

#include "imx8mp-tqma8mpql.dtsi"
#include "mba8mpxl.dtsi"

/ {
	model = "TQ-Systems i.MX8MPlus TQMa8MPxL on MBa8MPxL";
	compatible = "tq,imx8mp-tqma8mpql-mba8mpxl", "tq,imx8mp-tqma8mpql", "fsl,imx8mp";

	aliases {
		mmc0 = &usdhc3;
		mmc1 = &usdhc2;
		mmc2 = &usdhc1;
		rtc0 = &pcf85063;
		rtc1 = &snvs_rtc;
	};

	chosen {
		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,30a60000,115200";
		stdout-path = &uart4;
	};
};

&gpio1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio1>, <&pinctrl_usbhub>;

	gpio-line-names = "GPO1", "GPO0", "", "GPO3",
			  "", "", "GPO2", "GPI0",
			  "PMIC_IRQ", "GPI1", "OTG_ID", "USB_HUB_RST#",
			  "OTG_PWR", "", "GPI2", "GPI3",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "", "";

	usb-hub-reset {
		gpio-hog;
		gpios = <11 0>;
		output-high;
		line-name = "USB_HUB_RST#";
	};
};

&gpio2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hoggpio2>;

	gpio-line-names = "", "", "", "",
			  "", "", "VCC12V_EN", "PERST#",
			  "", "", "", "",
			  "USDHC2_CD", "", "CLKREQ#", "PEWAKE#",
			  "", "", "", "V_SD3V3_EN",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "", "";

	perst {
		gpio-hog;
		gpios = <7 0>;
		output-high;
		line-name = "PERST#";
	};

	clkreq {
		gpio-hog;
		gpios = <10 0>;
		input;
		line-name = "CLKREQ#";
	};

	pewake {
		gpio-hog;
		gpios = <11 0>;
		input;
		line-name = "PEWAKE#";
	};
};

&gpio3 {
	gpio-line-names = "", "", "", "",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "LVDS0_RESET#", "",
			  "", "", "", "LVDS0_BLT_EN",
			  "LVDS0_PWR_EN", "", "", "",
			  "", "", "", "",
			  "", "", "", "";
};

&gpio4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_gpio4>;

	gpio-line-names = "ENET0_RST#", "ENET0_INT#", "ENET1_RST#", "ENET1_INT#",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "", "",
			  "", "", "DP_IRQ", "DSI_EN",
			  "HDMI_OC#", "TEMP_EVENT#", "PCIE_CLKREQ#", "",
			  "", "", "", "FAN_PWR",
			  "RTC_EVENT#", "CODEC_RST#", "", "";
};

&gpio5 {
	gpio-line-names = "", "", "", "LED2",
			  "LED1", "LED0", "CSI0_RESET#", "CSI0_SYNC",
			  "CSI0_TRIGGER", "CSI0_ENABLE", "", "",
			  "", "ECSPI2_SS0", "", "",
			  "", "", "", "",
			  "", "", "", "",
			  "", "ECSPI3_SS0", "SWITCH_A", "SWITCH_B",
			  "", "", "", "";
};

&i2c2 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	dsi2dp: bridge@f {
		compatible = "toshiba,tc358767";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_edpbridge>;
		reg = <0xf>;
		reset-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
		clock-names = "ref";
		clocks = <&edp_refclk>;
		toshiba,hpd-pin = <0>;

		interrupt-names = "irq";
		interrupt-parent = <&gpio4>;
		interrupts = <18 IRQ_TYPE_LEVEL_HIGH>;

		status = "disabled";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	tlv320aic3x04: audio-codec@18 {
		compatible = "ti,tlv320aic32x4";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tlv320aic3x04>;
		reg = <0x18>;
		iov-supply = <&reg_vcc_3v3>;
		ldoin-supply = <&reg_vcc_3v3>;
		reset-gpios = <&gpio4 29 GPIO_ACTIVE_LOW>;
	};

	/* NXP SE97BTP with temperature sensor + eeprom */
	se97_1c: temperature-sensor-eeprom@1c {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1c>;
	};

	at24c02_54: eeprom@54 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x54>;
		pagesize = <16>;
	};
};

&i2c4 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_gpio>;
	scl-gpios = <&gpio5 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&i2c6 {
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c6>;
	pinctrl-1 = <&pinctrl_i2c6_gpio>;
	scl-gpios = <&gpio2 2 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio2 3 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&pcie{
/*
	reset-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
	clkreq-gpio = <&gpio2 7 GPIO_ACTIVE_LOW>;
*/
	l1ss-disabled;
	status = "okay";
};

&pcie_phy{
	ext_osc = <1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "disabled";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "disabled";
};

&snvs_pwrkey {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clk IMX8MP_CLK_UART2>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
	status = "okay";
};

&uart4 {
	/* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usb3_phy0 {
	status = "okay";
};

&usb_dwc3_0 {
	/* we implement dual role but not full featured OTG */
	hnp-disable;
	srp-disable;
	adp-disable;
	dr_mode = "otg";
	usb-role-switch;
	status = "okay";
};

&usb3_phy1 {
	status = "okay";
};

&usb_dwc3_1 {
	dr_mode = "host";
	status = "okay";
};

&iomuxc {
	pinctrl_hoggpio2: hoggpio2grp {
		fsl,pins = <
			/* PERST0# X48 / M2 */
			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07	0x140
			/* PCIe / M2 CLKREQ (alternative) */
			MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10	0x140
			/* PCIe / M2 PEWAKE# (alternative) */
			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x140
		>;
	};

	pinctrl_bllvds: bllvdsgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXFS__GPIO3_IO19	0x14
		>;
	};

	pinctrl_flexcan1: flexcan1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXD1__CAN1_TX	0x150
			MX8MP_IOMUXC_SAI5_RXD2__CAN1_RX	0x150
		>;
	};

	pinctrl_flexcan2: flexcan2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXD3__CAN2_TX	0x150
			MX8MP_IOMUXC_SAI5_MCLK__CAN2_RX	0x150
		>;
	};

	/* only on X57, primary used as CSI0 control signals */
	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI1_MISO__ECSPI1_MISO	0x1c0
			MX8MP_IOMUXC_ECSPI1_MOSI__ECSPI1_MOSI	0x1c0
			MX8MP_IOMUXC_ECSPI1_SCLK__ECSPI1_SCLK	0x1c0
			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09	0x1c0
		>;
	};

	/* on X63 and optionally on X57, can also be used as CSI1 control signals */
	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO	0x1c0
			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI	0x1c0
			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK	0x1c0
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13	0x1c0
		>;
	};

	pinctrl_ecspi3: ecspi3grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART1_TXD__ECSPI3_MOSI	0x1c0
			MX8MP_IOMUXC_UART1_RXD__ECSPI3_SCLK	0x1c0
			MX8MP_IOMUXC_UART2_RXD__ECSPI3_MISO	0x1c0
			MX8MP_IOMUXC_UART2_TXD__GPIO5_IO25	0x1c0
		>;
	};

	pinctrl_edpbridge: edpbridgegrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_TXD6__GPIO4_IO18	0x1c0
			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c0
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			/* SION + ODE + DSE_X2 */
			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC		0x40000044
			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO		0x40000044
			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0	0x90
			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1	0x90
			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2	0x90
			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3	0x90
			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL	0x90
			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0	0x12
			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1	0x12
			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2	0x12
			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3	0x12
			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL	0x12
			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x14
		>;
	};

	pinctrl_eqos_phy: eqosphygrp {
		fsl,pins = <
			/* EVENT1_IN / RST# -> PE */
			MX8MP_IOMUXC_SAI1_RXD0__GPIO4_IO02		0x100
			/* EVENT1_OUT / INT/PD -> PE + HYS + PUE */
			MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03		0x1c0
		>;
	};

	pinctrl_eqos_event: eqosevtgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI2_RXD0__ENET_QOS_1588_EVENT2_OUT	0x100
			MX8MP_IOMUXC_SAI2_TXD0__ENET_QOS_1588_EVENT2_IN	0x1c0
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			/* SION + ODE + DSE_X2 */
			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x40000044
			MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO		0x40000044
			MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0		0x90
			MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1		0x90
			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x90
			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x90
			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x90
			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x90
			MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0		0x12
			MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1		0x12
			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x12
			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x12
			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x12
			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x14
		>;
	};

	pinctrl_fec_event: fecevtgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI1_RXFS__ENET1_1588_EVENT0_IN	0x100
			MX8MP_IOMUXC_SAI1_RXC__ENET1_1588_EVENT0_OUT	0x1c0
		>;
	};

	pinctrl_fec_phy: fecphygrp {
		fsl,pins = <
			/* EVENT0_IN / RST# -> PE */
			MX8MP_IOMUXC_SAI1_RXFS__GPIO4_IO00		0x100
			/* EVENT0_OUT / INT/PD -> PE + HYS + PUE */
			MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01		0x1c0
		>;
	};

	pinctrl_fec_phyalt: fecphyaltgrp {
		fsl,pins = <
			/* ENET1_INT#_ALT */
			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24	0x180
			/* ENET1_RST#_ALT */
			MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25	0x180
		>;
	};

	pinctrl_gpiobutton: gpiobuttongrp {
		fsl,pins = <
			MX8MP_IOMUXC_UART3_RXD__GPIO5_IO26	0x10
			MX8MP_IOMUXC_UART3_TXD__GPIO5_IO27	0x10
		>;
	};

	pinctrl_gpioled: gpioledgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05	0x14
			MX8MP_IOMUXC_SPDIF_RX__GPIO5_IO04	0x14
			MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03	0x14
		>;
	};

	pinctrl_gpio1: gpio1grp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x10
			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01	0x10
			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x10
			MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06	0x10
			MX8MP_IOMUXC_GPIO1_IO07__GPIO1_IO07	0x80
			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09	0x80
			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14	0x80
			MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15	0x80
		>;
	};

	pinctrl_gpio4: gpio4grp {
		fsl,pins = <
			/* ENET0_TX_CLK for MII, HDMI_OC on MBa8MPxL */
			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x180
			/* TEMP_EVENT# on MBa8MPxL */
			MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21	0x180
			/* PCIe CLK REQ / OE# */
			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22	0x180
			/* FAN PWR */
			MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27	0x180
			/* not used for CODEC on MBa8MPxL, RTC_EVENT# */
			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28	0x180
		>;
	};

	/* alternative usage for gpio button, X63 */
	pinctrl_gpt1: gpt1grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART3_RXD__GPT1_CAPTURE2	0x14
			MX8MP_IOMUXC_UART3_TXD__GPT1_CLK	0x14
		>;
	};

	/* FAN RPM */
	pinctrl_gpt2: gpt2grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SCL__GPT2_CLK		0x14
		>;
	};

	pinctrl_hdmi: hdmigrp {
		fsl,pins = <
			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x400001c3
			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x400001c3
			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x40000019
			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000019
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL		0x400001e2
			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA		0x400001e2
		>;
	};

	pinctrl_i2c2_gpio: i2c2-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C2_SCL__GPIO5_IO16	0x400001e2
			MX8MP_IOMUXC_I2C2_SDA__GPIO5_IO17	0x400001e2
		>;
	};

	pinctrl_i2c4: i2c4grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL		0x400001e2
			MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA		0x400001e2
		>;
	};

	pinctrl_i2c4_gpio: i2c4-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20	0x400001e2
			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21	0x400001e2
		>;
	};

	pinctrl_i2c6: i2c6grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA0__I2C6_SCL	0x400001e2
			MX8MP_IOMUXC_SD1_DATA1__I2C6_SDA	0x400001e2
		>;
	};

	pinctrl_i2c6_gpio: i2c6-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA0__GPIO2_IO02	0x400001e2
			MX8MP_IOMUXC_SD1_DATA1__GPIO2_IO03	0x400001e2
		>;
	};

	pinctrl_lvdspanel: lvdspanelgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXC__GPIO3_IO20	0x14
		>;
	};

	pinctrl_mipicsi0: mipicsi0grp {
		fsl,pins = <
			/* TRIGGER */
			MX8MP_IOMUXC_ECSPI1_MISO__GPIO5_IO08	0x1c0
			/* SYNC */
			MX8MP_IOMUXC_ECSPI1_MOSI__GPIO5_IO07	0x1c0
			/* RESET# */
			MX8MP_IOMUXC_ECSPI1_SCLK__GPIO5_IO06	0x1c0
			/* ENABLE */
			MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09	0x1c0
		>;
	};

	/* ALTERNATIV */
	pinctrl_mipicsi1: mipicsi1grp {
		fsl,pins = <
			/* TRIGGER */
			MX8MP_IOMUXC_ECSPI2_MISO__GPIO5_IO12	0x1c0
			/* SYNC */
			MX8MP_IOMUXC_ECSPI2_MOSI__GPIO5_IO11	0x1c0
			/* RESET# */
			MX8MP_IOMUXC_ECSPI2_SCLK__GPIO5_IO10	0x1c0
			/* ENABLE */
			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13	0x1c0
		>;
	};

	/* LVDS Backlight */
	pinctrl_pwm2: pwm2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI5_RXD0__PWM2_OUT	0x14
		>;
	};

	/* FAN */
	pinctrl_pwm3: pwm3grp {
		fsl,pins = <
			MX8MP_IOMUXC_I2C3_SDA__PWM3_OUT		0x14
		>;
	};

	pinctrl_reg12v0: reg12v0grp {
		fsl,pins = <
			/* VCC12V enable */
			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x140
		>;
	};

	pinctrl_regotgvbus: reggotgvbusgrp {
		fsl,pins = <
			/* USB1 OTG PWR as GPIO */
			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12	0x100
		>;
	};

	/* RXC / RXFS not used on codec */
	pinctrl_sai3: sai3grp {
		fsl,pins = <
			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0x94
			/* MX8MP_IOMUXC_SAI3_RXC__AUDIOMIX_SAI3_RX_BCLK	0x94 */
			/* MX8MP_IOMUXC_SAI3_RXFS__AUDIOMIX_SAI3_RX_SYNC	0x94 */
			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0x94
			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0x94
			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0x94
			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0x94
		>;
	};

	pinctrl_tlv320aic3x04: tlv320aic3x04grp {
		fsl,pins = <
			/* CODEC RST# */
			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29	0x180
		>;
	};

	/* X61 */
	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_CLK__UART1_DCE_TX	0x140
			MX8MP_IOMUXC_SD1_CMD__UART1_DCE_RX	0x140
		>;
	};

	/* X61 */
	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA2__UART2_DCE_TX	0x140
			MX8MP_IOMUXC_SD1_DATA3__UART2_DCE_RX	0x140
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD1_DATA6__UART3_DCE_TX	0x140
			MX8MP_IOMUXC_SD1_DATA7__UART3_DCE_RX	0x140
		>;
	};

	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x140
			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x140
		>;
	};

	pinctrl_usbcon0: usb0congrp {
		fsl,pins = <
			/* ID: floating / high: device, low: host -> use PU */
			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10	0x1c0
		>;
	};

	pinctrl_usb0: usb0grp {
		fsl,pins = <
			/* ID -> via usb-connector */
			/* PWR -> via regulator @phy */
			MX8MP_IOMUXC_GPIO1_IO13__USB1_OTG_OC	0x1C0
		>;
	};

	pinctrl_usbhub: usbhubgrp {
		fsl,pins = <
			MX8MP_IOMUXC_GPIO1_IO11__GPIO1_IO11	0x10
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x192
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d2
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d2
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d2
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d2
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d2
			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc0
		>;
	};

	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
		>;
	};

	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2-gpiogrp {
		fsl,pins = <
			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12	0x1c0
		>;
	};
};
