5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd disable3.vcd -o disable3.cdd -v disable3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" disable3.v 9 37 1
2 1 13 8000c 1 3d 5002 0 0 1 26 2 $u0
1 a 11 830004 1 0 0 0 1 25 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" disable3.v 0 26 1
2 2 14 10004 1 3d 5002 0 0 1 26 2 $u1
4 2 11 0 0
3 1 main.$u0.$u1 "main.$u0.$u1" disable3.v 0 25 1
2 3 15 a000e 1 3e 5002 0 0 1 26 2 $u2
2 4 20 a000e 1 3e 5002 0 0 1 26 2 $u3
2 5 15 a000c 1 3f 1002 0 0 1 26 2
4 5 0 0 0
4 4 0 5 5
4 3 11 4 4
3 1 main.$u0.$u1.foo "main.$u0.$u1.foo" disable3.v 15 19 1
2 6 16 f0012 1 0 21004 0 0 1 16 0
2 7 16 b000b 0 1 1400 0 0 1 9 a
2 8 16 b0012 1 37 6 6 7
2 9 17 c000c 1 0 1008 0 0 32 52 11 0 0 0 0 0 0 0
2 10 17 b000c 2 2c 900a 9 0 32 26 aa aa aa aa aa aa aa aa
2 11 18 f0012 1 0 21008 0 0 1 20 1
2 12 18 b000b 0 1 1400 0 0 1 9 a
2 13 18 b0012 1 37 a 11 12
4 13 0 0 0
4 10 0 13 0
4 8 11 10 10
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" disable3.v 15 15 1
2 14 15 a000e 1 3d 5002 0 0 1 26 2 foo
4 14 11 0 0
3 1 main.$u0.$u1.bar "main.$u0.$u1.bar" disable3.v 20 24 1
2 15 21 c000d 1 0 1008 0 0 32 52 44 0 0 0 0 0 0 0
2 16 21 b000d 2 2c 900a 15 0 32 26 aa aa aa aa aa aa aa aa
2 17 22 100010 1 1 1008 0 0 1 9 a
2 18 22 f000f 1 1d 1004 17 0 1 26 102
2 19 22 b0012 1 39 6 18 0
2 20 23 d0017 0 40 5002 0 0 1 26 2 foo
4 20 0 0 0
4 19 0 20 0
4 16 11 19 0
3 1 main.$u0.$u1.$u3 "main.$u0.$u1.$u3" disable3.v 20 20 1
2 21 20 a000e 1 3d 5002 0 0 1 26 2 bar
4 21 11 0 0
3 1 main.$u4 "main.$u4" disable3.v 0 35 1
