<module name="DMIC_DSP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMIC_REVISION" acronym="DMIC_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See." description="IP revision" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_SYSCONFIG" acronym="DMIC_SYSCONFIG" offset="0x10" width="32" description="This register allows controlling various parameters of the DMIC interface.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management (idlereq/idleack control)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SIDLEMODE_0" description="Force-idle. IDLE request is acknowledged unconditionally and immediately."/>
      <bitenum value="1" id="1" token="SIDLEMODE_1" description="No-idle. IDLE request is never acknowledged."/>
      <bitenum value="2" id="2" token="SIDLEMODE_2" description="Smart-idle. The acknowledgment to an IDLE request is given based on the internal activity."/>
      <bitenum value="3" id="3" token="SIDLEMODE_3" description="Smart-idle wakeup capable mode"/>
    </bitfield>
    <bitfield id="FREEMU" width="1" begin="1" end="1" resetval="0" description="Sensitivity to emulation (debug) suspend input signal" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FREEMU_0" description="IP module is sensitive to emulation suspend."/>
      <bitenum value="1" id="1" token="FREEMU_1" description="IP module is not sensitive to emulation suspend."/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0" description="Module software reset. The bit is automatically reset by the hardware. It has same effect as the main hardware reset." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="0" id="0" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="1" id="1" token="SOFTRESET_1_w" description="Initiate software reset."/>
    </bitfield>
  </register>
  <register id="DMIC_IRQSTATUS_RAW" acronym="DMIC_IRQSTATUS_RAW" offset="0x24" width="32" description="Component (that is, main) interrupt request status. Check the corresponding secondary status register. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMIC_IRQ_EMPTY" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_1_w" description="Set"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_ALST_FULL" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_1_w" description="Set"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_FULL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_1_w" description="Set"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_1_w" description="Set"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_1_r" description="IRQ event pending"/>
    </bitfield>
  </register>
  <register id="DMIC_IRQSTATUS" acronym="DMIC_IRQSTATUS" offset="0x28" width="32" description="Component (that is, main) interrupt request status. Check the corresponding secondary status register. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMIC_IRQ_EMPTY" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_1_w" description="Clear pending event, if any"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_ALST_FULL" width="1" begin="2" end="2" resetval="0" description="This interrupt status is set when only one FIFO space is still available." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_1_w" description="Clear pending event, if any"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_FULL" width="1" begin="1" end="1" resetval="0" description="This interrupt status is set when FIFO is full and a new write access has been performed by filter." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_1_w" description="Clear pending event, if any."/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_1_r" description="IRQ event pending"/>
    </bitfield>
    <bitfield id="DMIC_IRQ" width="1" begin="0" end="0" resetval="0" description="This interrupt status is set when FIFO threshold value defined inDMIC_FIFO_CTRL is reached." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_0_r" description="No event pending"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_1_w" description="Clear pending event, if any."/>
      <bitenum value="1" id="1" token="DMIC_IRQ_1_r" description="IRQ event pending"/>
    </bitfield>
  </register>
  <register id="DMIC_IRQENABLE_SET" acronym="DMIC_IRQENABLE_SET" offset="0x2C" width="32" description="Component (that is, main) interrupt request enable. Write 1 to set (enable interrupt). Readout equal to corresponding _SET register. _SET register is cleared when writing 1 to _CLR register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMIC_IRQ_EMPTY_MASK" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_MASK_1_r" description=""/>
    </bitfield>
    <bitfield id="DMIC_IRQ_ALST_FULL_MASK" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_FULL_MASK" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_MASK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMIC_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_MASK_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="DMIC_IRQENABLE_CLR" acronym="DMIC_IRQENABLE_CLR" offset="0x30" width="32" description="Component (that is, main) interrupt request enable Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. _SET register is cleared when writing 1 to _CLR register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMIC_IRQ_EMPTY_MASK" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_EMPTY_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_EMPTY_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_ALST_FULL_MASK" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_ALST_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_ALST_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_FULL_MASK" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_FULL_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_FULL_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
    <bitfield id="DMIC_IRQ_MASK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMIC_IRQ_MASK_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMIC_IRQ_MASK_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_MASK_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DMIC_IRQ_MASK_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="DMIC_IRQWAKEEN" acronym="DMIC_IRQWAKEEN" offset="0x34" width="32" description="This register allows to enable the wake-up capability on interrupt event.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="IRQ_WAKEUP_EN" width="1" begin="0" end="0" resetval="1" description="Write 1 to allow wake-up by IRQ source (register threshold value reached)." range="" rwaccess="RW"/>
  </register>
  <register id="DMIC_DMAENABLE_SET" acronym="DMIC_DMAENABLE_SET" offset="0x38" width="32" description="Component DMA enable (1 bit per DMA-capable channel)/Write 1 to set (enable DMA). Readout equal to corresponding _SET register. _SET register is cleared when writing 1 to _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_ENABLE" width="1" begin="0" end="0" resetval="0" description="Write 1 to set (enable DMA request)" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="0" token="DMA_ENABLE_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMA_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_ENABLE_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="1" token="DMA_ENABLE_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="DMIC_DMAENABLE_CLR" acronym="DMIC_DMAENABLE_CLR" offset="0x3C" width="32" description="Component DMA enable (1 bit per DMA-capable channel)/Write 1 to clear (disable DMA). Readout equal to corresponding _SET register. _SET register is cleared when writing 1 to _CLR register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_ENABLE" width="1" begin="0" end="0" resetval="0" description="Write 1 to clear (disable DMA request)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="0" token="DMA_ENABLE_0_r" description="Interrupt disabled"/>
      <bitenum value="0" id="0" token="DMA_ENABLE_0_w" description="No action"/>
      <bitenum value="1" id="1" token="DMA_ENABLE_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="1" token="DMA_ENABLE_1_r" description="Interrupt enabled"/>
    </bitfield>
  </register>
  <register id="DMIC_DMAWAKEEN" acronym="DMIC_DMAWAKEEN" offset="0x40" width="32" description="This register allows to enable the wake-up capability on DMA request event.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMA_WAKEUP_EN" width="1" begin="0" end="0" resetval="1" description="Write 1 to allow wakeup by DMA source (register threshold value reached)." range="" rwaccess="RW"/>
  </register>
  <register id="DMIC_CTRL" acronym="DMIC_CTRL" offset="0x44" width="32" description="This register configures the various parameters of the DMIC module.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SW_DMIC_RST" width="1" begin="10" end="10" resetval="0" description="Software reset of the DMIC path. When 1, the DMIC path is reset. Clearing the reset is done by writing 0 to the register." range="" rwaccess="RW"/>
    <bitfield id="DMIC_CLK_DIV" width="3" begin="9" end="7" resetval="0x0" description="Select the DMIC output clock frequency. See for details." range="" rwaccess="RW"/>
    <bitfield id="DMIC_POLAR3" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMIC_POLAR3_0" description="When 0, the left data is generated in the external microphone 3 on abe_dmic_clk3 low level."/>
      <bitenum value="1" id="1" token="DMIC_POLAR3_1" description="When 1, the left data is generated in the external microphone 3 on abe_dmic_clk3 high level."/>
    </bitfield>
    <bitfield id="DMIC_POLAR2" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMIC_POLAR2_0" description="When 0, the left data is generated in the external microphone 2 on abe_dmic_clk2 low level."/>
      <bitenum value="1" id="1" token="DMIC_POLAR2_1" description="When 1, the left data is generated in the external microphone 2 on abe_dmic_clk2 high level."/>
    </bitfield>
    <bitfield id="DMIC_POLAR1" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DMIC_POLAR1_0" description="When 0, the left data is generated in the external microphone 1 on abe_dmic_clk1 low level."/>
      <bitenum value="1" id="1" token="DMIC_POLAR1_1" description="When 1, the left data is generated in the external microphone 1 on abe_dmic_clk1 high level."/>
    </bitfield>
    <bitfield id="DMICOUTFORMAT" width="1" begin="3" end="3" resetval="0" description="When 0, the data going out from the FIFO are left shifted from 8 bits. When 1, the data going are signed extended on 32 bits" range="" rwaccess="RW"/>
    <bitfield id="DMIC_UP3_EN" width="1" begin="2" end="2" resetval="0" description="When 1, uplink path 3 is powered up." range="" rwaccess="RW"/>
    <bitfield id="DMIC_UP2_EN" width="1" begin="1" end="1" resetval="0" description="When 1, uplink path 2 is powered up." range="" rwaccess="RW"/>
    <bitfield id="DMIC_UP1_EN" width="1" begin="0" end="0" resetval="0" description="When 1, uplink path 1 is powered up." range="" rwaccess="RW"/>
  </register>
  <register id="DMIC_DATA_REG" acronym="DMIC_DATA_REG" offset="0x48" width="32" description="DMIC FIFO data">
    <bitfield id="DMIC_DATA" width="32" begin="31" end="0" resetval="0x000000" description="DMIC FIFO data" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_CTRL" acronym="DMIC_FIFO_CTRL" offset="0x4C" width="32" description="This register sets the FIFO threshold for the data-ready event.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DMIC_TRESH" width="4" begin="3" end="0" resetval="0x2" description="Uplink FIFO threshold" range="" rwaccess="RW"/>
  </register>
  <register id="DMIC_FIFO_DMIC1R_DATA" acronym="DMIC_FIFO_DMIC1R_DATA" offset="0x50" width="32" description="Data of the first FIFO DMIC right channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC1R_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the right FIFO DMIC path 1" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_DMIC1L_DATA" acronym="DMIC_FIFO_DMIC1L_DATA" offset="0x54" width="32" description="Data of the first FIFO DMIC left channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC1R_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the left FIFO DMIC path 1" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_DMIC2R_DATA" acronym="DMIC_FIFO_DMIC2R_DATA" offset="0x58" width="32" description="Data of the second FIFO DMIC right channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC2R_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the right FIFO DMIC path 2" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_DMIC2L_DATA" acronym="DMIC_FIFO_DMIC2L_DATA" offset="0x5C" width="32" description="Data of the second FIFO DMIC left channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC2L_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the left FIFO DMIC path 2" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_DMIC3R_DATA" acronym="DMIC_FIFO_DMIC3R_DATA" offset="0x60" width="32" description="Data of the third FIFO DMIC right channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC3R_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the right FIFO DMIC path 3" range="" rwaccess="R"/>
  </register>
  <register id="DMIC_FIFO_DMIC3L_DATA" acronym="DMIC_FIFO_DMIC3L_DATA" offset="0x64" width="32" description="Data of the third FIFO DMIC left channel">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFO_DMIC3R_DAT" width="24" begin="23" end="0" resetval="0x000000" description="Data of the left FIFO DMIC path 3" range="" rwaccess="R"/>
  </register>
</module>
