// Seed: 3081640100
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6
);
  wire id_8;
  id_9 :
  assert property (@(posedge id_4) 1)
  else $display(1, id_6, id_4, 1, 1, id_2, ~id_9);
  wire id_10;
  module_0();
  wire id_11;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    module_2,
    id_18,
    id_19
);
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0();
  assign id_20[1'b0] = 1;
endmodule
