;redcode
;assert 1
	SPL 0, <-354
	CMP -7, <-420
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB @121, 106
	SPL -1, @-20
	SUB @127, @106
	SUB 721, 40
	MOV -97, <-20
	SUB @-161, 109
	SPL -1, @-20
	SUB @121, 100
	SUB @121, 100
	SUB -1, -20
	JMN <161, 109
	SUB @161, 109
	SUB @121, 100
	SUB 12, @13
	SUB @0, @2
	SUB -7, <-420
	SUB @161, 109
	SPL -1, @-20
	SLT 721, 0
	SLT 721, 0
	JMP -1, @-20
	SPL 0, <-54
	JMP -1, @-20
	MOV -1, <-20
	SPL 0, <-54
	SUB @0, @2
	MOV -1, <-20
	MOV -1, <-20
	CMP @127, 100
	SPL 0, <-54
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -17, <-20
	MOV -1, <-320
	ADD 210, 60
	SUB 12, @10
	MOV <-801, <-320
	MOV <-801, <-320
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-354
