// Seed: 3712864326
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3
);
  logic id_4;
  assign id_2 = 1;
  assign id_4 = 1 >= id_0;
  assign id_2 = id_0;
  assign id_2 = 1;
  logic id_5;
  assign id_4 = 1'h0;
  integer id_6;
  logic   id_7 = id_5;
endmodule
