

================================================================
== Vitis HLS Report for 'compute_mask'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3268|     3268|  16.340 us|  16.340 us|  3268|  3268|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_combineVOLEs_fu_142  |combineVOLEs  |     2993|     2993|  14.965 us|  14.965 us|  2993|  2993|       no|
        |grp_combineVOLEs_fu_147  |combineVOLEs  |     2993|     2993|  14.965 us|  14.965 us|  2993|  2993|       no|
        +-------------------------+--------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |      272|      272|         2|          1|          1|   272|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gatebygate.cpp:76]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.20ns)   --->   "%ur = alloca i64 1" [gatebygate.cpp:74]   --->   Operation 11 'alloca' 'ur' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%Vr = alloca i64 1" [gatebygate.cpp:75]   --->   Operation 12 'alloca' 'Vr' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 0, i9 %i" [gatebygate.cpp:76]   --->   Operation 13 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [gatebygate.cpp:76]   --->   Operation 14 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_13 = load i9 %i" [gatebygate.cpp:76]   --->   Operation 15 'load' 'i_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_eq  i9 %i_13, i9 272" [gatebygate.cpp:76]   --->   Operation 16 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln76 = add i9 %i_13, i9 1" [gatebygate.cpp:76]   --->   Operation 17 'add' 'add_ln76' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.end" [gatebygate.cpp:76]   --->   Operation 18 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i9 %i_13" [gatebygate.cpp:76]   --->   Operation 19 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.78ns)   --->   "%add_ln78 = add i16 %zext_ln76_1, i16 40001" [gatebygate.cpp:78]   --->   Operation 20 'add' 'add_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln78, i32 1, i32 15" [gatebygate.cpp:78]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i15 %lshr_ln" [gatebygate.cpp:78]   --->   Operation 22 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:78]   --->   Operation 23 'getelementptr' 'u_0_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:78]   --->   Operation 24 'getelementptr' 'u_1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.21ns)   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:78]   --->   Operation 25 'load' 'u_0_load' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 26 [2/2] (1.21ns)   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:78]   --->   Operation 26 'load' 'u_1_load' <Predicate = (!icmp_ln76)> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%V_0_addr = getelementptr i128 %V_0, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:79]   --->   Operation 27 'getelementptr' 'V_0_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%V_1_addr = getelementptr i128 %V_1, i64 0, i64 %zext_ln78_1" [gatebygate.cpp:79]   --->   Operation 28 'getelementptr' 'V_1_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.73ns)   --->   "%V_0_load = load i18 %V_0_addr" [gatebygate.cpp:79]   --->   Operation 29 'load' 'V_0_load' <Predicate = (!icmp_ln76)> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_2 : Operation 30 [2/2] (2.73ns)   --->   "%V_1_load = load i18 %V_1_addr" [gatebygate.cpp:79]   --->   Operation 30 'load' 'V_1_load' <Predicate = (!icmp_ln76)> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln76 = store i9 %add_ln76, i9 %i" [gatebygate.cpp:76]   --->   Operation 31 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i9 %i_13" [gatebygate.cpp:76]   --->   Operation 32 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i9 %i_13" [gatebygate.cpp:76]   --->   Operation 33 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34" [gatebygate.cpp:77]   --->   Operation 34 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 272, i64 272, i64 272" [gatebygate.cpp:76]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [gatebygate.cpp:76]   --->   Operation 36 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_0_load = load i18 %u_0_addr" [gatebygate.cpp:78]   --->   Operation 37 'load' 'u_0_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_3 : Operation 38 [1/2] ( I:1.21ns O:1.21ns )   --->   "%u_1_load = load i18 %u_1_addr" [gatebygate.cpp:78]   --->   Operation 38 'load' 'u_1_load' <Predicate = true> <Delay = 1.21> <CoreInst = "RAM_2P_BRAM">   --->   Core 93 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 193023> <RAM>
ST_3 : Operation 39 [1/1] (0.27ns)   --->   "%select_ln78 = select i1 %trunc_ln76, i1 %u_0_load, i1 %u_1_load" [gatebygate.cpp:78]   --->   Operation 39 'select' 'select_ln78' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %select_ln78" [gatebygate.cpp:78]   --->   Operation 40 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%ur_addr = getelementptr i128 %ur, i64 0, i64 %zext_ln76" [gatebygate.cpp:78]   --->   Operation 41 'getelementptr' 'ur_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln78 = store i128 %zext_ln78, i9 %ur_addr" [gatebygate.cpp:78]   --->   Operation 42 'store' 'store_ln78' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%Vr_addr = getelementptr i128 %Vr, i64 0, i64 %zext_ln76" [gatebygate.cpp:79]   --->   Operation 43 'getelementptr' 'Vr_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] ( I:2.73ns O:2.73ns )   --->   "%V_0_load = load i18 %V_0_addr" [gatebygate.cpp:79]   --->   Operation 44 'load' 'V_0_load' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_3 : Operation 45 [1/2] ( I:2.73ns O:2.73ns )   --->   "%V_1_load = load i18 %V_1_addr" [gatebygate.cpp:79]   --->   Operation 45 'load' 'V_1_load' <Predicate = true> <Delay = 2.73> <CoreInst = "RAM_2P_URAM">   --->   Core 94 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 193023> <RAM>
ST_3 : Operation 46 [1/1] (0.34ns)   --->   "%select_ln79 = select i1 %trunc_ln76, i128 %V_0_load, i128 %V_1_load" [gatebygate.cpp:79]   --->   Operation 46 'select' 'select_ln79' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln79 = store i128 %select_ln79, i9 %Vr_addr" [gatebygate.cpp:79]   --->   Operation 47 'store' 'store_ln79' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 272> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [gatebygate.cpp:76]   --->   Operation 48 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%u_mask_write_assign = call i128 @combineVOLEs, i128 %ur" [gatebygate.cpp:81]   --->   Operation 49 'call' 'u_mask_write_assign' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 50 [2/2] (0.00ns)   --->   "%v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr" [gatebygate.cpp:82]   --->   Operation 50 'call' 'v_mask_write_assign' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 3> <Delay = 1.10>
ST_5 : Operation 51 [1/2] (0.71ns)   --->   "%u_mask_write_assign = call i128 @combineVOLEs, i128 %ur" [gatebygate.cpp:81]   --->   Operation 51 'call' 'u_mask_write_assign' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 52 [1/2] (0.71ns)   --->   "%v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr" [gatebygate.cpp:82]   --->   Operation 52 'call' 'v_mask_write_assign' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_ln84)   --->   "%mrv = insertvalue i256 <undef>, i128 %u_mask_write_assign" [gatebygate.cpp:84]   --->   Operation 53 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_ln84)   --->   "%mrv_1 = insertvalue i256 %mrv, i128 %v_mask_write_assign" [gatebygate.cpp:84]   --->   Operation 54 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.38ns) (out node of the LUT)   --->   "%ret_ln84 = ret i256 %mrv_1" [gatebygate.cpp:84]   --->   Operation 55 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011100]
specmemcore_ln0        (specmemcore      ) [ 000000]
specmemcore_ln0        (specmemcore      ) [ 000000]
specmemcore_ln0        (specmemcore      ) [ 000000]
specmemcore_ln0        (specmemcore      ) [ 000000]
ur                     (alloca           ) [ 001111]
Vr                     (alloca           ) [ 001111]
store_ln76             (store            ) [ 000000]
br_ln76                (br               ) [ 000000]
i_13                   (load             ) [ 001100]
icmp_ln76              (icmp             ) [ 001100]
add_ln76               (add              ) [ 000000]
br_ln76                (br               ) [ 000000]
zext_ln76_1            (zext             ) [ 000000]
add_ln78               (add              ) [ 000000]
lshr_ln                (partselect       ) [ 000000]
zext_ln78_1            (zext             ) [ 000000]
u_0_addr               (getelementptr    ) [ 001100]
u_1_addr               (getelementptr    ) [ 001100]
V_0_addr               (getelementptr    ) [ 001100]
V_1_addr               (getelementptr    ) [ 001100]
store_ln76             (store            ) [ 000000]
zext_ln76              (zext             ) [ 000000]
trunc_ln76             (trunc            ) [ 000000]
specpipeline_ln77      (specpipeline     ) [ 000000]
speclooptripcount_ln76 (speclooptripcount) [ 000000]
specloopname_ln76      (specloopname     ) [ 000000]
u_0_load               (load             ) [ 000000]
u_1_load               (load             ) [ 000000]
select_ln78            (select           ) [ 000000]
zext_ln78              (zext             ) [ 000000]
ur_addr                (getelementptr    ) [ 000000]
store_ln78             (store            ) [ 000000]
Vr_addr                (getelementptr    ) [ 000000]
V_0_load               (load             ) [ 000000]
V_1_load               (load             ) [ 000000]
select_ln79            (select           ) [ 000000]
store_ln79             (store            ) [ 000000]
br_ln76                (br               ) [ 000000]
u_mask_write_assign    (call             ) [ 000000]
v_mask_write_assign    (call             ) [ 000000]
mrv                    (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
ret_ln84               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="combineVOLEs"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="ur_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ur/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Vr_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Vr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="u_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="15" slack="0"/>
<pin id="70" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_0_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="u_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="15" slack="0"/>
<pin id="77" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="u_1_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_0_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_1_load/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="V_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="15" slack="0"/>
<pin id="96" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_0_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="V_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="128" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="15" slack="0"/>
<pin id="103" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_1_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_0_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="18" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_1_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ur_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ur_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln78_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Vr_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="9" slack="0"/>
<pin id="134" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Vr_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln79_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_combineVOLEs_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="u_mask_write_assign/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_combineVOLEs_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="0"/>
<pin id="149" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="150" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="v_mask_write_assign/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln76_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_13_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="1"/>
<pin id="159" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_13/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln76_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="0" index="1" bw="9" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln76_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln76_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln78_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="lshr_ln_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="15" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="5" slack="0"/>
<pin id="187" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln78_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln76_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="9" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln76_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln76_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln78_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln78_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln79_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="128" slack="0"/>
<pin id="229" dir="0" index="2" bw="128" slack="0"/>
<pin id="230" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mrv_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="256" slack="0"/>
<pin id="237" dir="0" index="1" bw="128" slack="0"/>
<pin id="238" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="mrv_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="256" slack="0"/>
<pin id="243" dir="0" index="1" bw="128" slack="0"/>
<pin id="244" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_13_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="263" class="1005" name="u_0_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="1"/>
<pin id="265" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="u_0_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="u_1_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="18" slack="1"/>
<pin id="270" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="u_1_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="V_0_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="18" slack="1"/>
<pin id="275" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="V_0_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="V_1_addr_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="1"/>
<pin id="280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="V_1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="92" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="99" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="50" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="176" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="8" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="204"><net_src comp="166" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="80" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="86" pin="3"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="231"><net_src comp="210" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="106" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="112" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="142" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="147" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="54" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="257"><net_src comp="157" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="266"><net_src comp="66" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="271"><net_src comp="73" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="276"><net_src comp="92" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="281"><net_src comp="99" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: compute_mask : u_0 | {2 3 }
	Port: compute_mask : u_1 | {2 3 }
	Port: compute_mask : V_0 | {2 3 }
	Port: compute_mask : V_1 | {2 3 }
  - Chain level:
	State 1
		store_ln76 : 1
	State 2
		icmp_ln76 : 1
		add_ln76 : 1
		br_ln76 : 2
		zext_ln76_1 : 1
		add_ln78 : 2
		lshr_ln : 3
		zext_ln78_1 : 4
		u_0_addr : 5
		u_1_addr : 5
		u_0_load : 6
		u_1_load : 6
		V_0_addr : 5
		V_1_addr : 5
		V_0_load : 6
		V_1_load : 6
		store_ln76 : 2
	State 3
		select_ln78 : 1
		zext_ln78 : 2
		ur_addr : 1
		store_ln78 : 3
		Vr_addr : 1
		select_ln79 : 1
		store_ln79 : 2
	State 4
	State 5
		mrv : 1
		mrv_1 : 2
		ret_ln84 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   | grp_combineVOLEs_fu_142 |  1.935  |   8214  |  118607 |
|          | grp_combineVOLEs_fu_147 |  1.935  |   8214  |  118607 |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln78_fu_213   |    0    |    0    |    2    |
|          |    select_ln79_fu_226   |    0    |    0    |   123   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln76_fu_166     |    0    |    0    |    16   |
|          |     add_ln78_fu_176     |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln76_fu_160    |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln76_1_fu_172   |    0    |    0    |    0    |
|   zext   |    zext_ln78_1_fu_192   |    0    |    0    |    0    |
|          |     zext_ln76_fu_205    |    0    |    0    |    0    |
|          |     zext_ln78_fu_221    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      lshr_ln_fu_182     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln76_fu_210    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_235       |    0    |    0    |    0    |
|          |       mrv_1_fu_241      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |   3.87  |  16428  |  237394 |
|----------|-------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| Vr |    4   |    0   |    0   |    0   |
| ur |    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    8   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|V_0_addr_reg_273|   18   |
|V_1_addr_reg_278|   18   |
|  i_13_reg_254  |    9   |
|    i_reg_247   |    9   |
|u_0_addr_reg_263|   18   |
|u_1_addr_reg_268|   18   |
+----------------+--------+
|      Total     |   90   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|  grp_access_fu_86 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
| grp_access_fu_106 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
| grp_access_fu_112 |  p0  |   2  |  18  |   36   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   144  ||  1.548  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |  16428 | 237394 |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    0   |   36   |    -   |
|  Register |    -   |    -   |   90   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    5   |  16518 | 237430 |    0   |
+-----------+--------+--------+--------+--------+--------+
