{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 08:40:51 2011 " "Info: Processing started: Mon Nov 28 08:40:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS18B20 -c DS18B20 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DS18B20 -c DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_div.v(32) " "Warning (10268): Verilog HDL information at clk_div.v(32): Always Construct contains both blocking and non-blocking assignments" {  } { { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/clk_div.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DS18B20.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DS18B20.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS18B20 " "Info: Found entity 1: DS18B20" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DS18B20 DS18B20:inst2 " "Info: Elaborating entity \"DS18B20\" for hierarchy \"DS18B20:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 184 384 536 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Flag_CmdSET DS18B20.v(427) " "Warning (10036): Verilog HDL or VHDL warning at DS18B20.v(427): object \"Flag_CmdSET\" assigned a value but never read" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DS18B20.v(89) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(89): truncated value with size 32 to match size of target (10)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DS18B20.v(103) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(103): truncated value with size 32 to match size of target (10)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DS18B20.v(132) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(132): truncated value with size 32 to match size of target (10)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DS18B20.v(146) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(146): truncated value with size 32 to match size of target (10)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "indcmd DS18B20.v(187) " "Warning (10242): Verilog HDL Function Declaration warning at DS18B20.v(187): variable \"indcmd\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 187 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DS18B20.v(246) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(246): truncated value with size 32 to match size of target (8)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DS18B20.v(259) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(259): truncated value with size 32 to match size of target (8)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DS18B20.v(273) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(273): truncated value with size 32 to match size of target (8)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DS18B20.v(287) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(287): truncated value with size 32 to match size of target (8)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "indcmd DS18B20.v(190) " "Warning (10242): Verilog HDL Function Declaration warning at DS18B20.v(190): variable \"indcmd\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 190 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DS18B20.v(191) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(191): truncated value with size 32 to match size of target (4)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "indcmd Write_DS18B20 DS18B20.v(171) " "Warning (10776): Verilog HDL warning at DS18B20.v(171): variable indcmd in static task or function Write_DS18B20 may have unintended latch behavior" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 171 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DS18B20.v(465) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(465): truncated value with size 32 to match size of target (16)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DS18B20.v(478) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(478): truncated value with size 32 to match size of target (4)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DS18B20.v(379) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(379): truncated value with size 32 to match size of target (6)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DS18B20.v(394) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(394): truncated value with size 32 to match size of target (6)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DS18B20.v(407) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(407): truncated value with size 32 to match size of target (6)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DS18B20.v(329) " "Warning (10230): Verilog HDL assignment warning at DS18B20.v(329): truncated value with size 32 to match size of target (4)" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Result DS18B20.v(59) " "Warning (10235): Verilog HDL Always Construct warning at DS18B20.v(59): variable \"Result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inter_bus_in DS18B20.v(63) " "Warning (10235): Verilog HDL Always Construct warning at DS18B20.v(63): variable \"inter_bus_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/top.bdf" { { 248 160 280 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|ReadBitstate 5 " "Info: State machine \"\|top\|DS18B20:inst2\|ReadBitstate\" contains 5 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|Readstate 3 " "Info: State machine \"\|top\|DS18B20:inst2\|Readstate\" contains 3 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|WriteBitstate 7 " "Info: State machine \"\|top\|DS18B20:inst2\|WriteBitstate\" contains 7 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|Writestate 3 " "Info: State machine \"\|top\|DS18B20:inst2\|Writestate\" contains 3 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|CmdSETstate 12 " "Info: State machine \"\|top\|DS18B20:inst2\|CmdSETstate\" contains 12 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|top\|DS18B20:inst2\|Rststate 8 " "Info: State machine \"\|top\|DS18B20:inst2\|Rststate\" contains 8 states" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|ReadBitstate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|ReadBitstate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|ReadBitstate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|ReadBitstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|ReadBitstate.state_3 " "Info: Encoded state bit \"DS18B20:inst2\|ReadBitstate.state_3\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|ReadBitstate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|ReadBitstate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|ReadBitstate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|ReadBitstate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|ReadBitstate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|ReadBitstate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|ReadBitstate.state_4 " "Info: Encoded state bit \"DS18B20:inst2\|ReadBitstate.state_4\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|ReadBitstate.state_0 00000 " "Info: State \"\|top\|DS18B20:inst2\|ReadBitstate.state_0\" uses code string \"00000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|ReadBitstate.state_1 00110 " "Info: State \"\|top\|DS18B20:inst2\|ReadBitstate.state_1\" uses code string \"00110\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|ReadBitstate.state_2 01010 " "Info: State \"\|top\|DS18B20:inst2\|ReadBitstate.state_2\" uses code string \"01010\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|ReadBitstate.state_3 10010 " "Info: State \"\|top\|DS18B20:inst2\|ReadBitstate.state_3\" uses code string \"10010\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|ReadBitstate.state_4 00011 " "Info: State \"\|top\|DS18B20:inst2\|ReadBitstate.state_4\" uses code string \"00011\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 355 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|Readstate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|Readstate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|Readstate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|Readstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Readstate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|Readstate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Readstate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|Readstate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Readstate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|Readstate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Readstate.state_0 000 " "Info: State \"\|top\|DS18B20:inst2\|Readstate.state_0\" uses code string \"000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Readstate.state_1 101 " "Info: State \"\|top\|DS18B20:inst2\|Readstate.state_1\" uses code string \"101\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Readstate.state_2 110 " "Info: State \"\|top\|DS18B20:inst2\|Readstate.state_2\" uses code string \"110\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 310 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|WriteBitstate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|WriteBitstate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|WriteBitstate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|WriteBitstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_6 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_6\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_5 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_5\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_4 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_4\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_3 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_3\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|WriteBitstate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|WriteBitstate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_0 0000000 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_0\" uses code string \"0000000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_1 0000011 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_1\" uses code string \"0000011\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_2 0000101 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_2\" uses code string \"0000101\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_3 0001001 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_3\" uses code string \"0001001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_4 0010001 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_4\" uses code string \"0010001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_5 0100001 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_5\" uses code string \"0100001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|WriteBitstate.state_6 1000001 " "Info: State \"\|top\|DS18B20:inst2\|WriteBitstate.state_6\" uses code string \"1000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 217 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|Writestate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|Writestate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|Writestate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|Writestate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Writestate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|Writestate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Writestate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|Writestate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Writestate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|Writestate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Writestate.state_0 000 " "Info: State \"\|top\|DS18B20:inst2\|Writestate.state_0\" uses code string \"000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Writestate.state_1 101 " "Info: State \"\|top\|DS18B20:inst2\|Writestate.state_1\" uses code string \"101\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Writestate.state_2 110 " "Info: State \"\|top\|DS18B20:inst2\|Writestate.state_2\" uses code string \"110\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 168 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|CmdSETstate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|CmdSETstate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|CmdSETstate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|CmdSETstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_11 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_11\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_10 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_10\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_9 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_9\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_8 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_8\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_7 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_7\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_6 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_6\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_5 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_5\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_4 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_4\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_3 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_3\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|CmdSETstate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|CmdSETstate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_0 000000000000 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_0\" uses code string \"000000000000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_1 000000000011 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_1\" uses code string \"000000000011\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_2 000000000101 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_2\" uses code string \"000000000101\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_3 000000001001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_3\" uses code string \"000000001001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_4 000000010001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_4\" uses code string \"000000010001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_5 000000100001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_5\" uses code string \"000000100001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_6 000001000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_6\" uses code string \"000001000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_7 000010000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_7\" uses code string \"000010000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_8 000100000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_8\" uses code string \"000100000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_9 001000000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_9\" uses code string \"001000000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_10 010000000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_10\" uses code string \"010000000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|CmdSETstate.state_11 100000000001 " "Info: State \"\|top\|DS18B20:inst2\|CmdSETstate.state_11\" uses code string \"100000000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 428 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|top\|DS18B20:inst2\|Rststate " "Info: Selected Auto state machine encoding method for state machine \"\|top\|DS18B20:inst2\|Rststate\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|top\|DS18B20:inst2\|Rststate " "Info: Encoding result for state machine \"\|top\|DS18B20:inst2\|Rststate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_7 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_7\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_6 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_6\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_5 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_5\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_4 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_4\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_3 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_3\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_2 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_2\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_1 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_1\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DS18B20:inst2\|Rststate.state_0 " "Info: Encoded state bit \"DS18B20:inst2\|Rststate.state_0\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_0 00000000 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_0\" uses code string \"00000000\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_1 00000011 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_1\" uses code string \"00000011\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_2 00000101 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_2\" uses code string \"00000101\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_3 00001001 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_3\" uses code string \"00001001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_4 00010001 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_4\" uses code string \"00010001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_5 00100001 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_5\" uses code string \"00100001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_6 01000001 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_6\" uses code string \"01000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|top\|DS18B20:inst2\|Rststate.state_7 10000001 " "Info: State \"\|top\|DS18B20:inst2\|Rststate.state_7\" uses code string \"10000001\"" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 67 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[7\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[7\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[6\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[6\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[5\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[5\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[4\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[4\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[3\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[3\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[2\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[2\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[1\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[1\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DS18B20:inst2\|data\[0\] " "Warning: Removed always-enabled tri-state buffer DS18B20:inst2\|data\[0\] feeding logic, open-drain buffer, or output pin" {  } { { "DS18B20.v" "" { Text "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.v" 20 -1 0 } }  } 0 0 "Removed always-enabled tri-state buffer %1!s! feeding logic, open-drain buffer, or output pin" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 58 " "Info: 58 registers lost all their fanouts during netlist optimizations. The first 58 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~21 " "Info: Register \"DS18B20:inst2\|ReadBitstate~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~22 " "Info: Register \"DS18B20:inst2\|ReadBitstate~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~24 " "Info: Register \"DS18B20:inst2\|ReadBitstate~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~25 " "Info: Register \"DS18B20:inst2\|ReadBitstate~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~26 " "Info: Register \"DS18B20:inst2\|ReadBitstate~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~27 " "Info: Register \"DS18B20:inst2\|ReadBitstate~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~28 " "Info: Register \"DS18B20:inst2\|ReadBitstate~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~29 " "Info: Register \"DS18B20:inst2\|ReadBitstate~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~30 " "Info: Register \"DS18B20:inst2\|ReadBitstate~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~31 " "Info: Register \"DS18B20:inst2\|ReadBitstate~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~32 " "Info: Register \"DS18B20:inst2\|ReadBitstate~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~33 " "Info: Register \"DS18B20:inst2\|ReadBitstate~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~34 " "Info: Register \"DS18B20:inst2\|ReadBitstate~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~35 " "Info: Register \"DS18B20:inst2\|ReadBitstate~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|ReadBitstate~36 " "Info: Register \"DS18B20:inst2\|ReadBitstate~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~16 " "Info: Register \"DS18B20:inst2\|Readstate~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~17 " "Info: Register \"DS18B20:inst2\|Readstate~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~18 " "Info: Register \"DS18B20:inst2\|Readstate~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~19 " "Info: Register \"DS18B20:inst2\|Readstate~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~20 " "Info: Register \"DS18B20:inst2\|Readstate~20\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~21 " "Info: Register \"DS18B20:inst2\|Readstate~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~22 " "Info: Register \"DS18B20:inst2\|Readstate~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~23 " "Info: Register \"DS18B20:inst2\|Readstate~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~24 " "Info: Register \"DS18B20:inst2\|Readstate~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~25 " "Info: Register \"DS18B20:inst2\|Readstate~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~26 " "Info: Register \"DS18B20:inst2\|Readstate~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~27 " "Info: Register \"DS18B20:inst2\|Readstate~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~28 " "Info: Register \"DS18B20:inst2\|Readstate~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Readstate~29 " "Info: Register \"DS18B20:inst2\|Readstate~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|WriteBitstate~28 " "Info: Register \"DS18B20:inst2\|WriteBitstate~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|WriteBitstate~29 " "Info: Register \"DS18B20:inst2\|WriteBitstate~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|WriteBitstate~30 " "Info: Register \"DS18B20:inst2\|WriteBitstate~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|WriteBitstate~31 " "Info: Register \"DS18B20:inst2\|WriteBitstate~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|WriteBitstate~32 " "Info: Register \"DS18B20:inst2\|WriteBitstate~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Writestate~13 " "Info: Register \"DS18B20:inst2\|Writestate~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Writestate~14 " "Info: Register \"DS18B20:inst2\|Writestate~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Writestate~15 " "Info: Register \"DS18B20:inst2\|Writestate~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~21 " "Info: Register \"DS18B20:inst2\|CmdSETstate~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~22 " "Info: Register \"DS18B20:inst2\|CmdSETstate~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~23 " "Info: Register \"DS18B20:inst2\|CmdSETstate~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~24 " "Info: Register \"DS18B20:inst2\|CmdSETstate~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~25 " "Info: Register \"DS18B20:inst2\|CmdSETstate~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~26 " "Info: Register \"DS18B20:inst2\|CmdSETstate~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~27 " "Info: Register \"DS18B20:inst2\|CmdSETstate~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~28 " "Info: Register \"DS18B20:inst2\|CmdSETstate~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~29 " "Info: Register \"DS18B20:inst2\|CmdSETstate~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~30 " "Info: Register \"DS18B20:inst2\|CmdSETstate~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~31 " "Info: Register \"DS18B20:inst2\|CmdSETstate~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~32 " "Info: Register \"DS18B20:inst2\|CmdSETstate~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~33 " "Info: Register \"DS18B20:inst2\|CmdSETstate~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~34 " "Info: Register \"DS18B20:inst2\|CmdSETstate~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~35 " "Info: Register \"DS18B20:inst2\|CmdSETstate~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|CmdSETstate~36 " "Info: Register \"DS18B20:inst2\|CmdSETstate~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Rststate~23 " "Info: Register \"DS18B20:inst2\|Rststate~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Rststate~24 " "Info: Register \"DS18B20:inst2\|Rststate~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Rststate~25 " "Info: Register \"DS18B20:inst2\|Rststate~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Rststate~26 " "Info: Register \"DS18B20:inst2\|Rststate~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DS18B20:inst2\|Rststate~27 " "Info: Register \"DS18B20:inst2\|Rststate~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "294 " "Info: Implemented 294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "283 " "Info: Implemented 283 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.map.smsg " "Info: Generated suppressed messages file D:/EPM240_570/EPM240_570_DVD/HDL Code/verilog/EX16/DS18B20/DS18B20.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 08:40:56 2011 " "Info: Processing ended: Mon Nov 28 08:40:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
