Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: my_curr_state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: my_curr_state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1466.8
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.2)
Data arrival time: 445.8
Slack: 1021.0
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    38,    0                       
my_curr_state_reg[2]/CK->Q
                         DFF_X1*                 rr    155.6    155.6    155.6      0.0      0.0      5.2     50.8      7    38,   38  /PD_TOP        (1.10)
i_0_0_102/A->ZN          INV_X8                  rf    169.6     14.0     13.9      0.1     15.3      4.6     31.3      7    38,   38  /PD_TOP        (1.10)
i_0_0_88/A1->ZN          NOR2_X4                 fr    213.1     43.5     43.4      0.1      6.5      3.6     20.9      5    38,   38  /PD_TOP        (1.10)
i_0_0_69/A2->ZN          NAND2_X4*               rf    255.2     42.1     42.0      0.1     34.6      3.5     42.6      5    38,   38  /PD_TOP        (1.10)
i_0_0_16/B2->ZN          OAI33_X1                fr    398.9    143.7    143.6      0.1     15.3      1.5      9.8      2    38,   38  /PD_TOP        (1.10)
i_0_0_1/B2->ZN           OAI21_X4                rf    427.4     28.5     28.5      0.0    119.3      0.7      4.7      1    38,   38  /PD_TOP        (1.10)
i_0_0_0/A->ZN            OAI21_X2                fr    445.8     18.4     18.4      0.0      9.6      0.7      1.9      1    38,   38  /PD_TOP        (1.10)
my_curr_state_reg[0]/D   DFF_X1                   r    445.8      0.0               0.0     15.0                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[0]
    (Clocked by rtDefaultClock R)
Endpoint: my_curr_state_reg[2]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1462.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1026.1
Slack: 435.9
Logic depth: 8
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[0]                    {set_input_delay}        f    700.0    700.0    700.0                       10.1     58.8      8    39,    0                       
i_0_0_83/A2->ZN          NAND2_X4*               fr    777.5     77.1     77.1      0.0    100.0      3.6     41.2      5    38,   38  /PD_TOP        (1.10)
i_0_0_82/A->ZN           INV_X8                  rf    785.8      8.3      8.2      0.1     15.3      1.4      8.4      2    38,   38  /PD_TOP        (1.10)
i_0_0_65/A3->ZN          NAND3_X4*               fr    820.5     34.7     34.7      0.0      3.9      1.4     31.1      2    38,   38  /PD_TOP        (1.10)
i_0_0_64/A->ZN           INV_X8                  rf    827.1      6.6      6.6      0.0     15.3      0.8      3.3      1    38,   38  /PD_TOP        (1.10)
i_0_0_63/A->ZN           AOI221_X2               fr    915.3     88.2     88.2      0.0      3.3      1.8      7.2      2    38,   38  /PD_TOP        (1.10)
i_0_0_27/A1->ZN          OAI33_X1                rf    956.5     41.2     41.2      0.0     58.8      0.8      4.9      1    38,   38  /PD_TOP        (1.10)
i_0_0_26/B2->ZN          OAI21_X4                fr   1020.6     64.1     64.1      0.0     20.2      0.6     26.1      1    38,   38  /PD_TOP        (1.10)
i_0_0_25/A->ZN           INV_X8                  rf   1026.1      5.5      5.5      0.0     43.7      0.7      1.8      1    38,   38  /PD_TOP        (1.10)
my_curr_state_reg[2]/D   DFF_X1                   f   1026.1      0.4               0.4      3.2                             38,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: cooler_reg/Q
    (Clocked by sysclk R)
Endpoint: cooler
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 151.9
Slack: 48.1
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      9    38,    0                       
cooler_reg/CK->Q         DFF_X1*                 rr    151.5    151.5    151.5      0.0      0.0      5.6     41.1      2    38,   38  /PD_TOP        (1.10)
cooler                                            r    151.9      0.4               0.4     15.3                              0,   37                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
