Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:02:26 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/dual3/post_route_timing.rpt
| Design       : dual3
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
dpram1/ram_reg_0_15_0_5/RAMB_D1/CLK
                               dpram1/out2_reg[3]/D           9.027         
dpram1/ram_reg_0_15_0_5/RAMC_D1/CLK
                               dpram1/out2_reg[5]/D           9.028         
dpram1/ram_reg_0_15_0_5/RAMA_D1/CLK
                               dpram1/out2_reg[1]/D           9.029         
dpram1/ram_reg_0_15_6_7/RAMA_D1/CLK
                               dpram1/out2_reg[7]/D           9.029         
dpram1/ram_reg_0_15_0_5/RAMA/CLK
                               dpram1/out2_reg[0]/D           9.034         
dpram1/ram_reg_0_15_6_7/RAMA/CLK
                               dpram1/out2_reg[6]/D           9.034         
dpram1/ram_reg_0_15_0_5/RAMB/CLK
                               dpram1/out2_reg[2]/D           9.036         
dpram1/ram_reg_0_15_0_5/RAMC/CLK
                               dpram1/out2_reg[4]/D           9.043         



