// Seed: 2304815541
module module_0 ();
  assign id_1 = 1;
  initial begin
    id_1 <= 1;
    assert (id_1 != 1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge id_3);
  module_0();
endmodule
module module_0 (
    output supply0 id_0,
    input wand id_1,
    output supply0 module_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri id_6,
    input supply0 id_7,
    output uwire id_8
);
  wire id_10;
  id_11 :
  assert property (@(posedge id_6) 1)
  else $display();
  assign id_5 = 1;
  module_0();
endmodule
