# MIPS-32
I implemented a 32 bit Reduced instruction set architecture processor comprising of 5 different stages which supports Arithmetic, Logical, Compare, Load, Store and Branch Instruction Set.
