v 20150930 2
C 29100 41800 1 0 0 header20-2.sym
{
T 29350 41550 5 10 0 1 0 0 1
device=HEADER20
T 29100 41800 5 10 0 0 0 0 1
footprint=HEADER20_2
T 29700 45900 5 10 1 1 0 0 1
refdes=J1
}
C 29100 37100 1 0 0 header20-2.sym
{
T 29350 36850 5 10 0 1 0 0 1
device=HEADER20
T 29100 37100 5 10 0 0 0 0 1
footprint=HEADER20_2
T 29700 41200 5 10 1 1 0 0 1
refdes=J2
}
C 29000 37000 1 0 0 gnd-1.sym
C 30400 37000 1 0 0 gnd-1.sym
C 30400 41700 1 0 0 gnd-1.sym
C 29000 41700 1 0 0 gnd-1.sym
C 29100 39800 1 180 0 io-1.sym
{
T 28200 39600 5 10 0 0 180 0 1
net=IO2B:1
T 28900 39200 5 10 0 0 180 0 1
device=none
T 28200 39700 5 10 1 1 180 1 1
value=IO2B
}
C 29100 39400 1 180 0 io-1.sym
{
T 28200 39200 5 10 0 0 180 0 1
net=IO29:1
T 28900 38800 5 10 0 0 180 0 1
device=none
T 28200 39300 5 10 1 1 180 1 1
value=IO29
}
C 29100 39000 1 180 0 io-1.sym
{
T 28200 38800 5 10 0 0 180 0 1
net=IO27:1
T 28900 38400 5 10 0 0 180 0 1
device=none
T 28200 38900 5 10 1 1 180 1 1
value=IO27
}
C 29100 38600 1 180 0 io-1.sym
{
T 28200 38400 5 10 0 0 180 0 1
net=IO25:1
T 28900 38000 5 10 0 0 180 0 1
device=none
T 28200 38500 5 10 1 1 180 1 1
value=IO25
}
C 29100 38200 1 180 0 io-1.sym
{
T 28200 38000 5 10 0 0 180 0 1
net=IO23:1
T 28900 37600 5 10 0 0 180 0 1
device=none
T 28200 38100 5 10 1 1 180 1 1
value=IO23
}
C 29100 37800 1 180 0 io-1.sym
{
T 28200 37600 5 10 0 0 180 0 1
net=IO21:1
T 28900 37200 5 10 0 0 180 0 1
device=none
T 28200 37700 5 10 1 1 180 1 1
value=IO21
}
C 30500 37600 1 0 0 io-1.sym
{
T 31400 37800 5 10 0 0 0 0 1
net=IO20:1
T 30700 38200 5 10 0 0 0 0 1
device=none
T 31400 37700 5 10 1 1 0 1 1
value=IO20
}
C 30500 38000 1 0 0 io-1.sym
{
T 31400 38200 5 10 0 0 0 0 1
net=IO22:1
T 30700 38600 5 10 0 0 0 0 1
device=none
T 31400 38100 5 10 1 1 0 1 1
value=IO22
}
C 30500 38400 1 0 0 io-1.sym
{
T 31400 38600 5 10 0 0 0 0 1
net=IO24:1
T 30700 39000 5 10 0 0 0 0 1
device=none
T 31400 38500 5 10 1 1 0 1 1
value=IO24
}
C 30500 38800 1 0 0 io-1.sym
{
T 31400 39000 5 10 0 0 0 0 1
net=IO26:1
T 30700 39400 5 10 0 0 0 0 1
device=none
T 31400 38900 5 10 1 1 0 1 1
value=IO26
}
C 30500 39200 1 0 0 io-1.sym
{
T 31400 39400 5 10 0 0 0 0 1
net=IO28:1
T 30700 39800 5 10 0 0 0 0 1
device=none
T 31400 39300 5 10 1 1 0 1 1
value=IO28
}
C 30500 39600 1 0 0 io-1.sym
{
T 31400 39800 5 10 0 0 0 0 1
net=IO2A:1
T 30700 40200 5 10 0 0 0 0 1
device=none
T 31400 39700 5 10 1 1 0 1 1
value=IO2A
}
C 28900 40900 1 0 0 3.3V-plus-1.sym
C 30300 40900 1 0 0 3.3V-plus-1.sym
C 28900 45600 1 0 0 3.3V-plus-1.sym
C 30300 45600 1 0 0 3.3V-plus-1.sym
C 29100 40200 1 180 0 io-1.sym
{
T 28200 40000 5 10 0 0 180 0 1
net=IO2D:1
T 28900 39600 5 10 0 0 180 0 1
device=none
T 28200 40100 5 10 1 1 180 1 1
value=IO2D
}
C 30500 40000 1 0 0 io-1.sym
{
T 31400 40200 5 10 0 0 0 0 1
net=IO2C:1
T 30700 40600 5 10 0 0 0 0 1
device=none
T 31400 40100 5 10 1 1 0 1 1
value=IO2C
}
C 30500 40400 1 0 0 io-1.sym
{
T 31400 40600 5 10 0 0 0 0 1
net=IO2E:1
T 30700 41000 5 10 0 0 0 0 1
device=none
T 31400 40500 5 10 1 1 0 1 1
value=IO2E
}
C 29100 40600 1 180 0 io-1.sym
{
T 28200 40400 5 10 0 0 180 0 1
net=IO2F:1
T 28900 40000 5 10 0 0 180 0 1
device=none
T 28200 40500 5 10 1 1 180 1 1
value=IO2F
}
C 29100 44500 1 180 0 io-1.sym
{
T 28200 44300 5 10 0 0 180 0 1
net=IO1B:1
T 28900 43900 5 10 0 0 180 0 1
device=none
T 28200 44400 5 10 1 1 180 1 1
value=IO1B
}
C 29100 44100 1 180 0 io-1.sym
{
T 28200 43900 5 10 0 0 180 0 1
net=IO19:1
T 28900 43500 5 10 0 0 180 0 1
device=none
T 28200 44000 5 10 1 1 180 1 1
value=IO19
}
C 29100 43700 1 180 0 io-1.sym
{
T 28200 43500 5 10 0 0 180 0 1
net=IO17:1
T 28900 43100 5 10 0 0 180 0 1
device=none
T 28200 43600 5 10 1 1 180 1 1
value=IO17
}
C 29100 43300 1 180 0 io-1.sym
{
T 28200 43100 5 10 0 0 180 0 1
net=IO15:1
T 28900 42700 5 10 0 0 180 0 1
device=none
T 28200 43200 5 10 1 1 180 1 1
value=IO15
}
C 29100 42900 1 180 0 io-1.sym
{
T 28200 42700 5 10 0 0 180 0 1
net=IO13:1
T 28900 42300 5 10 0 0 180 0 1
device=none
T 28200 42800 5 10 1 1 180 1 1
value=IO13
}
C 29100 42500 1 180 0 io-1.sym
{
T 28200 42300 5 10 0 0 180 0 1
net=IO11:1
T 28900 41900 5 10 0 0 180 0 1
device=none
T 28200 42400 5 10 1 1 180 1 1
value=IO11
}
C 29100 44900 1 180 0 io-1.sym
{
T 28200 44700 5 10 0 0 180 0 1
net=IO1D:1
T 28900 44300 5 10 0 0 180 0 1
device=none
T 28200 44800 5 10 1 1 180 1 1
value=IO1D
}
C 29100 45300 1 180 0 io-1.sym
{
T 28200 45100 5 10 0 0 180 0 1
net=IO1F:1
T 28900 44700 5 10 0 0 180 0 1
device=none
T 28200 45200 5 10 1 1 180 1 1
value=IO1F
}
C 30500 42300 1 0 0 io-1.sym
{
T 31400 42500 5 10 0 0 0 0 1
net=IO10:1
T 30700 42900 5 10 0 0 0 0 1
device=none
T 31400 42400 5 10 1 1 0 1 1
value=IO10
}
C 30500 42700 1 0 0 io-1.sym
{
T 31400 42900 5 10 0 0 0 0 1
net=IO12:1
T 30700 43300 5 10 0 0 0 0 1
device=none
T 31400 42800 5 10 1 1 0 1 1
value=IO12
}
C 30500 43100 1 0 0 io-1.sym
{
T 31400 43300 5 10 0 0 0 0 1
net=IO14:1
T 30700 43700 5 10 0 0 0 0 1
device=none
T 31400 43200 5 10 1 1 0 1 1
value=IO14
}
C 30500 43500 1 0 0 io-1.sym
{
T 31400 43700 5 10 0 0 0 0 1
net=IO16:1
T 30700 44100 5 10 0 0 0 0 1
device=none
T 31400 43600 5 10 1 1 0 1 1
value=IO16
}
C 30500 43900 1 0 0 io-1.sym
{
T 31400 44100 5 10 0 0 0 0 1
net=IO18:1
T 30700 44500 5 10 0 0 0 0 1
device=none
T 31400 44000 5 10 1 1 0 1 1
value=IO18
}
C 30500 44300 1 0 0 io-1.sym
{
T 31400 44500 5 10 0 0 0 0 1
net=IO1A:1
T 30700 44900 5 10 0 0 0 0 1
device=none
T 31400 44400 5 10 1 1 0 1 1
value=IO1A
}
C 30500 44700 1 0 0 io-1.sym
{
T 31400 44900 5 10 0 0 0 0 1
net=IO1C:1
T 30700 45300 5 10 0 0 0 0 1
device=none
T 31400 44800 5 10 1 1 0 1 1
value=IO1C
}
C 30500 45100 1 0 0 io-1.sym
{
T 31400 45300 5 10 0 0 0 0 1
net=IO1E:1
T 30700 45700 5 10 0 0 0 0 1
device=none
T 31400 45200 5 10 1 1 0 1 1
value=IO1E
}
C 20300 42100 1 0 0 connector15-1.sym
{
T 22100 46600 5 10 0 0 0 0 1
device=CONNECTOR_15
T 20300 46800 5 10 1 1 0 0 1
refdes=VGA1
T 20300 42100 5 10 0 0 0 0 1
footprint=Female_DSub_HDF15_short
}
C 22200 44100 1 0 0 gnd-1.sym
N 22000 45300 22000 44400 4
N 22000 44400 22300 44400 4
C 22200 43500 1 0 0 gnd-1.sym
N 22300 43800 22000 43800 4
C 19700 37600 1 0 0 3.3V-plus-1.sym
N 19900 37600 20700 37600 4
C 20600 37100 1 0 0 gnd-1.sym
C 25100 47100 1 180 0 resistor-1.sym
{
T 24800 46700 5 10 0 0 180 0 1
device=RESISTOR
T 25100 47100 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 47300 5 10 1 1 180 0 1
refdes=R1
T 25000 47300 5 10 1 1 180 0 1
value=390
}
C 25100 46600 1 180 0 resistor-1.sym
{
T 24800 46200 5 10 0 0 180 0 1
device=RESISTOR
T 25100 46600 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 46800 5 10 1 1 180 0 1
refdes=R4
T 25000 46800 5 10 1 1 180 0 1
value=820
}
N 22000 46500 24200 46500 4
N 24200 46500 24200 47000 4
C 25100 46100 1 180 0 resistor-1.sym
{
T 24800 45700 5 10 0 0 180 0 1
device=RESISTOR
T 25100 46100 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 46300 5 10 1 1 180 0 1
refdes=R2
T 25000 46300 5 10 1 1 180 0 1
value=390
}
C 25100 45600 1 180 0 resistor-1.sym
{
T 24800 45200 5 10 0 0 180 0 1
device=RESISTOR
T 25100 45600 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 45800 5 10 1 1 180 0 1
refdes=R5
T 25000 45800 5 10 1 1 180 0 1
value=820
}
N 24200 45500 24200 46200 4
N 22000 46200 24200 46200 4
C 25100 45100 1 180 0 resistor-1.sym
{
T 24800 44700 5 10 0 0 180 0 1
device=RESISTOR
T 25100 45100 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 45300 5 10 1 1 180 0 1
refdes=R3
T 25000 45300 5 10 1 1 180 0 1
value=320
}
C 25100 44600 1 180 0 resistor-1.sym
{
T 24800 44200 5 10 0 0 180 0 1
device=RESISTOR
T 25100 44600 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 44800 5 10 1 1 180 0 1
refdes=R6
T 25000 44800 5 10 1 1 180 0 1
value=820
}
N 24200 44500 24200 45000 4
N 24200 45000 23900 45000 4
N 23900 45000 23900 45900 4
N 23900 45900 22000 45900 4
C 26000 37300 1 180 0 resistor-1.sym
{
T 25700 36900 5 10 0 0 180 0 1
device=RESISTOR
T 26000 37300 5 10 0 1 90 0 1
footprint=RESC2012L
T 25400 37500 5 10 1 1 180 0 1
refdes=R7
T 25900 37500 5 10 1 1 180 0 1
value=0
}
N 25100 37200 23300 37200 4
C 26000 37700 1 180 0 resistor-1.sym
{
T 25700 37300 5 10 0 0 180 0 1
device=RESISTOR
T 26000 37700 5 10 0 1 90 0 1
footprint=RESC2012L
T 25400 37900 5 10 1 1 180 0 1
refdes=R8
T 25900 37900 5 10 1 1 180 0 1
value=0
}
C 26000 38100 1 180 0 resistor-1.sym
{
T 25700 37700 5 10 0 0 180 0 1
device=RESISTOR
T 26000 38100 5 10 0 1 90 0 1
footprint=RESC2012L
T 25400 38300 5 10 1 1 180 0 1
refdes=R9
T 25900 38300 5 10 1 1 180 0 1
value=0
}
N 23300 37400 24900 37400 4
N 24900 37400 24900 37600 4
N 24900 37600 25100 37600 4
N 23300 37600 24700 37600 4
N 24700 37600 24700 38000 4
N 24700 38000 25100 38000 4
C 25100 42700 1 180 0 resistor-1.sym
{
T 24800 42300 5 10 0 0 180 0 1
device=RESISTOR
T 25100 42700 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 42900 5 10 1 1 180 0 1
refdes=R11
T 25000 42900 5 10 1 1 180 0 1
value=82.5
}
C 25100 43200 1 180 0 resistor-1.sym
{
T 24800 42800 5 10 0 0 180 0 1
device=RESISTOR
T 25100 43200 5 10 0 1 90 0 1
footprint=RESC2012L
T 24500 43400 5 10 1 1 180 0 1
refdes=R10
T 25000 43400 5 10 1 1 180 0 1
value=82.5
}
N 24200 42600 22000 42600 4
N 22000 42900 23900 42900 4
N 23900 42900 23900 43100 4
N 23900 43100 24200 43100 4
C 20700 39100 1 180 0 io-1.sym
{
T 19800 38900 5 10 0 0 180 0 1
net=IO20:1
T 20500 38500 5 10 0 0 180 0 1
device=none
T 19800 39000 5 10 1 1 180 1 1
value=IO20
}
C 20700 39300 1 180 0 io-1.sym
{
T 19800 39100 5 10 0 0 180 0 1
net=IO21:1
T 20500 38700 5 10 0 0 180 0 1
device=none
T 19800 39200 5 10 1 1 180 1 1
value=IO21
}
C 20700 39500 1 180 0 io-1.sym
{
T 19800 39300 5 10 0 0 180 0 1
net=IO22:1
T 20500 38900 5 10 0 0 180 0 1
device=none
T 19800 39400 5 10 1 1 180 1 1
value=IO22
}
C 20700 39700 1 180 0 io-1.sym
{
T 19800 39500 5 10 0 0 180 0 1
net=IO23:1
T 20500 39100 5 10 0 0 180 0 1
device=none
T 19800 39600 5 10 1 1 180 1 1
value=IO23
}
C 20700 39900 1 180 0 io-1.sym
{
T 19800 39700 5 10 0 0 180 0 1
net=IO24:1
T 20500 39300 5 10 0 0 180 0 1
device=none
T 19800 39800 5 10 1 1 180 1 1
value=IO24
}
C 20700 40500 1 180 0 io-1.sym
{
T 19800 40300 5 10 0 0 180 0 1
net=IO25:1
T 20500 39900 5 10 0 0 180 0 1
device=none
T 19800 40400 5 10 1 1 180 1 1
value=IO25
}
C 20700 40300 1 180 0 io-1.sym
{
T 19800 40100 5 10 0 0 180 0 1
net=IO26:1
T 20500 39700 5 10 0 0 180 0 1
device=none
T 19800 40200 5 10 1 1 180 1 1
value=IO26
}
C 20700 40100 1 180 0 io-1.sym
{
T 19800 39900 5 10 0 0 180 0 1
net=IO27:1
T 20500 39500 5 10 0 0 180 0 1
device=none
T 19800 40000 5 10 1 1 180 1 1
value=IO27
}
C 25100 46900 1 0 0 io-1.sym
{
T 26000 47100 5 10 0 0 0 0 1
net=IO29:1
T 25300 47500 5 10 0 0 0 0 1
device=none
T 26000 47000 5 10 1 1 0 1 1
value=IO29
}
C 25100 46400 1 0 0 io-1.sym
{
T 26000 46600 5 10 0 0 0 0 1
net=IO28:1
T 25300 47000 5 10 0 0 0 0 1
device=none
T 26000 46500 5 10 1 1 0 1 1
value=IO28
}
C 25100 45900 1 0 0 io-1.sym
{
T 26000 46100 5 10 0 0 0 0 1
net=IO2B:1
T 25300 46500 5 10 0 0 0 0 1
device=none
T 26000 46000 5 10 1 1 0 1 1
value=IO2B
}
C 25100 45400 1 0 0 io-1.sym
{
T 26000 45600 5 10 0 0 0 0 1
net=IO2A:1
T 25300 46000 5 10 0 0 0 0 1
device=none
T 26000 45500 5 10 1 1 0 1 1
value=IO2A
}
C 25100 44900 1 0 0 io-1.sym
{
T 26000 45100 5 10 0 0 0 0 1
net=IO2D:1
T 25300 45500 5 10 0 0 0 0 1
device=none
T 26000 45000 5 10 1 1 0 1 1
value=IO2D
}
C 25100 44400 1 0 0 io-1.sym
{
T 26000 44600 5 10 0 0 0 0 1
net=IO2C:1
T 25300 45000 5 10 0 0 0 0 1
device=none
T 26000 44500 5 10 1 1 0 1 1
value=IO2C
}
C 25100 42500 1 0 0 io-1.sym
{
T 26000 42700 5 10 0 0 0 0 1
net=IO2F:1
T 25300 43100 5 10 0 0 0 0 1
device=none
T 26000 42600 5 10 1 1 0 1 1
value=IO2F
}
C 25100 43000 1 0 0 io-1.sym
{
T 26000 43200 5 10 0 0 0 0 1
net=IO2E:1
T 25300 43600 5 10 0 0 0 0 1
device=none
T 26000 43100 5 10 1 1 0 1 1
value=IO2E
}
C 20700 36600 1 0 0 AS6C1008.sym
{
T 23000 40800 5 10 0 0 0 0 1
footprint=SO32W
T 23000 41000 5 10 0 0 0 0 1
device=AS6C1008
T 22000 40000 5 10 1 1 0 3 1
refdes=VRAM1
}
N 20700 38000 20700 37600 4
C 20700 38700 1 180 0 io-1.sym
{
T 19800 38500 5 10 0 0 180 0 1
net=IO11:1
T 20500 38100 5 10 0 0 180 0 1
device=none
T 19800 38600 5 10 1 1 180 1 1
value=IO11
}
C 23300 37700 1 0 0 io-1.sym
{
T 24200 37900 5 10 0 0 0 0 1
net=IO10:1
T 23500 38300 5 10 0 0 0 0 1
device=none
T 24200 37800 5 10 1 1 0 1 1
value=IO10
}
C 23300 38500 1 0 0 io-1.sym
{
T 24200 38700 5 10 0 0 0 0 1
net=IO12:1
T 23500 39100 5 10 0 0 0 0 1
device=none
T 24200 38600 5 10 1 1 0 1 1
value=IO12
}
C 23300 38700 1 0 0 io-1.sym
{
T 24200 38900 5 10 0 0 0 0 1
net=IO13:1
T 23500 39300 5 10 0 0 0 0 1
device=none
T 24200 38800 5 10 1 1 0 1 1
value=IO13
}
C 20700 38500 1 180 0 io-1.sym
{
T 19800 38300 5 10 0 0 180 0 1
net=IO14:1
T 20500 37900 5 10 0 0 180 0 1
device=none
T 19800 38400 5 10 1 1 180 1 1
value=IO14
}
C 23300 38100 1 0 0 io-1.sym
{
T 24200 38300 5 10 0 0 0 0 1
net=IO15:1
T 23500 38700 5 10 0 0 0 0 1
device=none
T 24200 38200 5 10 1 1 0 1 1
value=IO15
}
C 23300 38300 1 0 0 io-1.sym
{
T 24200 38500 5 10 0 0 0 0 1
net=IO17:1
T 23500 38900 5 10 0 0 0 0 1
device=none
T 24200 38400 5 10 1 1 0 1 1
value=IO17
}
C 20700 38300 1 180 0 io-1.sym
{
T 19800 38100 5 10 0 0 180 0 1
net=IO14:1
T 20500 37700 5 10 0 0 180 0 1
device=none
T 19800 38200 5 10 1 1 180 1 1
value=IO14
}
C 23300 40300 1 0 0 io-1.sym
{
T 24200 40500 5 10 0 0 0 0 1
net=IO16:1
T 23500 40900 5 10 0 0 0 0 1
device=none
T 24200 40400 5 10 1 1 0 1 1
value=IO16
}
C 23300 40100 1 0 0 io-1.sym
{
T 24200 40300 5 10 0 0 0 0 1
net=IO19:1
T 23500 40700 5 10 0 0 0 0 1
device=none
T 24200 40200 5 10 1 1 0 1 1
value=IO19
}
C 23300 39900 1 0 0 io-1.sym
{
T 24200 40100 5 10 0 0 0 0 1
net=IO18:1
T 23500 40500 5 10 0 0 0 0 1
device=none
T 24200 40000 5 10 1 1 0 1 1
value=IO18
}
C 23300 39700 1 0 0 io-1.sym
{
T 24200 39900 5 10 0 0 0 0 1
net=IO1B:1
T 23500 40300 5 10 0 0 0 0 1
device=none
T 24200 39800 5 10 1 1 0 1 1
value=IO1B
}
C 23300 39500 1 0 0 io-1.sym
{
T 24200 39700 5 10 0 0 0 0 1
net=IO1A:1
T 23500 40100 5 10 0 0 0 0 1
device=none
T 24200 39600 5 10 1 1 0 1 1
value=IO1A
}
C 23300 39100 1 0 0 io-1.sym
{
T 24200 39300 5 10 0 0 0 0 1
net=IO1C:1
T 23500 39700 5 10 0 0 0 0 1
device=none
T 24200 39200 5 10 1 1 0 1 1
value=IO1C
}
C 23300 37900 1 0 0 io-1.sym
{
T 24200 38100 5 10 0 0 0 0 1
net=IO1E:1
T 23500 38500 5 10 0 0 0 0 1
device=none
T 24200 38000 5 10 1 1 0 1 1
value=IO1E
}
C 23300 38900 1 0 0 io-1.sym
{
T 24200 39100 5 10 0 0 0 0 1
net=IO1F:1
T 23500 39500 5 10 0 0 0 0 1
device=none
T 24200 39000 5 10 1 1 0 1 1
value=IO1F
}
C 23300 39300 1 0 0 io-1.sym
{
T 24200 39500 5 10 0 0 0 0 1
net=IO1D:1
T 23500 39900 5 10 0 0 0 0 1
device=none
T 24200 39400 5 10 1 1 0 1 1
value=IO1D
}
C 26000 37900 1 0 0 io-1.sym
{
T 26900 38100 5 10 0 0 0 0 1
net=IO28:1
T 26200 38500 5 10 0 0 0 0 1
device=none
T 26900 38000 5 10 1 1 0 1 1
value=IO28
}
C 26000 37500 1 0 0 io-1.sym
{
T 26900 37700 5 10 0 0 0 0 1
net=IO2A:1
T 26200 38100 5 10 0 0 0 0 1
device=none
T 26900 37600 5 10 1 1 0 1 1
value=IO2A
}
C 26000 37100 1 0 0 io-1.sym
{
T 26900 37300 5 10 0 0 0 0 1
net=IO2C:1
T 26200 37700 5 10 0 0 0 0 1
device=none
T 26900 37200 5 10 1 1 0 1 1
value=IO2C
}
C 17800 38100 1 270 0 capacitor-1.sym
{
T 18500 37900 5 10 0 0 270 0 1
device=CAPACITOR
T 18700 37900 5 10 0 0 270 0 1
symversion=0.1
T 17800 38100 5 10 0 1 0 0 1
footprint=CAPC2012L
T 17800 38100 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 18200 37800 5 10 1 1 0 0 1
refdes=C1
T 18100 37300 5 10 1 1 0 0 1
value=100n
}
C 17900 36900 1 0 0 gnd-1.sym
C 17800 38100 1 0 0 3.3V-plus-1.sym
C 17100 38100 1 270 0 capacitor-1.sym
{
T 17800 37900 5 10 0 0 270 0 1
device=CAPACITOR
T 18000 37900 5 10 0 0 270 0 1
symversion=0.1
T 17100 38100 5 10 0 1 0 0 1
footprint=CAPC2012L
T 17100 38100 5 10 0 0 0 0 1
url=http://fr.farnell.com/multicomp/mc0805b104k160ct/condensateur-mlcc-x7r-100nf-0805/dp/1759143
T 17500 37800 5 10 1 1 0 0 1
refdes=C2
T 17400 37300 5 10 1 1 0 0 1
value=100n
}
C 17200 36900 1 0 0 gnd-1.sym
C 17100 38100 1 0 0 3.3V-plus-1.sym
