<!DOCTYPE HTML>
<!--
	Hyperspace by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>CENG 3151 Lab for Computer Architecture</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
		<noscript><link rel="stylesheet" href="assets/css/noscript.css" /></noscript>
		<style>
			.announcement-box {
			  height: 150px; /* Set the height for scroll area */
			  overflow-y: auto;
			  background-color: #5052b5;
			  border: 2px solid #5052b5;
			  padding: 10px;
			  font-size: 1.3em;
			  font-weight: bold;
			  color: #ffffff;
			}
		  </style>
	</head>
	<body class="is-preload">

		<!-- Header -->
			<header id="header">
				CENG 3151 Lab for Computer Architecture
				<nav>
					<ul>
						<li><a href="index.html">Research Lab</a></li>
						<li><a href="index.html#teach" >All Teaching</a></li>
					</ul>
				</nav>
			</header>

		<!-- Wrapper -->
			<div id="wrapper">
				
				<!-- Main -->
				<section id="main" class="wrapper">
					<div class="inner" style="text-align: center;">
					  
					  <span class="image">
						<img src="images/uhcl_logo_white.png" alt="UHCL Logo" style="max-width: 100%; height: auto;" />
					  </span>
				</div>
				
				<div class="inner" style="text-align: center; ">
					<h2>Announcements</h2>
				<div class="announcement-box">
					• August 11, 2025: Welcome to the Fall 2025 semester!<br><br>
					
				  </div>
				</div>

				<div class="inner" style="text-align: left;  margin-left: 20px;">

					  <h2>CENG 3151: Lab for Computer Architecture</h2>
					  <h3>Semester: Fall 2025</h3>
					  <h3>Instructor: Zhichao Liu, Ph.D.</h3>
					  <span style="font-size: 1em; display: block; margin-left: 1em;">
						• Office: Delta Building, D-110 <br>
						• Office Phone: 281-283-3833 <br>
						• Email:  <a href="mailto:liuz@uhcl.edu">LiuZ@UHCL.edu</a><br>
						• Office Hours: Tu. 10:30AM- 12:30PM Th. 10:30AM- 1:30PM <br>
					  </span>

					  <h3>TA: TBD</h3>
					  <span style="font-size: 1em; display: block; margin-left: 1em;">
						• Email: TBD<br>
						• Office Hours: TBD <br>
					  </span>
					  
					  <h3>Meeting Time</h3>
					  <span style="font-size: 1em; display: block; margin-left: 1em;">
						• <strong>Sec. 01</strong>: Tu. 1:00 PM -3:50 PM<br>
						• <strong>Sec. 02</strong>: TBD Th. 1:00 PM -3:50 PM<br>
					  </span>

					  <h3>Location: TBD</h3>

					  <h3>Course Description:</h3>
					  The course objective is to supplement CENG 3351 lectures with hands-on lab experience.
					  Learning outcome is that each student completes a set of experiments using breadboard (NI
                      Elvis), Multisim and VHDL that complement the material covered in the lecture.
					
					  <h3>Learning Outcomes:</h3>
					  <span style="font-size: 1em; display: block; margin-left: 1em;">
						• Students will simulate combinational circuit designs using Xilinx Vivado and VHDL. <br>
						• Students will implement combinational circuit designs using small scale, medium scale, and 
						very large-scale integrated circuits. <br>
						• Students will adapt/modify their designs when preferred components are unavailable. <br>
						• Students will test implementations to show correct operation as per the design. <br>
						• Students will troubleshoot circuit designs functionality problems. <br>
						• Students will simulate synchronous and asynchronous sequential circuits using VHDL. <br>
						• Students will design an experiment that will determine the operations of a 32-bit ALU. <br>
					  </span>
					  
					  <h3>Course Schedule (Tentative):</h3>
					  <table border="1" style="border-collapse: collapse; width: 100%; text-align: center;">
						<thead>
						  <tr>
							<th>Week</th>
							<th>Topic</th>
							<th>Due Date</th>
							<th>Note </th>
							<th>Recording </th>
							<th>Submission Link</th>
						  </tr>
						</thead>
						<tbody>
						  <!-- 14 rows -->
						  <tr><td>HW0 August 26 </td><td> Introduction & Lab 0. Overview of Xilinx Vivado and VHDL
							Combinational Circuit Design (Warm Up exercise) </td><td> September 2 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW1 September 2 </td><td> Lab 1. Combinational Circuit Design </td><td>September 9 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW2 September 9 </td><td> Lab 2. Moore Sequential Circuit Design </td><td> September 16 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW3 September 16 </td><td> Lab 3. Mealy Circuit Design</td><td> September 23 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW4 September 23 </td><td> Lab 4. 4-bit full adder (Structural Model) Design </td><td> September 30 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW5 September 30 </td><td> Lab 5. Data Register and Instruction Register Design </td><td> October 7 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW6 October 7 </td><td> Lab 6. Memory Design RAM </td><td> October 14 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW7 October 14 </td><td> Lab 7. Memory Design ROM </td><td>October 21</td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW9 October 28 </td><td> Lab 9. Design of a 32-bit Shifter </td><td> November 4 </td><td>  </td><td>  </td><td> </td></tr>

						<tr><td>HW10 November 4 </td><td> Lab 10. Binary Counter Design </td><td> November 11 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW11 November 11 </td><td> Final Project – Part 1 </td><td> November 26 </td><td>  </td><td>  </td><td> </td></tr>
						
						<tr><td>HW12 November 18 </td><td> Continue Final Project – Part 2 </td><td> November 26</td><td>  </td><td>  </td><td> </td></tr>
						</tbody>
					  </table>

					  <h3>Late Submissions:</h3>

						You are allowed to turn in <strong>one</strong> lab up to 3 days late without any penalty. <br>
						<u>NOTE</u>: late submission allowance <strong>cannot</strong> be used to turn in the Final Project. <br>
						After the student has exhausted this late submission allowance. Late submissions will penaltied
						with <strong>a deduction of 20 points for each day of delay </strong> (i.e., A minimum of 20 point will
						be deducted from the submitted work for each day or delay).

					<h3>Grading Policy:</h3>
					<span style="font-size: 1em; display: block; margin-left: 1em;">
						• Lab reports: 60% <br>
						• Pre-labs: 10% <br>
						• Project: 20% <br>
						• Attendance: 10% <br>
						• Total: 100% <br>
					  </span>
					</div>
				  </section>


				  <ul class="actions" style="display: inline-flex; justify-content: center; align-items: center; margin-left: 20px;">
					<li>
						<a href="index.html" class="button scrolly" style="font-size: 0.9em;">Back to Home</a>
					</li>
				</ul> 
							

			</div>
		

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrollex.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>